// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Tue Aug  6 10:24:18 2019
// Host        : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top top_level_rfsoc_data_pipeline_4_0 -prefix
//               top_level_rfsoc_data_pipeline_4_0_ top_level_rfsoc_data_pipeline_1_0_sim_netlist.v
// Design      : top_level_rfsoc_data_pipeline_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu29dr-ffvf1760-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top
   (s_axis_tready,
    m_axis_tvalid,
    m_axis_tdata,
    s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tdata,
    m_axis_tready);
  output s_axis_tready;
  output m_axis_tvalid;
  output [31:0]m_axis_tdata;
  input s_axis_aresetn;
  input s_axis_aclk;
  input s_axis_tvalid;
  input [31:0]s_axis_tdata;
  input m_axis_tready;

  wire \gen_fifo.xpm_fifo_axis_inst_n_46 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_47 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_48 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_49 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_50 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_51 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_52 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_53 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_54 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_55 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_56 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_57 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_58 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_59 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_60 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_61 ;
  wire [31:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [31:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED ;

  (* AXIS_DATA_WIDTH = "44" *) 
  (* AXIS_FINAL_DATA_WIDTH = "44" *) 
  (* CDC_SYNC_STAGES = "3" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "16" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* LOG_DEPTH_AXIS = "4" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "32" *) 
  (* TDATA_WIDTH = "32" *) 
  (* TDEST_OFFSET = "42" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "41" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "40" *) 
  (* TSTRB_OFFSET = "36" *) 
  (* TUSER_MAX_WIDTH = "4053" *) 
  (* TUSER_OFFSET = "43" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* USE_ADV_FEATURES_INT = "825241648" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis \gen_fifo.xpm_fifo_axis_inst 
       (.almost_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_59 ),
        .almost_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_52 ),
        .dbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_61 ),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(s_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED [0]),
        .m_axis_tid(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED [0]),
        .m_axis_tkeep(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED [3:0]),
        .m_axis_tlast(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED [3:0]),
        .m_axis_tuser(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED [0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_53 ),
        .prog_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_46 ),
        .rd_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_54 ,\gen_fifo.xpm_fifo_axis_inst_n_55 ,\gen_fifo.xpm_fifo_axis_inst_n_56 ,\gen_fifo.xpm_fifo_axis_inst_n_57 ,\gen_fifo.xpm_fifo_axis_inst_n_58 }),
        .s_aclk(s_axis_aclk),
        .s_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_60 ),
        .wr_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_47 ,\gen_fifo.xpm_fifo_axis_inst_n_48 ,\gen_fifo.xpm_fifo_axis_inst_n_49 ,\gen_fifo.xpm_fifo_axis_inst_n_50 ,\gen_fifo.xpm_fifo_axis_inst_n_51 }));
endmodule

(* ORIG_REF_NAME = "axis_data_fifo_v2_0_1_top" *) 
module top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top__parameterized0
   (s_axis_tready,
    m_axis_tvalid,
    m_axis_tdata,
    s_axis_aresetn,
    s_axis_aclk,
    m_axis_aclk,
    s_axis_tvalid,
    s_axis_tdata,
    m_axis_tready);
  output s_axis_tready;
  output m_axis_tvalid;
  output [255:0]m_axis_tdata;
  input s_axis_aresetn;
  input s_axis_aclk;
  input m_axis_aclk;
  input s_axis_tvalid;
  input [255:0]s_axis_tdata;
  input m_axis_tready;

  wire \gen_fifo.xpm_fifo_axis_inst_n_326 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_327 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_328 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_329 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_330 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_331 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_332 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_333 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_334 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_335 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_336 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_337 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_338 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_339 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_340 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_341 ;
  wire m_axis_aclk;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED ;

  (* AXIS_DATA_WIDTH = "324" *) 
  (* AXIS_FINAL_DATA_WIDTH = "324" *) 
  (* CDC_SYNC_STAGES = "3" *) 
  (* CLOCKING_MODE = "independent_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "16" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* LOG_DEPTH_AXIS = "4" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "256" *) 
  (* TDATA_WIDTH = "256" *) 
  (* TDEST_OFFSET = "322" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "321" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "320" *) 
  (* TSTRB_OFFSET = "288" *) 
  (* TUSER_MAX_WIDTH = "3773" *) 
  (* TUSER_OFFSET = "323" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* USE_ADV_FEATURES_INT = "825241648" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis__parameterized0 \gen_fifo.xpm_fifo_axis_inst 
       (.almost_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_339 ),
        .almost_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_332 ),
        .dbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_341 ),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(m_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED [0]),
        .m_axis_tid(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED [0]),
        .m_axis_tkeep(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED [31:0]),
        .m_axis_tlast(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED [31:0]),
        .m_axis_tuser(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED [0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_333 ),
        .prog_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_326 ),
        .rd_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_334 ,\gen_fifo.xpm_fifo_axis_inst_n_335 ,\gen_fifo.xpm_fifo_axis_inst_n_336 ,\gen_fifo.xpm_fifo_axis_inst_n_337 ,\gen_fifo.xpm_fifo_axis_inst_n_338 }),
        .s_aclk(s_axis_aclk),
        .s_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_340 ),
        .wr_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_327 ,\gen_fifo.xpm_fifo_axis_inst_n_328 ,\gen_fifo.xpm_fifo_axis_inst_n_329 ,\gen_fifo.xpm_fifo_axis_inst_n_330 ,\gen_fifo.xpm_fifo_axis_inst_n_331 }));
endmodule

(* ORIG_REF_NAME = "axis_data_fifo_v2_0_1_top" *) 
module top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top__parameterized1
   (s_axis_tready,
    m_axis_tvalid,
    m_axis_tdata,
    s_axis_aresetn,
    s_axis_aclk,
    m_axis_aclk,
    s_axis_tvalid,
    s_axis_tdata,
    m_axis_tready);
  output s_axis_tready;
  output m_axis_tvalid;
  output [31:0]m_axis_tdata;
  input s_axis_aresetn;
  input s_axis_aclk;
  input m_axis_aclk;
  input s_axis_tvalid;
  input [31:0]s_axis_tdata;
  input m_axis_tready;

  wire \gen_fifo.xpm_fifo_axis_inst_n_46 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_47 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_48 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_49 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_50 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_51 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_52 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_53 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_54 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_55 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_56 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_57 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_58 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_59 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_60 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_61 ;
  wire m_axis_aclk;
  wire [31:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [31:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED ;

  (* AXIS_DATA_WIDTH = "44" *) 
  (* AXIS_FINAL_DATA_WIDTH = "44" *) 
  (* CDC_SYNC_STAGES = "3" *) 
  (* CLOCKING_MODE = "independent_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "16" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* LOG_DEPTH_AXIS = "4" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "32" *) 
  (* TDATA_WIDTH = "32" *) 
  (* TDEST_OFFSET = "42" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "41" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "40" *) 
  (* TSTRB_OFFSET = "36" *) 
  (* TUSER_MAX_WIDTH = "4053" *) 
  (* TUSER_OFFSET = "43" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* USE_ADV_FEATURES_INT = "825241648" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis__parameterized1 \gen_fifo.xpm_fifo_axis_inst 
       (.almost_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_59 ),
        .almost_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_52 ),
        .dbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_61 ),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(m_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED [0]),
        .m_axis_tid(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED [0]),
        .m_axis_tkeep(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED [3:0]),
        .m_axis_tlast(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED [3:0]),
        .m_axis_tuser(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED [0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_53 ),
        .prog_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_46 ),
        .rd_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_54 ,\gen_fifo.xpm_fifo_axis_inst_n_55 ,\gen_fifo.xpm_fifo_axis_inst_n_56 ,\gen_fifo.xpm_fifo_axis_inst_n_57 ,\gen_fifo.xpm_fifo_axis_inst_n_58 }),
        .s_aclk(s_axis_aclk),
        .s_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_60 ),
        .wr_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_47 ,\gen_fifo.xpm_fifo_axis_inst_n_48 ,\gen_fifo.xpm_fifo_axis_inst_n_49 ,\gen_fifo.xpm_fifo_axis_inst_n_50 ,\gen_fifo.xpm_fifo_axis_inst_n_51 }));
endmodule

(* ORIG_REF_NAME = "axis_data_fifo_v2_0_1_top" *) 
module top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top__parameterized2
   (s_axis_tready,
    m_axis_tvalid,
    m_axis_tdata,
    s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tdata,
    m_axis_tready);
  output s_axis_tready;
  output m_axis_tvalid;
  output [255:0]m_axis_tdata;
  input s_axis_aresetn;
  input s_axis_aclk;
  input s_axis_tvalid;
  input [255:0]s_axis_tdata;
  input m_axis_tready;

  wire \gen_fifo.xpm_fifo_axis_inst_n_326 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_327 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_328 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_329 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_330 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_331 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_332 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_333 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_334 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_335 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_336 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_337 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_338 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_339 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_340 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_341 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_342 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_343 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_344 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_345 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_346 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_347 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_348 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_349 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_350 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_351 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_352 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_353 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_354 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_355 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_356 ;
  wire \gen_fifo.xpm_fifo_axis_inst_n_357 ;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED ;

  (* AXIS_DATA_WIDTH = "324" *) 
  (* AXIS_FINAL_DATA_WIDTH = "324" *) 
  (* CDC_SYNC_STAGES = "3" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* FIFO_DEPTH = "4096" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* LOG_DEPTH_AXIS = "12" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "13" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "256" *) 
  (* TDATA_WIDTH = "256" *) 
  (* TDEST_OFFSET = "322" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "321" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "320" *) 
  (* TSTRB_OFFSET = "288" *) 
  (* TUSER_MAX_WIDTH = "3773" *) 
  (* TUSER_OFFSET = "323" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* USE_ADV_FEATURES_INT = "825241648" *) 
  (* WR_DATA_COUNT_WIDTH = "13" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis__parameterized2 \gen_fifo.xpm_fifo_axis_inst 
       (.almost_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_355 ),
        .almost_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_340 ),
        .dbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_357 ),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(s_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED [0]),
        .m_axis_tid(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED [0]),
        .m_axis_tkeep(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED [31:0]),
        .m_axis_tlast(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED ),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED [31:0]),
        .m_axis_tuser(\NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED [0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(\gen_fifo.xpm_fifo_axis_inst_n_341 ),
        .prog_full_axis(\gen_fifo.xpm_fifo_axis_inst_n_326 ),
        .rd_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_342 ,\gen_fifo.xpm_fifo_axis_inst_n_343 ,\gen_fifo.xpm_fifo_axis_inst_n_344 ,\gen_fifo.xpm_fifo_axis_inst_n_345 ,\gen_fifo.xpm_fifo_axis_inst_n_346 ,\gen_fifo.xpm_fifo_axis_inst_n_347 ,\gen_fifo.xpm_fifo_axis_inst_n_348 ,\gen_fifo.xpm_fifo_axis_inst_n_349 ,\gen_fifo.xpm_fifo_axis_inst_n_350 ,\gen_fifo.xpm_fifo_axis_inst_n_351 ,\gen_fifo.xpm_fifo_axis_inst_n_352 ,\gen_fifo.xpm_fifo_axis_inst_n_353 ,\gen_fifo.xpm_fifo_axis_inst_n_354 }),
        .s_aclk(s_axis_aclk),
        .s_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(\gen_fifo.xpm_fifo_axis_inst_n_356 ),
        .wr_data_count_axis({\gen_fifo.xpm_fifo_axis_inst_n_327 ,\gen_fifo.xpm_fifo_axis_inst_n_328 ,\gen_fifo.xpm_fifo_axis_inst_n_329 ,\gen_fifo.xpm_fifo_axis_inst_n_330 ,\gen_fifo.xpm_fifo_axis_inst_n_331 ,\gen_fifo.xpm_fifo_axis_inst_n_332 ,\gen_fifo.xpm_fifo_axis_inst_n_333 ,\gen_fifo.xpm_fifo_axis_inst_n_334 ,\gen_fifo.xpm_fifo_axis_inst_n_335 ,\gen_fifo.xpm_fifo_axis_inst_n_336 ,\gen_fifo.xpm_fifo_axis_inst_n_337 ,\gen_fifo.xpm_fifo_axis_inst_n_338 ,\gen_fifo.xpm_fifo_axis_inst_n_339 }));
endmodule

module top_level_rfsoc_data_pipeline_4_0_axis_dwidth_converter_v1_1_18_axis_dwidth_converter
   (Q,
    m_axis_tdata,
    aclk,
    m_axis_tready,
    s_axis_tdata,
    s_axis_tvalid,
    aresetn);
  output [1:0]Q;
  output [255:0]m_axis_tdata;
  input aclk;
  input m_axis_tready;
  input [31:0]s_axis_tdata;
  input s_axis_tvalid;
  input aresetn;

  wire [1:0]Q;
  wire aclk;
  wire areset_r;
  wire areset_r_i_1_n_0;
  wire aresetn;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire [31:0]s_axis_tdata;
  wire s_axis_tvalid;

  LUT1 #(
    .INIT(2'h1)) 
    areset_r_i_1
       (.I0(aresetn),
        .O(areset_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    areset_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(areset_r_i_1_n_0),
        .Q(areset_r),
        .R(1'b0));
  top_level_rfsoc_data_pipeline_4_0_axis_dwidth_converter_v1_1_18_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.Q(Q),
        .SR(areset_r),
        .aclk(aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

module top_level_rfsoc_data_pipeline_4_0_axis_dwidth_converter_v1_1_18_axisc_upsizer
   (Q,
    m_axis_tdata,
    SR,
    aclk,
    m_axis_tready,
    s_axis_tdata,
    s_axis_tvalid);
  output [1:0]Q;
  output [255:0]m_axis_tdata;
  input [0:0]SR;
  input aclk;
  input m_axis_tready;
  input [31:0]s_axis_tdata;
  input s_axis_tvalid;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \acc_data[255]_i_1_n_0 ;
  wire aclk;
  wire \gen_data_accumulator[1].acc_data[63]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_data[95]_i_1_n_0 ;
  wire \gen_data_accumulator[3].acc_data[127]_i_1_n_0 ;
  wire \gen_data_accumulator[4].acc_data[159]_i_1_n_0 ;
  wire \gen_data_accumulator[5].acc_data[191]_i_1_n_0 ;
  wire \gen_data_accumulator[6].acc_data[223]_i_1_n_0 ;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire [7:7]p_0_in;
  wire p_0_in_0;
  wire p_1_in2_in;
  wire [31:0]r0_data;
  wire r0_reg_sel;
  wire \r0_reg_sel[0]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire \r0_reg_sel_reg_n_0_[2] ;
  wire \r0_reg_sel_reg_n_0_[3] ;
  wire \r0_reg_sel_reg_n_0_[4] ;
  wire \r0_reg_sel_reg_n_0_[5] ;
  wire \r0_reg_sel_reg_n_0_[6] ;
  wire [31:0]s_axis_tdata;
  wire s_axis_tvalid;
  wire [2:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[2] ;

  LUT2 #(
    .INIT(4'h2)) 
    \acc_data[255]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\acc_data[255]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \acc_data[31]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_in_0));
  FDRE \acc_data_reg[0] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[0]),
        .Q(m_axis_tdata[0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[10]),
        .Q(m_axis_tdata[10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[11]),
        .Q(m_axis_tdata[11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[12]),
        .Q(m_axis_tdata[12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[13]),
        .Q(m_axis_tdata[13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[14]),
        .Q(m_axis_tdata[14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[15]),
        .Q(m_axis_tdata[15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[16]),
        .Q(m_axis_tdata[16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[17]),
        .Q(m_axis_tdata[17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[18]),
        .Q(m_axis_tdata[18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[19]),
        .Q(m_axis_tdata[19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[1]),
        .Q(m_axis_tdata[1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[20]),
        .Q(m_axis_tdata[20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[21]),
        .Q(m_axis_tdata[21]),
        .R(1'b0));
  FDRE \acc_data_reg[224] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[0]),
        .Q(m_axis_tdata[224]),
        .R(1'b0));
  FDRE \acc_data_reg[225] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[1]),
        .Q(m_axis_tdata[225]),
        .R(1'b0));
  FDRE \acc_data_reg[226] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[2]),
        .Q(m_axis_tdata[226]),
        .R(1'b0));
  FDRE \acc_data_reg[227] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[3]),
        .Q(m_axis_tdata[227]),
        .R(1'b0));
  FDRE \acc_data_reg[228] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[4]),
        .Q(m_axis_tdata[228]),
        .R(1'b0));
  FDRE \acc_data_reg[229] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[5]),
        .Q(m_axis_tdata[229]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[22]),
        .Q(m_axis_tdata[22]),
        .R(1'b0));
  FDRE \acc_data_reg[230] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[6]),
        .Q(m_axis_tdata[230]),
        .R(1'b0));
  FDRE \acc_data_reg[231] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[7]),
        .Q(m_axis_tdata[231]),
        .R(1'b0));
  FDRE \acc_data_reg[232] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[8]),
        .Q(m_axis_tdata[232]),
        .R(1'b0));
  FDRE \acc_data_reg[233] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[9]),
        .Q(m_axis_tdata[233]),
        .R(1'b0));
  FDRE \acc_data_reg[234] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[10]),
        .Q(m_axis_tdata[234]),
        .R(1'b0));
  FDRE \acc_data_reg[235] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[11]),
        .Q(m_axis_tdata[235]),
        .R(1'b0));
  FDRE \acc_data_reg[236] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[12]),
        .Q(m_axis_tdata[236]),
        .R(1'b0));
  FDRE \acc_data_reg[237] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[13]),
        .Q(m_axis_tdata[237]),
        .R(1'b0));
  FDRE \acc_data_reg[238] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[14]),
        .Q(m_axis_tdata[238]),
        .R(1'b0));
  FDRE \acc_data_reg[239] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[15]),
        .Q(m_axis_tdata[239]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[23]),
        .Q(m_axis_tdata[23]),
        .R(1'b0));
  FDRE \acc_data_reg[240] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[16]),
        .Q(m_axis_tdata[240]),
        .R(1'b0));
  FDRE \acc_data_reg[241] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[17]),
        .Q(m_axis_tdata[241]),
        .R(1'b0));
  FDRE \acc_data_reg[242] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[18]),
        .Q(m_axis_tdata[242]),
        .R(1'b0));
  FDRE \acc_data_reg[243] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[19]),
        .Q(m_axis_tdata[243]),
        .R(1'b0));
  FDRE \acc_data_reg[244] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[20]),
        .Q(m_axis_tdata[244]),
        .R(1'b0));
  FDRE \acc_data_reg[245] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[21]),
        .Q(m_axis_tdata[245]),
        .R(1'b0));
  FDRE \acc_data_reg[246] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[22]),
        .Q(m_axis_tdata[246]),
        .R(1'b0));
  FDRE \acc_data_reg[247] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[23]),
        .Q(m_axis_tdata[247]),
        .R(1'b0));
  FDRE \acc_data_reg[248] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[24]),
        .Q(m_axis_tdata[248]),
        .R(1'b0));
  FDRE \acc_data_reg[249] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[25]),
        .Q(m_axis_tdata[249]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[24]),
        .Q(m_axis_tdata[24]),
        .R(1'b0));
  FDRE \acc_data_reg[250] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[26]),
        .Q(m_axis_tdata[250]),
        .R(1'b0));
  FDRE \acc_data_reg[251] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[27]),
        .Q(m_axis_tdata[251]),
        .R(1'b0));
  FDRE \acc_data_reg[252] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[28]),
        .Q(m_axis_tdata[252]),
        .R(1'b0));
  FDRE \acc_data_reg[253] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[29]),
        .Q(m_axis_tdata[253]),
        .R(1'b0));
  FDRE \acc_data_reg[254] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[30]),
        .Q(m_axis_tdata[254]),
        .R(1'b0));
  FDRE \acc_data_reg[255] 
       (.C(aclk),
        .CE(\acc_data[255]_i_1_n_0 ),
        .D(s_axis_tdata[31]),
        .Q(m_axis_tdata[255]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[25]),
        .Q(m_axis_tdata[25]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[26]),
        .Q(m_axis_tdata[26]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[27]),
        .Q(m_axis_tdata[27]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[28]),
        .Q(m_axis_tdata[28]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[29]),
        .Q(m_axis_tdata[29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[2]),
        .Q(m_axis_tdata[2]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[30]),
        .Q(m_axis_tdata[30]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[31]),
        .Q(m_axis_tdata[31]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[3]),
        .Q(m_axis_tdata[3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[4]),
        .Q(m_axis_tdata[4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[5]),
        .Q(m_axis_tdata[5]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[6]),
        .Q(m_axis_tdata[6]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[7]),
        .Q(m_axis_tdata[7]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[8]),
        .Q(m_axis_tdata[8]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(aclk),
        .CE(p_0_in_0),
        .D(r0_data[9]),
        .Q(m_axis_tdata[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_data_accumulator[1].acc_data[63]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[0]),
        .Q(m_axis_tdata[32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[1]),
        .Q(m_axis_tdata[33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[2]),
        .Q(m_axis_tdata[34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[3]),
        .Q(m_axis_tdata[35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[4]),
        .Q(m_axis_tdata[36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[5]),
        .Q(m_axis_tdata[37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[6]),
        .Q(m_axis_tdata[38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[7]),
        .Q(m_axis_tdata[39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[8]),
        .Q(m_axis_tdata[40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[9]),
        .Q(m_axis_tdata[41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[10]),
        .Q(m_axis_tdata[42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[11]),
        .Q(m_axis_tdata[43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[12]),
        .Q(m_axis_tdata[44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[13]),
        .Q(m_axis_tdata[45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[14]),
        .Q(m_axis_tdata[46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[15]),
        .Q(m_axis_tdata[47]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[48] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[16]),
        .Q(m_axis_tdata[48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[49] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[17]),
        .Q(m_axis_tdata[49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[50] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[18]),
        .Q(m_axis_tdata[50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[51] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[19]),
        .Q(m_axis_tdata[51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[52] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[20]),
        .Q(m_axis_tdata[52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[53] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[21]),
        .Q(m_axis_tdata[53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[54] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[22]),
        .Q(m_axis_tdata[54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[55] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[23]),
        .Q(m_axis_tdata[55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[56] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[24]),
        .Q(m_axis_tdata[56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[57] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[25]),
        .Q(m_axis_tdata[57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[58] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[26]),
        .Q(m_axis_tdata[58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[59] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[27]),
        .Q(m_axis_tdata[59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[60] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[28]),
        .Q(m_axis_tdata[60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[61] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[29]),
        .Q(m_axis_tdata[61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[62] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[30]),
        .Q(m_axis_tdata[62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[63] 
       (.C(aclk),
        .CE(\gen_data_accumulator[1].acc_data[63]_i_1_n_0 ),
        .D(r0_data[31]),
        .Q(m_axis_tdata[63]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_data_accumulator[2].acc_data[95]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ));
  FDRE \gen_data_accumulator[2].acc_data_reg[64] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[0]),
        .Q(m_axis_tdata[64]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[65] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[1]),
        .Q(m_axis_tdata[65]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[66] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[2]),
        .Q(m_axis_tdata[66]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[67] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[3]),
        .Q(m_axis_tdata[67]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[68] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[4]),
        .Q(m_axis_tdata[68]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[69] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[5]),
        .Q(m_axis_tdata[69]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[70] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[6]),
        .Q(m_axis_tdata[70]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[71] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[7]),
        .Q(m_axis_tdata[71]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[72] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[8]),
        .Q(m_axis_tdata[72]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[73] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[9]),
        .Q(m_axis_tdata[73]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[74] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[10]),
        .Q(m_axis_tdata[74]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[75] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[11]),
        .Q(m_axis_tdata[75]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[76] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[12]),
        .Q(m_axis_tdata[76]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[77] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[13]),
        .Q(m_axis_tdata[77]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[78] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[14]),
        .Q(m_axis_tdata[78]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[79] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[15]),
        .Q(m_axis_tdata[79]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[80] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[16]),
        .Q(m_axis_tdata[80]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[81] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[17]),
        .Q(m_axis_tdata[81]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[82] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[18]),
        .Q(m_axis_tdata[82]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[83] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[19]),
        .Q(m_axis_tdata[83]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[84] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[20]),
        .Q(m_axis_tdata[84]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[85] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[21]),
        .Q(m_axis_tdata[85]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[86] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[22]),
        .Q(m_axis_tdata[86]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[87] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[23]),
        .Q(m_axis_tdata[87]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[88] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[24]),
        .Q(m_axis_tdata[88]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[89] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[25]),
        .Q(m_axis_tdata[89]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[90] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[26]),
        .Q(m_axis_tdata[90]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[91] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[27]),
        .Q(m_axis_tdata[91]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[92] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[28]),
        .Q(m_axis_tdata[92]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[93] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[29]),
        .Q(m_axis_tdata[93]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[94] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[30]),
        .Q(m_axis_tdata[94]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[95] 
       (.C(aclk),
        .CE(\gen_data_accumulator[2].acc_data[95]_i_1_n_0 ),
        .D(r0_data[31]),
        .Q(m_axis_tdata[95]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_data_accumulator[3].acc_data[127]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ));
  FDRE \gen_data_accumulator[3].acc_data_reg[100] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[4]),
        .Q(m_axis_tdata[100]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[101] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[5]),
        .Q(m_axis_tdata[101]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[102] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[6]),
        .Q(m_axis_tdata[102]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[103] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[7]),
        .Q(m_axis_tdata[103]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[104] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[8]),
        .Q(m_axis_tdata[104]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[105] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[9]),
        .Q(m_axis_tdata[105]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[106] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[10]),
        .Q(m_axis_tdata[106]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[107] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[11]),
        .Q(m_axis_tdata[107]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[108] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[12]),
        .Q(m_axis_tdata[108]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[109] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[13]),
        .Q(m_axis_tdata[109]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[110] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[14]),
        .Q(m_axis_tdata[110]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[111] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[15]),
        .Q(m_axis_tdata[111]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[112] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[16]),
        .Q(m_axis_tdata[112]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[113] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[17]),
        .Q(m_axis_tdata[113]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[114] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[18]),
        .Q(m_axis_tdata[114]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[115] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[19]),
        .Q(m_axis_tdata[115]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[116] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[20]),
        .Q(m_axis_tdata[116]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[117] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[21]),
        .Q(m_axis_tdata[117]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[118] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[22]),
        .Q(m_axis_tdata[118]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[119] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[23]),
        .Q(m_axis_tdata[119]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[120] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[24]),
        .Q(m_axis_tdata[120]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[121] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[25]),
        .Q(m_axis_tdata[121]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[122] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[26]),
        .Q(m_axis_tdata[122]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[123] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[27]),
        .Q(m_axis_tdata[123]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[124] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[28]),
        .Q(m_axis_tdata[124]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[125] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[29]),
        .Q(m_axis_tdata[125]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[126] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[30]),
        .Q(m_axis_tdata[126]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[127] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[31]),
        .Q(m_axis_tdata[127]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[96] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[0]),
        .Q(m_axis_tdata[96]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[97] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[1]),
        .Q(m_axis_tdata[97]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[98] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[2]),
        .Q(m_axis_tdata[98]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[99] 
       (.C(aclk),
        .CE(\gen_data_accumulator[3].acc_data[127]_i_1_n_0 ),
        .D(r0_data[3]),
        .Q(m_axis_tdata[99]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_data_accumulator[4].acc_data[159]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ));
  FDRE \gen_data_accumulator[4].acc_data_reg[128] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[0]),
        .Q(m_axis_tdata[128]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[129] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[1]),
        .Q(m_axis_tdata[129]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[130] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[2]),
        .Q(m_axis_tdata[130]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[131] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[3]),
        .Q(m_axis_tdata[131]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[132] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[4]),
        .Q(m_axis_tdata[132]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[133] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[5]),
        .Q(m_axis_tdata[133]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[134] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[6]),
        .Q(m_axis_tdata[134]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[135] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[7]),
        .Q(m_axis_tdata[135]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[136] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[8]),
        .Q(m_axis_tdata[136]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[137] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[9]),
        .Q(m_axis_tdata[137]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[138] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[10]),
        .Q(m_axis_tdata[138]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[139] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[11]),
        .Q(m_axis_tdata[139]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[140] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[12]),
        .Q(m_axis_tdata[140]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[141] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[13]),
        .Q(m_axis_tdata[141]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[142] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[14]),
        .Q(m_axis_tdata[142]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[143] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[15]),
        .Q(m_axis_tdata[143]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[144] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[16]),
        .Q(m_axis_tdata[144]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[145] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[17]),
        .Q(m_axis_tdata[145]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[146] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[18]),
        .Q(m_axis_tdata[146]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[147] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[19]),
        .Q(m_axis_tdata[147]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[148] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[20]),
        .Q(m_axis_tdata[148]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[149] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[21]),
        .Q(m_axis_tdata[149]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[150] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[22]),
        .Q(m_axis_tdata[150]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[151] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[23]),
        .Q(m_axis_tdata[151]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[152] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[24]),
        .Q(m_axis_tdata[152]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[153] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[25]),
        .Q(m_axis_tdata[153]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[154] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[26]),
        .Q(m_axis_tdata[154]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[155] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[27]),
        .Q(m_axis_tdata[155]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[156] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[28]),
        .Q(m_axis_tdata[156]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[157] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[29]),
        .Q(m_axis_tdata[157]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[158] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[30]),
        .Q(m_axis_tdata[158]),
        .R(1'b0));
  FDRE \gen_data_accumulator[4].acc_data_reg[159] 
       (.C(aclk),
        .CE(\gen_data_accumulator[4].acc_data[159]_i_1_n_0 ),
        .D(r0_data[31]),
        .Q(m_axis_tdata[159]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \gen_data_accumulator[5].acc_data[191]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ));
  FDRE \gen_data_accumulator[5].acc_data_reg[160] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[0]),
        .Q(m_axis_tdata[160]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[161] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[1]),
        .Q(m_axis_tdata[161]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[162] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[2]),
        .Q(m_axis_tdata[162]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[163] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[3]),
        .Q(m_axis_tdata[163]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[164] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[4]),
        .Q(m_axis_tdata[164]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[165] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[5]),
        .Q(m_axis_tdata[165]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[166] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[6]),
        .Q(m_axis_tdata[166]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[167] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[7]),
        .Q(m_axis_tdata[167]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[168] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[8]),
        .Q(m_axis_tdata[168]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[169] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[9]),
        .Q(m_axis_tdata[169]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[170] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[10]),
        .Q(m_axis_tdata[170]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[171] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[11]),
        .Q(m_axis_tdata[171]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[172] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[12]),
        .Q(m_axis_tdata[172]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[173] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[13]),
        .Q(m_axis_tdata[173]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[174] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[14]),
        .Q(m_axis_tdata[174]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[175] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[15]),
        .Q(m_axis_tdata[175]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[176] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[16]),
        .Q(m_axis_tdata[176]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[177] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[17]),
        .Q(m_axis_tdata[177]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[178] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[18]),
        .Q(m_axis_tdata[178]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[179] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[19]),
        .Q(m_axis_tdata[179]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[180] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[20]),
        .Q(m_axis_tdata[180]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[181] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[21]),
        .Q(m_axis_tdata[181]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[182] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[22]),
        .Q(m_axis_tdata[182]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[183] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[23]),
        .Q(m_axis_tdata[183]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[184] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[24]),
        .Q(m_axis_tdata[184]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[185] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[25]),
        .Q(m_axis_tdata[185]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[186] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[26]),
        .Q(m_axis_tdata[186]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[187] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[27]),
        .Q(m_axis_tdata[187]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[188] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[28]),
        .Q(m_axis_tdata[188]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[189] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[29]),
        .Q(m_axis_tdata[189]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[190] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[30]),
        .Q(m_axis_tdata[190]),
        .R(1'b0));
  FDRE \gen_data_accumulator[5].acc_data_reg[191] 
       (.C(aclk),
        .CE(\gen_data_accumulator[5].acc_data[191]_i_1_n_0 ),
        .D(r0_data[31]),
        .Q(m_axis_tdata[191]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_data_accumulator[6].acc_data[223]_i_1 
       (.I0(Q[1]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\r0_reg_sel_reg_n_0_[6] ),
        .I3(Q[0]),
        .O(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ));
  FDRE \gen_data_accumulator[6].acc_data_reg[192] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[0]),
        .Q(m_axis_tdata[192]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[193] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[1]),
        .Q(m_axis_tdata[193]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[194] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[2]),
        .Q(m_axis_tdata[194]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[195] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[3]),
        .Q(m_axis_tdata[195]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[196] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[4]),
        .Q(m_axis_tdata[196]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[197] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[5]),
        .Q(m_axis_tdata[197]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[198] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[6]),
        .Q(m_axis_tdata[198]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[199] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[7]),
        .Q(m_axis_tdata[199]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[200] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[8]),
        .Q(m_axis_tdata[200]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[201] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[9]),
        .Q(m_axis_tdata[201]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[202] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[10]),
        .Q(m_axis_tdata[202]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[203] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[11]),
        .Q(m_axis_tdata[203]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[204] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[12]),
        .Q(m_axis_tdata[204]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[205] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[13]),
        .Q(m_axis_tdata[205]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[206] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[14]),
        .Q(m_axis_tdata[206]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[207] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[15]),
        .Q(m_axis_tdata[207]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[208] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[16]),
        .Q(m_axis_tdata[208]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[209] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[17]),
        .Q(m_axis_tdata[209]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[210] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[18]),
        .Q(m_axis_tdata[210]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[211] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[19]),
        .Q(m_axis_tdata[211]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[212] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[20]),
        .Q(m_axis_tdata[212]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[213] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[21]),
        .Q(m_axis_tdata[213]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[214] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[22]),
        .Q(m_axis_tdata[214]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[215] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[23]),
        .Q(m_axis_tdata[215]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[216] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[24]),
        .Q(m_axis_tdata[216]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[217] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[25]),
        .Q(m_axis_tdata[217]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[218] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[26]),
        .Q(m_axis_tdata[218]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[219] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[27]),
        .Q(m_axis_tdata[219]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[220] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[28]),
        .Q(m_axis_tdata[220]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[221] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[29]),
        .Q(m_axis_tdata[221]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[222] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[30]),
        .Q(m_axis_tdata[222]),
        .R(1'b0));
  FDRE \gen_data_accumulator[6].acc_data_reg[223] 
       (.C(aclk),
        .CE(\gen_data_accumulator[6].acc_data[223]_i_1_n_0 ),
        .D(r0_data[31]),
        .Q(m_axis_tdata[223]),
        .R(1'b0));
  FDRE \r0_data_reg[0] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(aclk),
        .CE(Q[0]),
        .D(s_axis_tdata[9]),
        .Q(r0_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF07070)) 
    \r0_reg_sel[0]_i_1 
       (.I0(Q[0]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\r0_reg_sel_reg_n_0_[0] ),
        .I3(m_axis_tready),
        .I4(Q[1]),
        .I5(SR),
        .O(\r0_reg_sel[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_reg_sel[7]_i_1 
       (.I0(SR),
        .I1(Q[1]),
        .I2(m_axis_tready),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h20)) 
    \r0_reg_sel[7]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\state_reg_n_0_[2] ),
        .O(r0_reg_sel));
  FDRE #(
    .INIT(1'b1)) 
    \r0_reg_sel_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[0]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r0_reg_sel_reg[1] 
       (.C(aclk),
        .CE(r0_reg_sel),
        .D(\r0_reg_sel_reg_n_0_[0] ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \r0_reg_sel_reg[2] 
       (.C(aclk),
        .CE(r0_reg_sel),
        .D(\r0_reg_sel_reg_n_0_[1] ),
        .Q(\r0_reg_sel_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \r0_reg_sel_reg[3] 
       (.C(aclk),
        .CE(r0_reg_sel),
        .D(\r0_reg_sel_reg_n_0_[2] ),
        .Q(\r0_reg_sel_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \r0_reg_sel_reg[4] 
       (.C(aclk),
        .CE(r0_reg_sel),
        .D(\r0_reg_sel_reg_n_0_[3] ),
        .Q(\r0_reg_sel_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \r0_reg_sel_reg[5] 
       (.C(aclk),
        .CE(r0_reg_sel),
        .D(\r0_reg_sel_reg_n_0_[4] ),
        .Q(\r0_reg_sel_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \r0_reg_sel_reg[6] 
       (.C(aclk),
        .CE(r0_reg_sel),
        .D(\r0_reg_sel_reg_n_0_[5] ),
        .Q(\r0_reg_sel_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \r0_reg_sel_reg[7] 
       (.C(aclk),
        .CE(r0_reg_sel),
        .D(\r0_reg_sel_reg_n_0_[6] ),
        .Q(p_1_in2_in),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \state[0]_i_1 
       (.I0(s_axis_tvalid),
        .I1(Q[0]),
        .I2(\state_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(m_axis_tready),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h0000808000FF8080)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(s_axis_tvalid),
        .I2(Q[0]),
        .I3(\state_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(m_axis_tready),
        .O(state[1]));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \state[1]_i_2 
       (.I0(p_1_in2_in),
        .I1(Q[0]),
        .I2(\r0_reg_sel_reg_n_0_[6] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(Q[1]),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F3404000004040)) 
    \state[2]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(s_axis_tvalid),
        .I3(\state_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(m_axis_tready),
        .O(state[2]));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(SR));
endmodule

module top_level_rfsoc_data_pipeline_4_0_axis_mux
   (int_select_reg_rep__1_0,
    m_axis_tready,
    s_axis_tdata,
    m_axis_tdata,
    rf_clock,
    int_select_reg_rep__1_1,
    s_axis_tready,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 );
  output int_select_reg_rep__1_0;
  output m_axis_tready;
  output [255:0]s_axis_tdata;
  input [1:0]m_axis_tdata;
  input rf_clock;
  input int_select_reg_rep__1_1;
  input s_axis_tready;
  input [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] ;
  input [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 ;

  wire [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] ;
  wire [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 ;
  wire int_select;
  wire int_select_reg_rep__0_n_0;
  wire int_select_reg_rep__1_0;
  wire int_select_reg_rep__1_1;
  wire int_select_reg_rep_n_0;
  wire [1:0]m_axis_tdata;
  wire m_axis_tready;
  wire rf_clock;
  wire [255:0]s_axis_tdata;
  wire s_axis_tready;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axis_data_fifo_clock_crossing_i_1
       (.I0(s_axis_tready),
        .I1(int_select_reg_rep__1_0),
        .O(m_axis_tready));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_10
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [247]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [247]),
        .O(s_axis_tdata[247]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_100
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [157]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [157]),
        .O(s_axis_tdata[157]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_101
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [156]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [156]),
        .O(s_axis_tdata[156]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_102
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [155]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [155]),
        .O(s_axis_tdata[155]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_103
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [154]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [154]),
        .O(s_axis_tdata[154]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_104
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [153]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [153]),
        .O(s_axis_tdata[153]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_105
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [152]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [152]),
        .O(s_axis_tdata[152]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_106
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [151]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [151]),
        .O(s_axis_tdata[151]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_107
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [150]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [150]),
        .O(s_axis_tdata[150]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_108
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [149]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [149]),
        .O(s_axis_tdata[149]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_109
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [148]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [148]),
        .O(s_axis_tdata[148]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_11
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [246]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [246]),
        .O(s_axis_tdata[246]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_110
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [147]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [147]),
        .O(s_axis_tdata[147]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_111
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [146]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [146]),
        .O(s_axis_tdata[146]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_112
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [145]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [145]),
        .O(s_axis_tdata[145]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_113
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [144]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [144]),
        .O(s_axis_tdata[144]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_114
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [143]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [143]),
        .O(s_axis_tdata[143]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_115
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [142]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [142]),
        .O(s_axis_tdata[142]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_116
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [141]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [141]),
        .O(s_axis_tdata[141]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_117
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [140]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [140]),
        .O(s_axis_tdata[140]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_118
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [139]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [139]),
        .O(s_axis_tdata[139]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_119
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [138]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [138]),
        .O(s_axis_tdata[138]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_12
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [245]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [245]),
        .O(s_axis_tdata[245]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_120
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [137]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [137]),
        .O(s_axis_tdata[137]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_121
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [136]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [136]),
        .O(s_axis_tdata[136]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_122
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [135]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [135]),
        .O(s_axis_tdata[135]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_123
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [134]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [134]),
        .O(s_axis_tdata[134]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_124
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [133]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [133]),
        .O(s_axis_tdata[133]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_125
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [132]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [132]),
        .O(s_axis_tdata[132]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_126
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [131]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [131]),
        .O(s_axis_tdata[131]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_127
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [130]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [130]),
        .O(s_axis_tdata[130]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_128
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [129]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [129]),
        .O(s_axis_tdata[129]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_129
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [128]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [128]),
        .O(s_axis_tdata[128]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_13
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [244]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [244]),
        .O(s_axis_tdata[244]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_130
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [127]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [127]),
        .O(s_axis_tdata[127]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_131
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [126]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [126]),
        .O(s_axis_tdata[126]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_132
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [125]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [125]),
        .O(s_axis_tdata[125]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_133
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [124]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [124]),
        .O(s_axis_tdata[124]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_134
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [123]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [123]),
        .O(s_axis_tdata[123]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_135
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [122]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [122]),
        .O(s_axis_tdata[122]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_136
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [121]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [121]),
        .O(s_axis_tdata[121]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_137
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [120]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [120]),
        .O(s_axis_tdata[120]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_138
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [119]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [119]),
        .O(s_axis_tdata[119]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_139
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [118]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [118]),
        .O(s_axis_tdata[118]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_14
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [243]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [243]),
        .O(s_axis_tdata[243]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_140
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [117]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [117]),
        .O(s_axis_tdata[117]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_141
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [116]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [116]),
        .O(s_axis_tdata[116]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_142
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [115]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [115]),
        .O(s_axis_tdata[115]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_143
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [114]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [114]),
        .O(s_axis_tdata[114]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_144
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [113]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [113]),
        .O(s_axis_tdata[113]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_145
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [112]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [112]),
        .O(s_axis_tdata[112]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_146
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [111]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [111]),
        .O(s_axis_tdata[111]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_147
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [110]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [110]),
        .O(s_axis_tdata[110]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_148
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [109]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [109]),
        .O(s_axis_tdata[109]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_149
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [108]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [108]),
        .O(s_axis_tdata[108]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_15
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [242]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [242]),
        .O(s_axis_tdata[242]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_150
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [107]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [107]),
        .O(s_axis_tdata[107]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_151
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [106]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [106]),
        .O(s_axis_tdata[106]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_152
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [105]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [105]),
        .O(s_axis_tdata[105]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_153
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [104]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [104]),
        .O(s_axis_tdata[104]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_154
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [103]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [103]),
        .O(s_axis_tdata[103]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_155
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [102]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [102]),
        .O(s_axis_tdata[102]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_156
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [101]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [101]),
        .O(s_axis_tdata[101]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_157
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [100]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [100]),
        .O(s_axis_tdata[100]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_158
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [99]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [99]),
        .O(s_axis_tdata[99]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_159
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [98]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [98]),
        .O(s_axis_tdata[98]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_16
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [241]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [241]),
        .O(s_axis_tdata[241]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_160
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [97]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [97]),
        .O(s_axis_tdata[97]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_161
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [96]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [96]),
        .O(s_axis_tdata[96]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_162
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [95]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [95]),
        .O(s_axis_tdata[95]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_163
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [94]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [94]),
        .O(s_axis_tdata[94]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_164
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [93]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [93]),
        .O(s_axis_tdata[93]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_165
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [92]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [92]),
        .O(s_axis_tdata[92]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_166
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [91]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [91]),
        .O(s_axis_tdata[91]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_167
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [90]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [90]),
        .O(s_axis_tdata[90]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_168
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [89]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [89]),
        .O(s_axis_tdata[89]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_169
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [88]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [88]),
        .O(s_axis_tdata[88]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_17
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [240]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [240]),
        .O(s_axis_tdata[240]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_170
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [87]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [87]),
        .O(s_axis_tdata[87]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_171
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [86]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [86]),
        .O(s_axis_tdata[86]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_172
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [85]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [85]),
        .O(s_axis_tdata[85]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_173
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [84]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [84]),
        .O(s_axis_tdata[84]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_174
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [83]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [83]),
        .O(s_axis_tdata[83]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_175
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [82]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [82]),
        .O(s_axis_tdata[82]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_176
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [81]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [81]),
        .O(s_axis_tdata[81]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_177
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [80]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [80]),
        .O(s_axis_tdata[80]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_178
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [79]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [79]),
        .O(s_axis_tdata[79]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_179
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [78]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [78]),
        .O(s_axis_tdata[78]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_18
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [239]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [239]),
        .O(s_axis_tdata[239]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_180
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [77]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [77]),
        .O(s_axis_tdata[77]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_181
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [76]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [76]),
        .O(s_axis_tdata[76]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_182
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [75]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [75]),
        .O(s_axis_tdata[75]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_183
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [74]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [74]),
        .O(s_axis_tdata[74]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_184
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [73]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [73]),
        .O(s_axis_tdata[73]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_185
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [72]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [72]),
        .O(s_axis_tdata[72]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_186
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [71]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [71]),
        .O(s_axis_tdata[71]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_187
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [70]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [70]),
        .O(s_axis_tdata[70]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_188
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [69]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [69]),
        .O(s_axis_tdata[69]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_189
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [68]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [68]),
        .O(s_axis_tdata[68]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_19
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [238]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [238]),
        .O(s_axis_tdata[238]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_190
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [67]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [67]),
        .O(s_axis_tdata[67]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_191
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [66]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [66]),
        .O(s_axis_tdata[66]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_192
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [65]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [65]),
        .O(s_axis_tdata[65]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_193
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [64]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [64]),
        .O(s_axis_tdata[64]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_194
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [63]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [63]),
        .O(s_axis_tdata[63]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_195
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [62]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [62]),
        .O(s_axis_tdata[62]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_196
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [61]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [61]),
        .O(s_axis_tdata[61]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_197
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [60]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [60]),
        .O(s_axis_tdata[60]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_198
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [59]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [59]),
        .O(s_axis_tdata[59]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_199
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [58]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [58]),
        .O(s_axis_tdata[58]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_2
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [255]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [255]),
        .O(s_axis_tdata[255]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_20
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [237]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [237]),
        .O(s_axis_tdata[237]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_200
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [57]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [57]),
        .O(s_axis_tdata[57]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_201
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [56]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [56]),
        .O(s_axis_tdata[56]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_202
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [55]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [55]),
        .O(s_axis_tdata[55]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_203
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [54]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [54]),
        .O(s_axis_tdata[54]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_204
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [53]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [53]),
        .O(s_axis_tdata[53]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_205
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [52]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [52]),
        .O(s_axis_tdata[52]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_206
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [51]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [51]),
        .O(s_axis_tdata[51]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_207
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [50]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [50]),
        .O(s_axis_tdata[50]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_208
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [49]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [49]),
        .O(s_axis_tdata[49]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_209
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [48]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [48]),
        .O(s_axis_tdata[48]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_21
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [236]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [236]),
        .O(s_axis_tdata[236]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_210
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [47]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [47]),
        .O(s_axis_tdata[47]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_211
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [46]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [46]),
        .O(s_axis_tdata[46]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_212
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [45]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [45]),
        .O(s_axis_tdata[45]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_213
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [44]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [44]),
        .O(s_axis_tdata[44]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_214
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [43]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [43]),
        .O(s_axis_tdata[43]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_215
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [42]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [42]),
        .O(s_axis_tdata[42]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_216
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [41]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [41]),
        .O(s_axis_tdata[41]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_217
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [40]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [40]),
        .O(s_axis_tdata[40]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_218
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [39]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [39]),
        .O(s_axis_tdata[39]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_219
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [38]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [38]),
        .O(s_axis_tdata[38]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_22
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [235]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [235]),
        .O(s_axis_tdata[235]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_220
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [37]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [37]),
        .O(s_axis_tdata[37]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_221
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [36]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [36]),
        .O(s_axis_tdata[36]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_222
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [35]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [35]),
        .O(s_axis_tdata[35]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_223
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [34]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [34]),
        .O(s_axis_tdata[34]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_224
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [33]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [33]),
        .O(s_axis_tdata[33]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_225
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [32]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [32]),
        .O(s_axis_tdata[32]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_226
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [31]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [31]),
        .O(s_axis_tdata[31]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_227
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [30]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [30]),
        .O(s_axis_tdata[30]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_228
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [29]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [29]),
        .O(s_axis_tdata[29]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_229
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [28]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [28]),
        .O(s_axis_tdata[28]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_23
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [234]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [234]),
        .O(s_axis_tdata[234]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_230
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [27]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [27]),
        .O(s_axis_tdata[27]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_231
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [26]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [26]),
        .O(s_axis_tdata[26]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_232
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [25]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [25]),
        .O(s_axis_tdata[25]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_233
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [24]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [24]),
        .O(s_axis_tdata[24]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_234
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [23]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [23]),
        .O(s_axis_tdata[23]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_235
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [22]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [22]),
        .O(s_axis_tdata[22]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_236
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [21]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [21]),
        .O(s_axis_tdata[21]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_237
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [20]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [20]),
        .O(s_axis_tdata[20]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_238
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [19]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [19]),
        .O(s_axis_tdata[19]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_239
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [18]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [18]),
        .O(s_axis_tdata[18]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_24
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [233]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [233]),
        .O(s_axis_tdata[233]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_240
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [17]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [17]),
        .O(s_axis_tdata[17]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_241
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [16]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [16]),
        .O(s_axis_tdata[16]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_242
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [15]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [15]),
        .O(s_axis_tdata[15]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_243
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [14]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [14]),
        .O(s_axis_tdata[14]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_244
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [13]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [13]),
        .O(s_axis_tdata[13]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_245
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [12]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [12]),
        .O(s_axis_tdata[12]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_246
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [11]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [11]),
        .O(s_axis_tdata[11]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_247
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [10]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [10]),
        .O(s_axis_tdata[10]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_248
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [9]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [9]),
        .O(s_axis_tdata[9]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_249
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [8]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [8]),
        .O(s_axis_tdata[8]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_25
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [232]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [232]),
        .O(s_axis_tdata[232]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_250
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [7]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [7]),
        .O(s_axis_tdata[7]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_251
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [6]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [6]),
        .O(s_axis_tdata[6]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_252
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [5]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [5]),
        .O(s_axis_tdata[5]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_253
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [4]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [4]),
        .O(s_axis_tdata[4]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_254
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [3]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [3]),
        .O(s_axis_tdata[3]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_255
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [2]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [2]),
        .O(s_axis_tdata[2]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_256
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [1]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [1]),
        .O(s_axis_tdata[1]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_257
       (.I0(m_axis_tdata[1]),
        .I1(int_select),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [0]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [0]),
        .O(s_axis_tdata[0]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_26
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [231]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [231]),
        .O(s_axis_tdata[231]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_27
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [230]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [230]),
        .O(s_axis_tdata[230]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_28
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [229]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [229]),
        .O(s_axis_tdata[229]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_29
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [228]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [228]),
        .O(s_axis_tdata[228]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_3
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [254]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [254]),
        .O(s_axis_tdata[254]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_30
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [227]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [227]),
        .O(s_axis_tdata[227]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_31
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [226]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [226]),
        .O(s_axis_tdata[226]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_32
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [225]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [225]),
        .O(s_axis_tdata[225]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_33
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [224]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [224]),
        .O(s_axis_tdata[224]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_34
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [223]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [223]),
        .O(s_axis_tdata[223]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_35
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [222]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [222]),
        .O(s_axis_tdata[222]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_36
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [221]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [221]),
        .O(s_axis_tdata[221]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_37
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [220]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [220]),
        .O(s_axis_tdata[220]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_38
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [219]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [219]),
        .O(s_axis_tdata[219]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_39
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [218]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [218]),
        .O(s_axis_tdata[218]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_4
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [253]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [253]),
        .O(s_axis_tdata[253]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_40
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [217]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [217]),
        .O(s_axis_tdata[217]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_41
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [216]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [216]),
        .O(s_axis_tdata[216]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_42
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [215]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [215]),
        .O(s_axis_tdata[215]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_43
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [214]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [214]),
        .O(s_axis_tdata[214]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_44
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [213]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [213]),
        .O(s_axis_tdata[213]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_45
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [212]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [212]),
        .O(s_axis_tdata[212]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_46
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [211]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [211]),
        .O(s_axis_tdata[211]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_47
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [210]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [210]),
        .O(s_axis_tdata[210]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_48
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [209]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [209]),
        .O(s_axis_tdata[209]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_49
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [208]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [208]),
        .O(s_axis_tdata[208]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_5
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [252]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [252]),
        .O(s_axis_tdata[252]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_50
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [207]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [207]),
        .O(s_axis_tdata[207]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_51
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [206]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [206]),
        .O(s_axis_tdata[206]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_52
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [205]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [205]),
        .O(s_axis_tdata[205]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_53
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [204]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [204]),
        .O(s_axis_tdata[204]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_54
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [203]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [203]),
        .O(s_axis_tdata[203]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_55
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [202]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [202]),
        .O(s_axis_tdata[202]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_56
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [201]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [201]),
        .O(s_axis_tdata[201]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_57
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [200]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [200]),
        .O(s_axis_tdata[200]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_58
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [199]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [199]),
        .O(s_axis_tdata[199]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_59
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [198]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [198]),
        .O(s_axis_tdata[198]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_6
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [251]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [251]),
        .O(s_axis_tdata[251]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_60
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [197]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [197]),
        .O(s_axis_tdata[197]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_61
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [196]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [196]),
        .O(s_axis_tdata[196]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_62
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [195]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [195]),
        .O(s_axis_tdata[195]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_63
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [194]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [194]),
        .O(s_axis_tdata[194]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_64
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [193]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [193]),
        .O(s_axis_tdata[193]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_65
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [192]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [192]),
        .O(s_axis_tdata[192]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_66
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [191]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [191]),
        .O(s_axis_tdata[191]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_67
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [190]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [190]),
        .O(s_axis_tdata[190]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_68
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [189]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [189]),
        .O(s_axis_tdata[189]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_69
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [188]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [188]),
        .O(s_axis_tdata[188]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_7
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [250]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [250]),
        .O(s_axis_tdata[250]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_70
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [187]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [187]),
        .O(s_axis_tdata[187]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_71
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [186]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [186]),
        .O(s_axis_tdata[186]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_72
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [185]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [185]),
        .O(s_axis_tdata[185]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_73
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [184]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [184]),
        .O(s_axis_tdata[184]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_74
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [183]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [183]),
        .O(s_axis_tdata[183]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_75
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [182]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [182]),
        .O(s_axis_tdata[182]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_76
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [181]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [181]),
        .O(s_axis_tdata[181]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_77
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [180]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [180]),
        .O(s_axis_tdata[180]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_78
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [179]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [179]),
        .O(s_axis_tdata[179]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_79
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [178]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [178]),
        .O(s_axis_tdata[178]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_8
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [249]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [249]),
        .O(s_axis_tdata[249]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_80
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [177]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [177]),
        .O(s_axis_tdata[177]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_81
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [176]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [176]),
        .O(s_axis_tdata[176]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_82
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [175]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [175]),
        .O(s_axis_tdata[175]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_83
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [174]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [174]),
        .O(s_axis_tdata[174]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_84
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [173]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [173]),
        .O(s_axis_tdata[173]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_85
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [172]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [172]),
        .O(s_axis_tdata[172]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_86
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [171]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [171]),
        .O(s_axis_tdata[171]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_87
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [170]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [170]),
        .O(s_axis_tdata[170]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_88
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [169]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [169]),
        .O(s_axis_tdata[169]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_89
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [168]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [168]),
        .O(s_axis_tdata[168]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_9
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__1_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [248]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [248]),
        .O(s_axis_tdata[248]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_90
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [167]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [167]),
        .O(s_axis_tdata[167]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_91
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [166]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [166]),
        .O(s_axis_tdata[166]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_92
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [165]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [165]),
        .O(s_axis_tdata[165]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_93
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [164]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [164]),
        .O(s_axis_tdata[164]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_94
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [163]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [163]),
        .O(s_axis_tdata[163]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_95
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [162]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [162]),
        .O(s_axis_tdata[162]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_96
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [161]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [161]),
        .O(s_axis_tdata[161]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_97
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [160]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [160]),
        .O(s_axis_tdata[160]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_98
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [159]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [159]),
        .O(s_axis_tdata[159]));
  LUT4 #(
    .INIT(16'h7430)) 
    axis_data_fifo_waveform_i_99
       (.I0(m_axis_tdata[1]),
        .I1(int_select_reg_rep__0_n_0),
        .I2(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] [158]),
        .I3(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 [158]),
        .O(s_axis_tdata[158]));
  (* ORIG_CELL_NAME = "int_select_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    int_select_reg
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(int_select_reg_rep__1_1),
        .D(m_axis_tdata[0]),
        .Q(int_select));
  (* ORIG_CELL_NAME = "int_select_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    int_select_reg_rep
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(int_select_reg_rep__1_1),
        .D(m_axis_tdata[0]),
        .Q(int_select_reg_rep_n_0));
  (* ORIG_CELL_NAME = "int_select_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    int_select_reg_rep__0
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(int_select_reg_rep__1_1),
        .D(m_axis_tdata[0]),
        .Q(int_select_reg_rep__0_n_0));
  (* ORIG_CELL_NAME = "int_select_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    int_select_reg_rep__1
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(int_select_reg_rep__1_1),
        .D(m_axis_tdata[0]),
        .Q(int_select_reg_rep__1_0));
endmodule

module top_level_rfsoc_data_pipeline_4_0_axis_tready_slice
   (out,
    rf_resetn_0,
    s_axis_tvalid,
    pipeline_active,
    m_axis_tdata,
    rf_clock,
    \count_value_i_reg[11] ,
    m_axis_tvalid,
    rf_resetn,
    \m_axis_tdata[255] ,
    \data_out_reg[31] ,
    ext_trigger);
  output out;
  output rf_resetn_0;
  output s_axis_tvalid;
  output pipeline_active;
  output [255:0]m_axis_tdata;
  input rf_clock;
  input \count_value_i_reg[11] ;
  input m_axis_tvalid;
  input rf_resetn;
  input [255:0]\m_axis_tdata[255] ;
  input [9:0]\data_out_reg[31] ;
  input ext_trigger;

  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \FSM_onehot_state_reg_n_0_[5] ;
  (* DONT_TOUCH *) wire axis_tready_slice_0_mloop_axis_TVALID;
  wire count0_carry__0_n_0;
  wire count0_carry__0_n_1;
  wire count0_carry__0_n_2;
  wire count0_carry__0_n_3;
  wire count0_carry__0_n_4;
  wire count0_carry__0_n_5;
  wire count0_carry__0_n_6;
  wire count0_carry__0_n_7;
  wire count0_carry__1_n_0;
  wire count0_carry__1_n_1;
  wire count0_carry__1_n_2;
  wire count0_carry__1_n_3;
  wire count0_carry__1_n_4;
  wire count0_carry__1_n_5;
  wire count0_carry__1_n_6;
  wire count0_carry__1_n_7;
  wire count0_carry__2_n_2;
  wire count0_carry__2_n_3;
  wire count0_carry__2_n_4;
  wire count0_carry__2_n_5;
  wire count0_carry__2_n_6;
  wire count0_carry__2_n_7;
  wire count0_carry_n_0;
  wire count0_carry_n_1;
  wire count0_carry_n_2;
  wire count0_carry_n_3;
  wire count0_carry_n_4;
  wire count0_carry_n_5;
  wire count0_carry_n_6;
  wire count0_carry_n_7;
  wire \count[0]_i_3_n_0 ;
  wire \count[31]_i_4_n_0 ;
  wire \count[31]_i_6_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[10] ;
  wire \count_reg_n_0_[11] ;
  wire \count_reg_n_0_[12] ;
  wire \count_reg_n_0_[13] ;
  wire \count_reg_n_0_[14] ;
  wire \count_reg_n_0_[15] ;
  wire \count_reg_n_0_[16] ;
  wire \count_reg_n_0_[17] ;
  wire \count_reg_n_0_[18] ;
  wire \count_reg_n_0_[19] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[20] ;
  wire \count_reg_n_0_[21] ;
  wire \count_reg_n_0_[22] ;
  wire \count_reg_n_0_[23] ;
  wire \count_reg_n_0_[24] ;
  wire \count_reg_n_0_[25] ;
  wire \count_reg_n_0_[26] ;
  wire \count_reg_n_0_[27] ;
  wire \count_reg_n_0_[28] ;
  wire \count_reg_n_0_[29] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[30] ;
  wire \count_reg_n_0_[31] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \count_reg_n_0_[6] ;
  wire \count_reg_n_0_[7] ;
  wire \count_reg_n_0_[8] ;
  wire \count_reg_n_0_[9] ;
  wire \count_value_i_reg[11] ;
  wire [9:0]\data_out_reg[31] ;
  wire ext_trigger;
  wire [31:1]in19;
  wire [255:0]m_axis_tdata;
  wire [255:0]\m_axis_tdata[255] ;
  wire \m_axis_tdata[255]_INST_0_i_1_n_0 ;
  wire \m_axis_tdata[255]_INST_0_i_2_n_0 ;
  wire \m_axis_tdata[255]_INST_0_i_3_n_0 ;
  wire m_axis_tvalid;
  wire mloop_axis_tvalid_i_1_n_0;
  wire mloop_axis_tvalid_i_3_n_0;
  (* DONT_TOUCH *) wire out;
  wire pipeline_active;
  wire [255:0]pre_waveform;
  wire rf_clock;
  wire rf_resetn;
  wire rf_resetn_0;
  wire s_axis_tready2;
  wire s_axis_tready24_in;
  wire s_axis_tready2_carry__0_n_6;
  wire s_axis_tready2_carry__0_n_7;
  wire s_axis_tready2_carry_n_0;
  wire s_axis_tready2_carry_n_1;
  wire s_axis_tready2_carry_n_2;
  wire s_axis_tready2_carry_n_3;
  wire s_axis_tready2_carry_n_4;
  wire s_axis_tready2_carry_n_5;
  wire s_axis_tready2_carry_n_6;
  wire s_axis_tready2_carry_n_7;
  wire \s_axis_tready2_inferred__0/i__carry__0_n_1 ;
  wire \s_axis_tready2_inferred__0/i__carry__0_n_2 ;
  wire \s_axis_tready2_inferred__0/i__carry__0_n_3 ;
  wire \s_axis_tready2_inferred__0/i__carry__0_n_4 ;
  wire \s_axis_tready2_inferred__0/i__carry__0_n_5 ;
  wire \s_axis_tready2_inferred__0/i__carry__0_n_6 ;
  wire \s_axis_tready2_inferred__0/i__carry__0_n_7 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_0 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_1 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_2 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_3 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_4 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_5 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_6 ;
  wire \s_axis_tready2_inferred__0/i__carry_n_7 ;
  wire s_axis_tvalid;
  wire sr_cycles_n_0;
  wire sr_cycles_n_1;
  wire sr_cycles_n_10;
  wire sr_cycles_n_11;
  wire sr_cycles_n_12;
  wire sr_cycles_n_13;
  wire sr_cycles_n_14;
  wire sr_cycles_n_15;
  wire sr_cycles_n_16;
  wire sr_cycles_n_17;
  wire sr_cycles_n_18;
  wire sr_cycles_n_19;
  wire sr_cycles_n_2;
  wire sr_cycles_n_20;
  wire sr_cycles_n_21;
  wire sr_cycles_n_22;
  wire sr_cycles_n_23;
  wire sr_cycles_n_24;
  wire sr_cycles_n_25;
  wire sr_cycles_n_26;
  wire sr_cycles_n_27;
  wire sr_cycles_n_28;
  wire sr_cycles_n_29;
  wire sr_cycles_n_3;
  wire sr_cycles_n_30;
  wire sr_cycles_n_31;
  wire sr_cycles_n_32;
  wire sr_cycles_n_33;
  wire sr_cycles_n_34;
  wire sr_cycles_n_35;
  wire sr_cycles_n_36;
  wire sr_cycles_n_37;
  wire sr_cycles_n_38;
  wire sr_cycles_n_39;
  wire sr_cycles_n_4;
  wire sr_cycles_n_40;
  wire sr_cycles_n_41;
  wire sr_cycles_n_42;
  wire sr_cycles_n_43;
  wire sr_cycles_n_44;
  wire sr_cycles_n_45;
  wire sr_cycles_n_46;
  wire sr_cycles_n_47;
  wire sr_cycles_n_48;
  wire sr_cycles_n_49;
  wire sr_cycles_n_5;
  wire sr_cycles_n_6;
  wire sr_cycles_n_7;
  wire sr_cycles_n_8;
  wire sr_cycles_n_9;
  wire sr_post_delay_n_0;
  wire sr_post_delay_n_1;
  wire sr_post_delay_n_10;
  wire sr_post_delay_n_11;
  wire sr_post_delay_n_12;
  wire sr_post_delay_n_13;
  wire sr_post_delay_n_14;
  wire sr_post_delay_n_15;
  wire sr_post_delay_n_16;
  wire sr_post_delay_n_17;
  wire sr_post_delay_n_18;
  wire sr_post_delay_n_19;
  wire sr_post_delay_n_2;
  wire sr_post_delay_n_20;
  wire sr_post_delay_n_21;
  wire sr_post_delay_n_22;
  wire sr_post_delay_n_23;
  wire sr_post_delay_n_24;
  wire sr_post_delay_n_25;
  wire sr_post_delay_n_26;
  wire sr_post_delay_n_27;
  wire sr_post_delay_n_28;
  wire sr_post_delay_n_29;
  wire sr_post_delay_n_3;
  wire sr_post_delay_n_30;
  wire sr_post_delay_n_31;
  wire sr_post_delay_n_32;
  wire sr_post_delay_n_33;
  wire sr_post_delay_n_34;
  wire sr_post_delay_n_35;
  wire sr_post_delay_n_36;
  wire sr_post_delay_n_37;
  wire sr_post_delay_n_38;
  wire sr_post_delay_n_39;
  wire sr_post_delay_n_4;
  wire sr_post_delay_n_40;
  wire sr_post_delay_n_41;
  wire sr_post_delay_n_42;
  wire sr_post_delay_n_43;
  wire sr_post_delay_n_44;
  wire sr_post_delay_n_45;
  wire sr_post_delay_n_46;
  wire sr_post_delay_n_47;
  wire sr_post_delay_n_48;
  wire sr_post_delay_n_49;
  wire sr_post_delay_n_5;
  wire sr_post_delay_n_50;
  wire sr_post_delay_n_51;
  wire sr_post_delay_n_52;
  wire sr_post_delay_n_53;
  wire sr_post_delay_n_54;
  wire sr_post_delay_n_55;
  wire sr_post_delay_n_56;
  wire sr_post_delay_n_57;
  wire sr_post_delay_n_58;
  wire sr_post_delay_n_59;
  wire sr_post_delay_n_6;
  wire sr_post_delay_n_60;
  wire sr_post_delay_n_61;
  wire sr_post_delay_n_62;
  wire sr_post_delay_n_63;
  wire sr_post_delay_n_64;
  wire sr_post_delay_n_65;
  wire sr_post_delay_n_66;
  wire sr_post_delay_n_67;
  wire sr_post_delay_n_68;
  wire sr_post_delay_n_69;
  wire sr_post_delay_n_7;
  wire sr_post_delay_n_70;
  wire sr_post_delay_n_71;
  wire sr_post_delay_n_72;
  wire sr_post_delay_n_73;
  wire sr_post_delay_n_74;
  wire sr_post_delay_n_75;
  wire sr_post_delay_n_76;
  wire sr_post_delay_n_77;
  wire sr_post_delay_n_8;
  wire sr_post_delay_n_9;
  wire sr_zeros_n_0;
  wire sr_zeros_n_1;
  wire sr_zeros_n_10;
  wire sr_zeros_n_11;
  wire sr_zeros_n_12;
  wire sr_zeros_n_13;
  wire sr_zeros_n_14;
  wire sr_zeros_n_15;
  wire sr_zeros_n_16;
  wire sr_zeros_n_17;
  wire sr_zeros_n_18;
  wire sr_zeros_n_19;
  wire sr_zeros_n_2;
  wire sr_zeros_n_20;
  wire sr_zeros_n_21;
  wire sr_zeros_n_22;
  wire sr_zeros_n_23;
  wire sr_zeros_n_24;
  wire sr_zeros_n_25;
  wire sr_zeros_n_26;
  wire sr_zeros_n_27;
  wire sr_zeros_n_28;
  wire sr_zeros_n_29;
  wire sr_zeros_n_3;
  wire sr_zeros_n_30;
  wire sr_zeros_n_31;
  wire sr_zeros_n_32;
  wire sr_zeros_n_33;
  wire sr_zeros_n_34;
  wire sr_zeros_n_35;
  wire sr_zeros_n_36;
  wire sr_zeros_n_37;
  wire sr_zeros_n_38;
  wire sr_zeros_n_39;
  wire sr_zeros_n_4;
  wire sr_zeros_n_40;
  wire sr_zeros_n_41;
  wire sr_zeros_n_42;
  wire sr_zeros_n_43;
  wire sr_zeros_n_44;
  wire sr_zeros_n_45;
  wire sr_zeros_n_5;
  wire sr_zeros_n_6;
  wire sr_zeros_n_7;
  wire sr_zeros_n_8;
  wire sr_zeros_n_9;
  wire state1;
  wire state10_out;
  wire state11_in;
  wire state1_carry__0_n_1;
  wire state1_carry__0_n_2;
  wire state1_carry__0_n_3;
  wire state1_carry__0_n_4;
  wire state1_carry__0_n_5;
  wire state1_carry__0_n_6;
  wire state1_carry__0_n_7;
  wire state1_carry_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire state1_carry_n_4;
  wire state1_carry_n_5;
  wire state1_carry_n_6;
  wire state1_carry_n_7;
  wire \state1_inferred__0/i__carry__0_n_6 ;
  wire \state1_inferred__0/i__carry__0_n_7 ;
  wire \state1_inferred__0/i__carry_n_0 ;
  wire \state1_inferred__0/i__carry_n_1 ;
  wire \state1_inferred__0/i__carry_n_2 ;
  wire \state1_inferred__0/i__carry_n_3 ;
  wire \state1_inferred__0/i__carry_n_4 ;
  wire \state1_inferred__0/i__carry_n_5 ;
  wire \state1_inferred__0/i__carry_n_6 ;
  wire \state1_inferred__0/i__carry_n_7 ;
  wire \state1_inferred__1/i__carry__0_n_0 ;
  wire \state1_inferred__1/i__carry__0_n_1 ;
  wire \state1_inferred__1/i__carry__0_n_2 ;
  wire \state1_inferred__1/i__carry__0_n_3 ;
  wire \state1_inferred__1/i__carry__0_n_4 ;
  wire \state1_inferred__1/i__carry__0_n_5 ;
  wire \state1_inferred__1/i__carry__0_n_6 ;
  wire \state1_inferred__1/i__carry__0_n_7 ;
  wire \state1_inferred__1/i__carry_n_0 ;
  wire \state1_inferred__1/i__carry_n_1 ;
  wire \state1_inferred__1/i__carry_n_2 ;
  wire \state1_inferred__1/i__carry_n_3 ;
  wire \state1_inferred__1/i__carry_n_4 ;
  wire \state1_inferred__1/i__carry_n_5 ;
  wire \state1_inferred__1/i__carry_n_6 ;
  wire \state1_inferred__1/i__carry_n_7 ;
  wire \state1_inferred__2/i__carry__0_n_6 ;
  wire \state1_inferred__2/i__carry__0_n_7 ;
  wire \state1_inferred__2/i__carry_n_0 ;
  wire \state1_inferred__2/i__carry_n_1 ;
  wire \state1_inferred__2/i__carry_n_2 ;
  wire \state1_inferred__2/i__carry_n_3 ;
  wire \state1_inferred__2/i__carry_n_4 ;
  wire \state1_inferred__2/i__carry_n_5 ;
  wire \state1_inferred__2/i__carry_n_6 ;
  wire \state1_inferred__2/i__carry_n_7 ;
  wire [7:6]NLW_count0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_count0_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_s_axis_tready2_carry_O_UNCONNECTED;
  wire [7:3]NLW_s_axis_tready2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_s_axis_tready2_carry__0_O_UNCONNECTED;
  wire [7:0]\NLW_s_axis_tready2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW_s_axis_tready2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:0]NLW_state1_carry_O_UNCONNECTED;
  wire [7:0]NLW_state1_carry__0_O_UNCONNECTED;
  wire [7:0]\NLW_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_state1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_state1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED ;

  (* FSM_ENCODED_STATES = "state_wait_trigger:000001,state_trigger:001000,state_zeros:000010,state_pre_waveform:000100,state_post_delay:010000,state_cleanup:100000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(rf_clock),
        .CE(sr_cycles_n_46),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .PRE(rf_resetn_0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "state_wait_trigger:000001,state_trigger:001000,state_zeros:000010,state_pre_waveform:000100,state_post_delay:010000,state_cleanup:100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(rf_clock),
        .CE(sr_cycles_n_46),
        .CLR(rf_resetn_0),
        .D(sr_zeros_n_45),
        .Q(\FSM_onehot_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "state_wait_trigger:000001,state_trigger:001000,state_zeros:000010,state_pre_waveform:000100,state_post_delay:010000,state_cleanup:100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(rf_clock),
        .CE(sr_cycles_n_46),
        .CLR(rf_resetn_0),
        .D(sr_zeros_n_44),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "state_wait_trigger:000001,state_trigger:001000,state_zeros:000010,state_pre_waveform:000100,state_post_delay:010000,state_cleanup:100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(rf_clock),
        .CE(sr_cycles_n_46),
        .CLR(rf_resetn_0),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "state_wait_trigger:000001,state_trigger:001000,state_zeros:000010,state_pre_waveform:000100,state_post_delay:010000,state_cleanup:100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(rf_clock),
        .CE(sr_cycles_n_46),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_77),
        .Q(\FSM_onehot_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "state_wait_trigger:000001,state_trigger:001000,state_zeros:000010,state_pre_waveform:000100,state_post_delay:010000,state_cleanup:100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(rf_clock),
        .CE(sr_cycles_n_46),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_76),
        .Q(\FSM_onehot_state_reg_n_0_[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    axis_data_fifo_waveform_i_1
       (.I0(axis_tready_slice_0_mloop_axis_TVALID),
        .I1(\count_value_i_reg[11] ),
        .I2(m_axis_tvalid),
        .O(s_axis_tvalid));
  CARRY8 count0_carry
       (.CI(\count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({count0_carry_n_0,count0_carry_n_1,count0_carry_n_2,count0_carry_n_3,count0_carry_n_4,count0_carry_n_5,count0_carry_n_6,count0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in19[8:1]),
        .S({\count_reg_n_0_[8] ,\count_reg_n_0_[7] ,\count_reg_n_0_[6] ,\count_reg_n_0_[5] ,\count_reg_n_0_[4] ,\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg_n_0_[1] }));
  CARRY8 count0_carry__0
       (.CI(count0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({count0_carry__0_n_0,count0_carry__0_n_1,count0_carry__0_n_2,count0_carry__0_n_3,count0_carry__0_n_4,count0_carry__0_n_5,count0_carry__0_n_6,count0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in19[16:9]),
        .S({\count_reg_n_0_[16] ,\count_reg_n_0_[15] ,\count_reg_n_0_[14] ,\count_reg_n_0_[13] ,\count_reg_n_0_[12] ,\count_reg_n_0_[11] ,\count_reg_n_0_[10] ,\count_reg_n_0_[9] }));
  CARRY8 count0_carry__1
       (.CI(count0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({count0_carry__1_n_0,count0_carry__1_n_1,count0_carry__1_n_2,count0_carry__1_n_3,count0_carry__1_n_4,count0_carry__1_n_5,count0_carry__1_n_6,count0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in19[24:17]),
        .S({\count_reg_n_0_[24] ,\count_reg_n_0_[23] ,\count_reg_n_0_[22] ,\count_reg_n_0_[21] ,\count_reg_n_0_[20] ,\count_reg_n_0_[19] ,\count_reg_n_0_[18] ,\count_reg_n_0_[17] }));
  CARRY8 count0_carry__2
       (.CI(count0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_count0_carry__2_CO_UNCONNECTED[7:6],count0_carry__2_n_2,count0_carry__2_n_3,count0_carry__2_n_4,count0_carry__2_n_5,count0_carry__2_n_6,count0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_count0_carry__2_O_UNCONNECTED[7],in19[31:25]}),
        .S({1'b0,\count_reg_n_0_[31] ,\count_reg_n_0_[30] ,\count_reg_n_0_[29] ,\count_reg_n_0_[28] ,\count_reg_n_0_[27] ,\count_reg_n_0_[26] ,\count_reg_n_0_[25] }));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hBABABAAA)) 
    \count[0]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\data_out_reg[31] [0]),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(ext_trigger),
        .I4(\data_out_reg[31] [1]),
        .O(\count[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \count[31]_i_4 
       (.I0(\data_out_reg[31] [1]),
        .I1(ext_trigger),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\data_out_reg[31] [0]),
        .O(\count[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \count[31]_i_6 
       (.I0(ext_trigger),
        .I1(\data_out_reg[31] [1]),
        .O(\count[31]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_74),
        .Q(\count_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_64),
        .Q(\count_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_63),
        .Q(\count_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_62),
        .Q(\count_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_61),
        .Q(\count_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_60),
        .Q(\count_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_59),
        .Q(\count_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_58),
        .Q(\count_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_57),
        .Q(\count_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_56),
        .Q(\count_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_55),
        .Q(\count_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_73),
        .Q(\count_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_54),
        .Q(\count_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_53),
        .Q(\count_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_52),
        .Q(\count_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_51),
        .Q(\count_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_50),
        .Q(\count_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_49),
        .Q(\count_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_48),
        .Q(\count_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_47),
        .Q(\count_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_46),
        .Q(\count_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_45),
        .Q(\count_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_72),
        .Q(\count_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_44),
        .Q(\count_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_43),
        .Q(\count_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_71),
        .Q(\count_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_70),
        .Q(\count_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_69),
        .Q(\count_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_68),
        .Q(\count_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_67),
        .Q(\count_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_66),
        .Q(\count_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(rf_clock),
        .CE(sr_zeros_n_43),
        .CLR(rf_resetn_0),
        .D(sr_post_delay_n_65),
        .Q(\count_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \m_axis_tdata[255]_INST_0_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(out),
        .I4(\data_out_reg[31] [4]),
        .O(\m_axis_tdata[255]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axis_tdata[255]_INST_0_i_2 
       (.I0(\data_out_reg[31] [4]),
        .I1(out),
        .O(\m_axis_tdata[255]_INST_0_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \m_axis_tdata[255]_INST_0_i_3 
       (.I0(out),
        .I1(\data_out_reg[31] [4]),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\m_axis_tdata[255]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mloop_axis_tvalid_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(mloop_axis_tvalid_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    mloop_axis_tvalid_i_3
       (.I0(\count[31]_i_6_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\data_out_reg[31] [0]),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(mloop_axis_tvalid_i_3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    mloop_axis_tvalid_reg
       (.C(rf_clock),
        .CE(mloop_axis_tvalid_i_1_n_0),
        .CLR(rf_resetn_0),
        .D(sr_cycles_n_43),
        .Q(axis_tready_slice_0_mloop_axis_TVALID));
  LUT1 #(
    .INIT(2'h1)) 
    pipeline_active_INST_0
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .O(pipeline_active));
  CARRY8 s_axis_tready2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({s_axis_tready2_carry_n_0,s_axis_tready2_carry_n_1,s_axis_tready2_carry_n_2,s_axis_tready2_carry_n_3,s_axis_tready2_carry_n_4,s_axis_tready2_carry_n_5,s_axis_tready2_carry_n_6,s_axis_tready2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_s_axis_tready2_carry_O_UNCONNECTED[7:0]),
        .S({sr_cycles_n_16,sr_cycles_n_17,sr_cycles_n_18,sr_cycles_n_19,sr_cycles_n_20,sr_cycles_n_21,sr_cycles_n_22,sr_cycles_n_23}));
  CARRY8 s_axis_tready2_carry__0
       (.CI(s_axis_tready2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_s_axis_tready2_carry__0_CO_UNCONNECTED[7:3],s_axis_tready2,s_axis_tready2_carry__0_n_6,s_axis_tready2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_s_axis_tready2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sr_cycles_n_40,sr_cycles_n_41,sr_cycles_n_42}));
  CARRY8 \s_axis_tready2_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_axis_tready2_inferred__0/i__carry_n_0 ,\s_axis_tready2_inferred__0/i__carry_n_1 ,\s_axis_tready2_inferred__0/i__carry_n_2 ,\s_axis_tready2_inferred__0/i__carry_n_3 ,\s_axis_tready2_inferred__0/i__carry_n_4 ,\s_axis_tready2_inferred__0/i__carry_n_5 ,\s_axis_tready2_inferred__0/i__carry_n_6 ,\s_axis_tready2_inferred__0/i__carry_n_7 }),
        .DI({sr_cycles_n_32,sr_cycles_n_33,sr_cycles_n_34,sr_cycles_n_35,sr_cycles_n_36,sr_cycles_n_37,sr_cycles_n_38,sr_cycles_n_39}),
        .O(\NLW_s_axis_tready2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({sr_cycles_n_24,sr_cycles_n_25,sr_cycles_n_26,sr_cycles_n_27,sr_cycles_n_28,sr_cycles_n_29,sr_cycles_n_30,sr_cycles_n_31}));
  CARRY8 \s_axis_tready2_inferred__0/i__carry__0 
       (.CI(\s_axis_tready2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({s_axis_tready24_in,\s_axis_tready2_inferred__0/i__carry__0_n_1 ,\s_axis_tready2_inferred__0/i__carry__0_n_2 ,\s_axis_tready2_inferred__0/i__carry__0_n_3 ,\s_axis_tready2_inferred__0/i__carry__0_n_4 ,\s_axis_tready2_inferred__0/i__carry__0_n_5 ,\s_axis_tready2_inferred__0/i__carry__0_n_6 ,\s_axis_tready2_inferred__0/i__carry__0_n_7 }),
        .DI({sr_cycles_n_8,sr_cycles_n_9,sr_cycles_n_10,sr_cycles_n_11,sr_cycles_n_12,sr_cycles_n_13,sr_cycles_n_14,sr_cycles_n_15}),
        .O(\NLW_s_axis_tready2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({sr_cycles_n_0,sr_cycles_n_1,sr_cycles_n_2,sr_cycles_n_3,sr_cycles_n_4,sr_cycles_n_5,sr_cycles_n_6,sr_cycles_n_7}));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    s_axis_tready_reg
       (.C(rf_clock),
        .CE(mloop_axis_tvalid_i_1_n_0),
        .CLR(rf_resetn_0),
        .D(sr_cycles_n_45),
        .Q(out));
  top_level_rfsoc_data_pipeline_4_0_shift_register__parameterized0 sr_cycles
       (.CO(s_axis_tready2),
        .DI({sr_cycles_n_8,sr_cycles_n_9,sr_cycles_n_10,sr_cycles_n_11,sr_cycles_n_12,sr_cycles_n_13,sr_cycles_n_14,sr_cycles_n_15}),
        .E(sr_cycles_n_46),
        .\FSM_onehot_state_reg[0] (sr_post_delay_n_75),
        .\FSM_onehot_state_reg[0]_0 ({\FSM_onehot_state_reg_n_0_[5] ,\FSM_onehot_state_reg_n_0_[3] ,\FSM_onehot_state_reg_n_0_[2] ,\FSM_onehot_state_reg_n_0_[0] }),
        .\FSM_onehot_state_reg[0]_1 (s_axis_tready24_in),
        .\FSM_onehot_state_reg[3] (sr_cycles_n_44),
        .\FSM_onehot_state_reg[3]_0 (sr_cycles_n_49),
        .Q({\count_reg_n_0_[31] ,\count_reg_n_0_[30] ,\count_reg_n_0_[29] ,\count_reg_n_0_[28] ,\count_reg_n_0_[27] ,\count_reg_n_0_[26] ,\count_reg_n_0_[25] ,\count_reg_n_0_[24] ,\count_reg_n_0_[23] ,\count_reg_n_0_[22] ,\count_reg_n_0_[21] ,\count_reg_n_0_[20] ,\count_reg_n_0_[19] ,\count_reg_n_0_[18] ,\count_reg_n_0_[17] ,\count_reg_n_0_[16] ,\count_reg_n_0_[15] ,\count_reg_n_0_[14] ,\count_reg_n_0_[13] ,\count_reg_n_0_[12] ,\count_reg_n_0_[11] ,\count_reg_n_0_[10] ,\count_reg_n_0_[9] ,\count_reg_n_0_[8] ,\count_reg_n_0_[7] ,\count_reg_n_0_[6] ,\count_reg_n_0_[5] ,\count_reg_n_0_[4] ,\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg_n_0_[1] ,\count_reg_n_0_[0] }),
        .S({sr_cycles_n_0,sr_cycles_n_1,sr_cycles_n_2,sr_cycles_n_3,sr_cycles_n_4,sr_cycles_n_5,sr_cycles_n_6,sr_cycles_n_7}),
        .\count_reg[14] ({sr_cycles_n_24,sr_cycles_n_25,sr_cycles_n_26,sr_cycles_n_27,sr_cycles_n_28,sr_cycles_n_29,sr_cycles_n_30,sr_cycles_n_31}),
        .\count_reg[31] ({sr_cycles_n_40,sr_cycles_n_41,sr_cycles_n_42}),
        .\data_out_reg[0]_0 (rf_resetn_0),
        .\data_out_reg[15]_0 ({sr_cycles_n_32,sr_cycles_n_33,sr_cycles_n_34,sr_cycles_n_35,sr_cycles_n_36,sr_cycles_n_37,sr_cycles_n_38,sr_cycles_n_39}),
        .\data_out_reg[22]_0 ({sr_cycles_n_16,sr_cycles_n_17,sr_cycles_n_18,sr_cycles_n_19,sr_cycles_n_20,sr_cycles_n_21,sr_cycles_n_22,sr_cycles_n_23}),
        .\data_out_reg[31]_0 ({\data_out_reg[31] [9],\data_out_reg[31] [6],\data_out_reg[31] [3],\data_out_reg[31] [1]}),
        .ext_trigger(ext_trigger),
        .ext_trigger_0(sr_cycles_n_47),
        .ext_trigger_1(sr_cycles_n_48),
        .mloop_axis_tvalid_reg(sr_cycles_n_43),
        .mloop_axis_tvalid_reg_0(mloop_axis_tvalid_i_3_n_0),
        .mloop_axis_tvalid_reg_1(\count[31]_i_6_n_0 ),
        .out(axis_tready_slice_0_mloop_axis_TVALID),
        .rf_clock(rf_clock),
        .s_axis_tready_reg(sr_cycles_n_45),
        .s_axis_tready_reg_0(out));
  top_level_rfsoc_data_pipeline_4_0_shift_register sr_locking
       (.data_out(pre_waveform),
        .\data_out_reg[0]_0 (rf_resetn_0),
        .\data_out_reg[255]_0 ({\data_out_reg[31] [9],\data_out_reg[31] [3:2]}),
        .m_axis_tdata(m_axis_tdata),
        .\m_axis_tdata[0]_0 (\m_axis_tdata[255]_INST_0_i_2_n_0 ),
        .\m_axis_tdata[0]_1 (\m_axis_tdata[255]_INST_0_i_3_n_0 ),
        .\m_axis_tdata[255] (\m_axis_tdata[255] ),
        .m_axis_tdata_0_sp_1(\m_axis_tdata[255]_INST_0_i_1_n_0 ),
        .rf_clock(rf_clock));
  top_level_rfsoc_data_pipeline_4_0_shift_register__parameterized0_0 sr_post_delay
       (.CO(\state1_inferred__1/i__carry__0_n_0 ),
        .D({sr_post_delay_n_43,sr_post_delay_n_44,sr_post_delay_n_45,sr_post_delay_n_46,sr_post_delay_n_47,sr_post_delay_n_48,sr_post_delay_n_49,sr_post_delay_n_50,sr_post_delay_n_51,sr_post_delay_n_52,sr_post_delay_n_53,sr_post_delay_n_54,sr_post_delay_n_55,sr_post_delay_n_56,sr_post_delay_n_57,sr_post_delay_n_58,sr_post_delay_n_59,sr_post_delay_n_60,sr_post_delay_n_61,sr_post_delay_n_62,sr_post_delay_n_63,sr_post_delay_n_64,sr_post_delay_n_65,sr_post_delay_n_66,sr_post_delay_n_67,sr_post_delay_n_68,sr_post_delay_n_69,sr_post_delay_n_70,sr_post_delay_n_71,sr_post_delay_n_72,sr_post_delay_n_73,sr_post_delay_n_74}),
        .DI({sr_post_delay_n_16,sr_post_delay_n_17,sr_post_delay_n_18,sr_post_delay_n_19,sr_post_delay_n_20,sr_post_delay_n_21,sr_post_delay_n_22,sr_post_delay_n_23}),
        .\FSM_onehot_state_reg[0] (state1),
        .\FSM_onehot_state_reg[0]_0 (state11_in),
        .\FSM_onehot_state_reg[0]_1 (state10_out),
        .\FSM_onehot_state_reg[3] ({sr_post_delay_n_76,sr_post_delay_n_77}),
        .\FSM_onehot_state_reg[4] (sr_post_delay_n_75),
        .\FSM_onehot_state_reg[5] ({\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[3] ,\FSM_onehot_state_reg_n_0_[1] ,\FSM_onehot_state_reg_n_0_[0] }),
        .Q({\count_reg_n_0_[31] ,\count_reg_n_0_[30] ,\count_reg_n_0_[29] ,\count_reg_n_0_[28] ,\count_reg_n_0_[27] ,\count_reg_n_0_[26] ,\count_reg_n_0_[25] ,\count_reg_n_0_[24] ,\count_reg_n_0_[23] ,\count_reg_n_0_[22] ,\count_reg_n_0_[21] ,\count_reg_n_0_[20] ,\count_reg_n_0_[19] ,\count_reg_n_0_[18] ,\count_reg_n_0_[17] ,\count_reg_n_0_[16] ,\count_reg_n_0_[15] ,\count_reg_n_0_[14] ,\count_reg_n_0_[13] ,\count_reg_n_0_[12] ,\count_reg_n_0_[11] ,\count_reg_n_0_[10] ,\count_reg_n_0_[9] ,\count_reg_n_0_[8] ,\count_reg_n_0_[7] ,\count_reg_n_0_[6] ,\count_reg_n_0_[5] ,\count_reg_n_0_[4] ,\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg_n_0_[1] ,\count_reg_n_0_[0] }),
        .S({sr_post_delay_n_0,sr_post_delay_n_1,sr_post_delay_n_2,sr_post_delay_n_3,sr_post_delay_n_4,sr_post_delay_n_5,sr_post_delay_n_6,sr_post_delay_n_7}),
        .\count_reg[0] (sr_cycles_n_49),
        .\count_reg[0]_0 (\count[0]_i_3_n_0 ),
        .\count_reg[0]_1 (sr_cycles_n_44),
        .\count_reg[1] (\count[31]_i_6_n_0 ),
        .\count_reg[1]_0 (sr_cycles_n_48),
        .\count_reg[31] ({sr_post_delay_n_27,sr_post_delay_n_28,sr_post_delay_n_29,sr_post_delay_n_30,sr_post_delay_n_31,sr_post_delay_n_32,sr_post_delay_n_33,sr_post_delay_n_34}),
        .\data_out_reg[0]_0 (rf_resetn_0),
        .\data_out_reg[14]_0 ({sr_post_delay_n_8,sr_post_delay_n_9,sr_post_delay_n_10,sr_post_delay_n_11,sr_post_delay_n_12,sr_post_delay_n_13,sr_post_delay_n_14,sr_post_delay_n_15}),
        .\data_out_reg[31]_0 ({sr_post_delay_n_24,sr_post_delay_n_25,sr_post_delay_n_26}),
        .\data_out_reg[31]_1 ({sr_post_delay_n_35,sr_post_delay_n_36,sr_post_delay_n_37,sr_post_delay_n_38,sr_post_delay_n_39,sr_post_delay_n_40,sr_post_delay_n_41,sr_post_delay_n_42}),
        .\data_out_reg[31]_2 ({\data_out_reg[31] [9:8],\data_out_reg[31] [3],\data_out_reg[31] [0]}),
        .in19(in19),
        .rf_clock(rf_clock));
  top_level_rfsoc_data_pipeline_4_0_shift_register_1 sr_pre_waveform
       (.Q(pre_waveform),
        .\data_out_reg[255]_0 ({\data_out_reg[31] [9],\data_out_reg[31] [7],\data_out_reg[31] [3]}),
        .rf_clock(rf_clock),
        .rf_resetn(rf_resetn),
        .rf_resetn_0(rf_resetn_0));
  top_level_rfsoc_data_pipeline_4_0_shift_register__parameterized0_2 sr_zeros
       (.CO(s_axis_tready2),
        .D({sr_zeros_n_44,sr_zeros_n_45}),
        .DI({sr_zeros_n_16,sr_zeros_n_17,sr_zeros_n_18,sr_zeros_n_19,sr_zeros_n_20,sr_zeros_n_21,sr_zeros_n_22,sr_zeros_n_23}),
        .E(sr_zeros_n_43),
        .Q({\count_reg_n_0_[31] ,\count_reg_n_0_[30] ,\count_reg_n_0_[29] ,\count_reg_n_0_[28] ,\count_reg_n_0_[27] ,\count_reg_n_0_[26] ,\count_reg_n_0_[25] ,\count_reg_n_0_[24] ,\count_reg_n_0_[23] ,\count_reg_n_0_[22] ,\count_reg_n_0_[21] ,\count_reg_n_0_[20] ,\count_reg_n_0_[19] ,\count_reg_n_0_[18] ,\count_reg_n_0_[17] ,\count_reg_n_0_[16] ,\count_reg_n_0_[15] ,\count_reg_n_0_[14] ,\count_reg_n_0_[13] ,\count_reg_n_0_[12] ,\count_reg_n_0_[11] ,\count_reg_n_0_[10] ,\count_reg_n_0_[9] ,\count_reg_n_0_[8] ,\count_reg_n_0_[7] ,\count_reg_n_0_[6] ,\count_reg_n_0_[5] ,\count_reg_n_0_[4] ,\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg_n_0_[1] ,\count_reg_n_0_[0] }),
        .S({sr_zeros_n_0,sr_zeros_n_1,sr_zeros_n_2,sr_zeros_n_3,sr_zeros_n_4,sr_zeros_n_5,sr_zeros_n_6,sr_zeros_n_7}),
        .\count_reg[0] ({\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[3] ,\FSM_onehot_state_reg_n_0_[2] ,\FSM_onehot_state_reg_n_0_[1] ,\FSM_onehot_state_reg_n_0_[0] }),
        .\count_reg[0]_0 (\count[31]_i_4_n_0 ),
        .\count_reg[0]_1 (sr_cycles_n_47),
        .\count_reg[0]_2 (s_axis_tready24_in),
        .\count_reg[0]_3 (state11_in),
        .\count_reg[0]_4 (state10_out),
        .\count_reg[31] ({sr_zeros_n_27,sr_zeros_n_28,sr_zeros_n_29,sr_zeros_n_30,sr_zeros_n_31,sr_zeros_n_32,sr_zeros_n_33,sr_zeros_n_34}),
        .\data_out_reg[0]_0 (rf_resetn_0),
        .\data_out_reg[14]_0 ({sr_zeros_n_8,sr_zeros_n_9,sr_zeros_n_10,sr_zeros_n_11,sr_zeros_n_12,sr_zeros_n_13,sr_zeros_n_14,sr_zeros_n_15}),
        .\data_out_reg[31]_0 ({sr_zeros_n_24,sr_zeros_n_25,sr_zeros_n_26}),
        .\data_out_reg[31]_1 ({sr_zeros_n_35,sr_zeros_n_36,sr_zeros_n_37,sr_zeros_n_38,sr_zeros_n_39,sr_zeros_n_40,sr_zeros_n_41,sr_zeros_n_42}),
        .\data_out_reg[31]_2 ({\data_out_reg[31] [9],\data_out_reg[31] [5],\data_out_reg[31] [3],\data_out_reg[31] [0]}),
        .rf_clock(rf_clock),
        .rf_resetn(rf_resetn));
  CARRY8 state1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({state1_carry_n_0,state1_carry_n_1,state1_carry_n_2,state1_carry_n_3,state1_carry_n_4,state1_carry_n_5,state1_carry_n_6,state1_carry_n_7}),
        .DI({sr_zeros_n_16,sr_zeros_n_17,sr_zeros_n_18,sr_zeros_n_19,sr_zeros_n_20,sr_zeros_n_21,sr_zeros_n_22,sr_zeros_n_23}),
        .O(NLW_state1_carry_O_UNCONNECTED[7:0]),
        .S({sr_zeros_n_8,sr_zeros_n_9,sr_zeros_n_10,sr_zeros_n_11,sr_zeros_n_12,sr_zeros_n_13,sr_zeros_n_14,sr_zeros_n_15}));
  CARRY8 state1_carry__0
       (.CI(state1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({state11_in,state1_carry__0_n_1,state1_carry__0_n_2,state1_carry__0_n_3,state1_carry__0_n_4,state1_carry__0_n_5,state1_carry__0_n_6,state1_carry__0_n_7}),
        .DI({sr_zeros_n_27,sr_zeros_n_28,sr_zeros_n_29,sr_zeros_n_30,sr_zeros_n_31,sr_zeros_n_32,sr_zeros_n_33,sr_zeros_n_34}),
        .O(NLW_state1_carry__0_O_UNCONNECTED[7:0]),
        .S({sr_zeros_n_35,sr_zeros_n_36,sr_zeros_n_37,sr_zeros_n_38,sr_zeros_n_39,sr_zeros_n_40,sr_zeros_n_41,sr_zeros_n_42}));
  CARRY8 \state1_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__0/i__carry_n_0 ,\state1_inferred__0/i__carry_n_1 ,\state1_inferred__0/i__carry_n_2 ,\state1_inferred__0/i__carry_n_3 ,\state1_inferred__0/i__carry_n_4 ,\state1_inferred__0/i__carry_n_5 ,\state1_inferred__0/i__carry_n_6 ,\state1_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({sr_zeros_n_0,sr_zeros_n_1,sr_zeros_n_2,sr_zeros_n_3,sr_zeros_n_4,sr_zeros_n_5,sr_zeros_n_6,sr_zeros_n_7}));
  CARRY8 \state1_inferred__0/i__carry__0 
       (.CI(\state1_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_state1_inferred__0/i__carry__0_CO_UNCONNECTED [7:3],state10_out,\state1_inferred__0/i__carry__0_n_6 ,\state1_inferred__0/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sr_zeros_n_24,sr_zeros_n_25,sr_zeros_n_26}));
  CARRY8 \state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__1/i__carry_n_0 ,\state1_inferred__1/i__carry_n_1 ,\state1_inferred__1/i__carry_n_2 ,\state1_inferred__1/i__carry_n_3 ,\state1_inferred__1/i__carry_n_4 ,\state1_inferred__1/i__carry_n_5 ,\state1_inferred__1/i__carry_n_6 ,\state1_inferred__1/i__carry_n_7 }),
        .DI({sr_post_delay_n_16,sr_post_delay_n_17,sr_post_delay_n_18,sr_post_delay_n_19,sr_post_delay_n_20,sr_post_delay_n_21,sr_post_delay_n_22,sr_post_delay_n_23}),
        .O(\NLW_state1_inferred__1/i__carry_O_UNCONNECTED [7:0]),
        .S({sr_post_delay_n_8,sr_post_delay_n_9,sr_post_delay_n_10,sr_post_delay_n_11,sr_post_delay_n_12,sr_post_delay_n_13,sr_post_delay_n_14,sr_post_delay_n_15}));
  CARRY8 \state1_inferred__1/i__carry__0 
       (.CI(\state1_inferred__1/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__1/i__carry__0_n_0 ,\state1_inferred__1/i__carry__0_n_1 ,\state1_inferred__1/i__carry__0_n_2 ,\state1_inferred__1/i__carry__0_n_3 ,\state1_inferred__1/i__carry__0_n_4 ,\state1_inferred__1/i__carry__0_n_5 ,\state1_inferred__1/i__carry__0_n_6 ,\state1_inferred__1/i__carry__0_n_7 }),
        .DI({sr_post_delay_n_27,sr_post_delay_n_28,sr_post_delay_n_29,sr_post_delay_n_30,sr_post_delay_n_31,sr_post_delay_n_32,sr_post_delay_n_33,sr_post_delay_n_34}),
        .O(\NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED [7:0]),
        .S({sr_post_delay_n_35,sr_post_delay_n_36,sr_post_delay_n_37,sr_post_delay_n_38,sr_post_delay_n_39,sr_post_delay_n_40,sr_post_delay_n_41,sr_post_delay_n_42}));
  CARRY8 \state1_inferred__2/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\state1_inferred__2/i__carry_n_0 ,\state1_inferred__2/i__carry_n_1 ,\state1_inferred__2/i__carry_n_2 ,\state1_inferred__2/i__carry_n_3 ,\state1_inferred__2/i__carry_n_4 ,\state1_inferred__2/i__carry_n_5 ,\state1_inferred__2/i__carry_n_6 ,\state1_inferred__2/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__2/i__carry_O_UNCONNECTED [7:0]),
        .S({sr_post_delay_n_0,sr_post_delay_n_1,sr_post_delay_n_2,sr_post_delay_n_3,sr_post_delay_n_4,sr_post_delay_n_5,sr_post_delay_n_6,sr_post_delay_n_7}));
  CARRY8 \state1_inferred__2/i__carry__0 
       (.CI(\state1_inferred__2/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_state1_inferred__2/i__carry__0_CO_UNCONNECTED [7:3],state1,\state1_inferred__2/i__carry__0_n_6 ,\state1_inferred__2/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,sr_post_delay_n_24,sr_post_delay_n_25,sr_post_delay_n_26}));
endmodule

(* HW_HANDOFF = "rfsoc_data_pipeline.hwdef" *) 
module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline
   (S_AXIS_tdata,
    S_AXIS_tready,
    S_AXIS_tvalid,
    ext_trigger,
    gpio_in,
    is_selected,
    m_axis_tdata,
    m_axis_tready,
    m_axis_tvalid,
    microblaze_clk,
    microblaze_resetn,
    pipeline_active,
    rf_clock,
    rf_resetn);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, FREQ_HZ 100000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.000, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0" *) input [31:0]S_AXIS_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output S_AXIS_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input S_AXIS_tvalid;
  input ext_trigger;
  input [15:0]gpio_in;
  input is_selected;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, FREQ_HZ 250000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.000, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0" *) output [255:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, LAYERED_METADATA undef, INSERT_VIP 0" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.MICROBLAZE_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.MICROBLAZE_CLK, ASSOCIATED_BUSIF S_AXIS, ASSOCIATED_RESET microblaze_resetn, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000" *) input microblaze_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.MICROBLAZE_RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.MICROBLAZE_RESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input microblaze_resetn;
  output pipeline_active;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.RF_CLOCK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.RF_CLOCK, ASSOCIATED_BUSIF m_axis, ASSOCIATED_RESET rf_resetn, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, FREQ_HZ 250000000, INSERT_VIP 0, PHASE 0.000" *) input rf_clock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.RF_RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.RF_RESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input rf_resetn;

  wire \<const1> ;
  wire [31:0]S_AXIS_tdata;
  wire S_AXIS_tready;
  wire S_AXIS_tvalid;
  wire [31:0]axis_data_fifo_0_M_AXIS_TDATA;
  wire axis_data_fifo_0_M_AXIS_TREADY;
  wire axis_data_fifo_0_M_AXIS_TVALID;
  wire [255:0]axis_data_fifo_1_M_AXIS_TDATA;
  wire axis_data_fifo_1_M_AXIS_TREADY;
  wire axis_data_fifo_1_M_AXIS_TVALID;
  wire [255:0]axis_data_fifo_2_M_AXIS_TDATA;
  wire axis_data_fifo_2_M_AXIS_TREADY;
  wire axis_data_fifo_2_M_AXIS_TVALID;
  wire [31:0]axis_data_fifo_gpio_M_AXIS_TDATA;
  wire axis_data_fifo_gpio_M_AXIS_TVALID;
  wire [255:0]axis_dwidth_converter_0_M_AXIS_TDATA;
  wire axis_dwidth_converter_0_M_AXIS_TREADY;
  wire axis_dwidth_converter_0_M_AXIS_TVALID;
  wire [255:0]axis_mux_0_m_axis_TDATA;
  wire axis_mux_0_m_axis_TREADY;
  wire axis_mux_0_m_axis_TVALID;
  wire axis_mux_0_n_0;
  wire axis_tready_slice_0_n_1;
  wire ext_trigger;
  wire gpio_and_select_buff_0_m_axis_TREADY;
  wire [15:0]gpio_in;
  wire is_selected;
  wire [255:0]m_axis_tdata;
  wire microblaze_clk;
  wire microblaze_resetn;
  wire pipeline_active;
  wire rf_clock;
  wire rf_resetn;

  assign m_axis_tvalid = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_0_10,axis_data_fifo_v2_0_1_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_0_10 axis_data_fifo_0
       (.m_axis_tdata(axis_data_fifo_0_M_AXIS_TDATA),
        .m_axis_tready(axis_data_fifo_0_M_AXIS_TREADY),
        .m_axis_tvalid(axis_data_fifo_0_M_AXIS_TVALID),
        .s_axis_aclk(microblaze_clk),
        .s_axis_aresetn(microblaze_resetn),
        .s_axis_tdata(S_AXIS_tdata),
        .s_axis_tready(S_AXIS_tready),
        .s_axis_tvalid(S_AXIS_tvalid));
  (* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_clock_crossing_9,axis_data_fifo_v2_0_1_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_clock_crossing_9 axis_data_fifo_clock_crossing
       (.m_axis_aclk(rf_clock),
        .m_axis_tdata(axis_data_fifo_1_M_AXIS_TDATA),
        .m_axis_tready(axis_data_fifo_1_M_AXIS_TREADY),
        .m_axis_tvalid(axis_data_fifo_1_M_AXIS_TVALID),
        .s_axis_aclk(microblaze_clk),
        .s_axis_aresetn(microblaze_resetn),
        .s_axis_tdata(axis_dwidth_converter_0_M_AXIS_TDATA),
        .s_axis_tready(axis_dwidth_converter_0_M_AXIS_TREADY),
        .s_axis_tvalid(axis_dwidth_converter_0_M_AXIS_TVALID));
  (* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_gpio_5,axis_data_fifo_v2_0_1_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_gpio_5 axis_data_fifo_gpio
       (.m_axis_aclk(rf_clock),
        .m_axis_tdata(axis_data_fifo_gpio_M_AXIS_TDATA),
        .m_axis_tready(1'b1),
        .m_axis_tvalid(axis_data_fifo_gpio_M_AXIS_TVALID),
        .s_axis_aclk(microblaze_clk),
        .s_axis_aresetn(microblaze_resetn),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,is_selected,1'b0,gpio_in}),
        .s_axis_tready(gpio_and_select_buff_0_m_axis_TREADY),
        .s_axis_tvalid(1'b1));
  (* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_waveform_9,axis_data_fifo_v2_0_1_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_waveform_9 axis_data_fifo_waveform
       (.m_axis_tdata(axis_data_fifo_2_M_AXIS_TDATA),
        .m_axis_tready(axis_data_fifo_2_M_AXIS_TREADY),
        .m_axis_tvalid(axis_data_fifo_2_M_AXIS_TVALID),
        .s_axis_aclk(rf_clock),
        .s_axis_aresetn(rf_resetn),
        .s_axis_tdata(axis_mux_0_m_axis_TDATA),
        .s_axis_tready(axis_mux_0_m_axis_TREADY),
        .s_axis_tvalid(axis_mux_0_m_axis_TVALID));
  (* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_dwidth_converter_0_10,axis_dwidth_converter_v1_1_18_axis_dwidth_converter,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axis_dwidth_converter_v1_1_18_axis_dwidth_converter,Vivado 2019.1" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_dwidth_converter_0_10 axis_dwidth_converter_0
       (.aclk(microblaze_clk),
        .aresetn(microblaze_resetn),
        .m_axis_tdata(axis_dwidth_converter_0_M_AXIS_TDATA),
        .m_axis_tready(axis_dwidth_converter_0_M_AXIS_TREADY),
        .m_axis_tvalid(axis_dwidth_converter_0_M_AXIS_TVALID),
        .s_axis_tdata(axis_data_fifo_0_M_AXIS_TDATA),
        .s_axis_tready(axis_data_fifo_0_M_AXIS_TREADY),
        .s_axis_tvalid(axis_data_fifo_0_M_AXIS_TVALID));
  (* X_CORE_INFO = "axis_mux,Vivado 2019.1" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_mux_0_0 axis_mux_0
       (.\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] (axis_data_fifo_1_M_AXIS_TDATA),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 (axis_data_fifo_2_M_AXIS_TDATA),
        .int_select_reg_rep__1(axis_mux_0_n_0),
        .int_select_reg_rep__1_0(axis_tready_slice_0_n_1),
        .m_axis_tdata({axis_data_fifo_gpio_M_AXIS_TDATA[5],axis_data_fifo_gpio_M_AXIS_TDATA[2]}),
        .m_axis_tready(axis_data_fifo_1_M_AXIS_TREADY),
        .rf_clock(rf_clock),
        .s_axis_tdata(axis_mux_0_m_axis_TDATA),
        .s_axis_tready(axis_mux_0_m_axis_TREADY));
  (* X_CORE_INFO = "axis_tready_slice,Vivado 2019.1" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_tready_slice_0_0 axis_tready_slice_0
       (.\count_value_i_reg[11] (axis_mux_0_n_0),
        .\data_out_reg[31] ({axis_data_fifo_gpio_M_AXIS_TDATA[17],axis_data_fifo_gpio_M_AXIS_TDATA[13],axis_data_fifo_gpio_M_AXIS_TDATA[10],axis_data_fifo_gpio_M_AXIS_TDATA[8:7],axis_data_fifo_gpio_M_AXIS_TDATA[5:3],axis_data_fifo_gpio_M_AXIS_TDATA[1:0]}),
        .ext_trigger(ext_trigger),
        .m_axis_tdata(m_axis_tdata),
        .\m_axis_tdata[255] (axis_data_fifo_2_M_AXIS_TDATA),
        .m_axis_tvalid(axis_data_fifo_1_M_AXIS_TVALID),
        .out(axis_data_fifo_2_M_AXIS_TREADY),
        .pipeline_active(pipeline_active),
        .rf_clock(rf_clock),
        .rf_resetn(rf_resetn),
        .rf_resetn_0(axis_tready_slice_0_n_1),
        .s_axis_tvalid(axis_mux_0_m_axis_TVALID));
endmodule

(* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_0_10,axis_data_fifo_v2_0_1_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_0_10
   (s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input s_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS:M_AXIS, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, ASSOCIATED_RESET s_axis_aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN s_axis_aclken" *) input s_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]m_axis_tdata;

  wire [31:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [31:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;

  top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top inst
       (.m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_clock_crossing_9,axis_data_fifo_v2_0_1_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_clock_crossing_9
   (s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_aclk,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input s_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, ASSOCIATED_RESET s_axis_aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN s_axis_aclken" *) input s_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [255:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_CLKIF, ASSOCIATED_BUSIF M_AXIS, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, INSERT_VIP 0" *) input m_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, LAYERED_METADATA undef, INSERT_VIP 0" *) output [255:0]m_axis_tdata;

  wire m_axis_aclk;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;

  top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top__parameterized0 inst
       (.m_axis_aclk(m_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_gpio_5,axis_data_fifo_v2_0_1_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_gpio_5
   (s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_aclk,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input s_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, ASSOCIATED_RESET s_axis_aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN s_axis_aclken" *) input s_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_CLKIF, ASSOCIATED_BUSIF M_AXIS, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, INSERT_VIP 0" *) input m_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]m_axis_tdata;

  wire m_axis_aclk;
  wire [31:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [31:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;

  top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top__parameterized1 inst
       (.m_axis_aclk(m_axis_aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_data_fifo_waveform_9,axis_data_fifo_v2_0_1_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axis_data_fifo_v2_0_1_top,Vivado 2019.1" *) 
module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_data_fifo_waveform_9
   (s_axis_aresetn,
    s_axis_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input s_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS:M_AXIS, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, ASSOCIATED_RESET s_axis_aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN s_axis_aclken" *) input s_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, LAYERED_METADATA undef, INSERT_VIP 0" *) input [255:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_rf_clock, LAYERED_METADATA undef, INSERT_VIP 0" *) output [255:0]m_axis_tdata;

  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_axis_aclk;
  wire s_axis_aresetn;
  wire [255:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;

  top_level_rfsoc_data_pipeline_4_0_axis_data_fifo_v2_0_1_top__parameterized2 inst
       (.m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_aresetn(s_axis_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* CHECK_LICENSE_TYPE = "rfsoc_data_pipeline_axis_dwidth_converter_0_10,axis_dwidth_converter_v1_1_18_axis_dwidth_converter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axis_dwidth_converter_v1_1_18_axis_dwidth_converter,Vivado 2019.1" *) 
module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_dwidth_converter_0_10
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, ASSOCIATED_BUSIF S_AXIS:M_AXIS, ASSOCIATED_RESET aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN aclken" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN rfsoc_data_pipeline_microblaze_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) output [255:0]m_axis_tdata;

  wire aclk;
  wire aresetn;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;

  top_level_rfsoc_data_pipeline_4_0_axis_dwidth_converter_v1_1_18_axis_dwidth_converter inst
       (.Q({m_axis_tvalid,s_axis_tready}),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_mux_0_0
   (int_select_reg_rep__1,
    m_axis_tready,
    s_axis_tdata,
    m_axis_tdata,
    rf_clock,
    int_select_reg_rep__1_0,
    s_axis_tready,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 );
  output int_select_reg_rep__1;
  output m_axis_tready;
  output [255:0]s_axis_tdata;
  input [1:0]m_axis_tdata;
  input rf_clock;
  input int_select_reg_rep__1_0;
  input s_axis_tready;
  input [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] ;
  input [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 ;

  wire [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] ;
  wire [255:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 ;
  wire int_select_reg_rep__1;
  wire int_select_reg_rep__1_0;
  wire [1:0]m_axis_tdata;
  wire m_axis_tready;
  wire rf_clock;
  wire [255:0]s_axis_tdata;
  wire s_axis_tready;

  top_level_rfsoc_data_pipeline_4_0_axis_mux inst
       (.\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255]_0 ),
        .int_select_reg_rep__1_0(int_select_reg_rep__1),
        .int_select_reg_rep__1_1(int_select_reg_rep__1_0),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .rf_clock(rf_clock),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tready(s_axis_tready));
endmodule

module top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline_axis_tready_slice_0_0
   (out,
    rf_resetn_0,
    s_axis_tvalid,
    pipeline_active,
    m_axis_tdata,
    rf_clock,
    \count_value_i_reg[11] ,
    m_axis_tvalid,
    rf_resetn,
    \m_axis_tdata[255] ,
    \data_out_reg[31] ,
    ext_trigger);
  output out;
  output rf_resetn_0;
  output s_axis_tvalid;
  output pipeline_active;
  output [255:0]m_axis_tdata;
  input rf_clock;
  input \count_value_i_reg[11] ;
  input m_axis_tvalid;
  input rf_resetn;
  input [255:0]\m_axis_tdata[255] ;
  input [9:0]\data_out_reg[31] ;
  input ext_trigger;

  wire \count_value_i_reg[11] ;
  wire [9:0]\data_out_reg[31] ;
  wire ext_trigger;
  wire [255:0]m_axis_tdata;
  wire [255:0]\m_axis_tdata[255] ;
  wire m_axis_tvalid;
  wire out;
  wire pipeline_active;
  wire rf_clock;
  wire rf_resetn;
  wire rf_resetn_0;
  wire s_axis_tvalid;

  top_level_rfsoc_data_pipeline_4_0_axis_tready_slice inst
       (.\count_value_i_reg[11] (\count_value_i_reg[11] ),
        .\data_out_reg[31] (\data_out_reg[31] ),
        .ext_trigger(ext_trigger),
        .m_axis_tdata(m_axis_tdata),
        .\m_axis_tdata[255] (\m_axis_tdata[255] ),
        .m_axis_tvalid(m_axis_tvalid),
        .out(out),
        .pipeline_active(pipeline_active),
        .rf_clock(rf_clock),
        .rf_resetn(rf_resetn),
        .rf_resetn_0(rf_resetn_0),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

module top_level_rfsoc_data_pipeline_4_0_shift_register
   (m_axis_tdata,
    m_axis_tdata_0_sp_1,
    \m_axis_tdata[255] ,
    \m_axis_tdata[0]_0 ,
    data_out,
    \m_axis_tdata[0]_1 ,
    \data_out_reg[255]_0 ,
    rf_clock,
    \data_out_reg[0]_0 );
  output [255:0]m_axis_tdata;
  input m_axis_tdata_0_sp_1;
  input [255:0]\m_axis_tdata[255] ;
  input \m_axis_tdata[0]_0 ;
  input [255:0]data_out;
  input \m_axis_tdata[0]_1 ;
  input [2:0]\data_out_reg[255]_0 ;
  input rf_clock;
  input \data_out_reg[0]_0 ;

  wire [255:0]data_out;
  wire \data_out[255]_i_1__0_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire [2:0]\data_out_reg[255]_0 ;
  wire [255:0]locking_waveform;
  wire [255:0]m_axis_tdata;
  wire \m_axis_tdata[0]_0 ;
  wire \m_axis_tdata[0]_1 ;
  wire [255:0]\m_axis_tdata[255] ;
  wire m_axis_tdata_0_sn_1;
  wire rf_clock;
  wire state;
  wire state_i_1_n_0;

  assign m_axis_tdata_0_sn_1 = m_axis_tdata_0_sp_1;
  LUT3 #(
    .INIT(8'h08)) 
    \data_out[255]_i_1__0 
       (.I0(\data_out_reg[255]_0 [2]),
        .I1(\data_out_reg[255]_0 [0]),
        .I2(state),
        .O(\data_out[255]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[1]),
        .Q(locking_waveform[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[100] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[101]),
        .Q(locking_waveform[100]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[101] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[102]),
        .Q(locking_waveform[101]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[102] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[103]),
        .Q(locking_waveform[102]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[103] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[104]),
        .Q(locking_waveform[103]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[104] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[105]),
        .Q(locking_waveform[104]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[105] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[106]),
        .Q(locking_waveform[105]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[106] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[107]),
        .Q(locking_waveform[106]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[107] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[108]),
        .Q(locking_waveform[107]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[108] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[109]),
        .Q(locking_waveform[108]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[109] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[110]),
        .Q(locking_waveform[109]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[11]),
        .Q(locking_waveform[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[110] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[111]),
        .Q(locking_waveform[110]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[111] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[112]),
        .Q(locking_waveform[111]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[112] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[113]),
        .Q(locking_waveform[112]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[113] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[114]),
        .Q(locking_waveform[113]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[114] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[115]),
        .Q(locking_waveform[114]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[115] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[116]),
        .Q(locking_waveform[115]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[116] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[117]),
        .Q(locking_waveform[116]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[117] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[118]),
        .Q(locking_waveform[117]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[118] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[119]),
        .Q(locking_waveform[118]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[119] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[120]),
        .Q(locking_waveform[119]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[12]),
        .Q(locking_waveform[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[120] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[121]),
        .Q(locking_waveform[120]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[121] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[122]),
        .Q(locking_waveform[121]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[122] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[123]),
        .Q(locking_waveform[122]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[123] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[124]),
        .Q(locking_waveform[123]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[124] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[125]),
        .Q(locking_waveform[124]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[125] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[126]),
        .Q(locking_waveform[125]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[126] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[127]),
        .Q(locking_waveform[126]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[127] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[128]),
        .Q(locking_waveform[127]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[128] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[129]),
        .Q(locking_waveform[128]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[129] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[130]),
        .Q(locking_waveform[129]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[13]),
        .Q(locking_waveform[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[130] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[131]),
        .Q(locking_waveform[130]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[131] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[132]),
        .Q(locking_waveform[131]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[132] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[133]),
        .Q(locking_waveform[132]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[133] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[134]),
        .Q(locking_waveform[133]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[134] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[135]),
        .Q(locking_waveform[134]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[135] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[136]),
        .Q(locking_waveform[135]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[136] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[137]),
        .Q(locking_waveform[136]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[137] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[138]),
        .Q(locking_waveform[137]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[138] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[139]),
        .Q(locking_waveform[138]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[139] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[140]),
        .Q(locking_waveform[139]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[14]),
        .Q(locking_waveform[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[140] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[141]),
        .Q(locking_waveform[140]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[141] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[142]),
        .Q(locking_waveform[141]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[142] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[143]),
        .Q(locking_waveform[142]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[143] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[144]),
        .Q(locking_waveform[143]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[144] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[145]),
        .Q(locking_waveform[144]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[145] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[146]),
        .Q(locking_waveform[145]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[146] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[147]),
        .Q(locking_waveform[146]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[147] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[148]),
        .Q(locking_waveform[147]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[148] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[149]),
        .Q(locking_waveform[148]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[149] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[150]),
        .Q(locking_waveform[149]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[15]),
        .Q(locking_waveform[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[150] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[151]),
        .Q(locking_waveform[150]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[151] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[152]),
        .Q(locking_waveform[151]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[152] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[153]),
        .Q(locking_waveform[152]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[153] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[154]),
        .Q(locking_waveform[153]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[154] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[155]),
        .Q(locking_waveform[154]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[155] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[156]),
        .Q(locking_waveform[155]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[156] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[157]),
        .Q(locking_waveform[156]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[157] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[158]),
        .Q(locking_waveform[157]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[158] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[159]),
        .Q(locking_waveform[158]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[159] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[160]),
        .Q(locking_waveform[159]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[16]),
        .Q(locking_waveform[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[160] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[161]),
        .Q(locking_waveform[160]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[161] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[162]),
        .Q(locking_waveform[161]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[162] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[163]),
        .Q(locking_waveform[162]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[163] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[164]),
        .Q(locking_waveform[163]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[164] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[165]),
        .Q(locking_waveform[164]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[165] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[166]),
        .Q(locking_waveform[165]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[166] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[167]),
        .Q(locking_waveform[166]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[167] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[168]),
        .Q(locking_waveform[167]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[168] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[169]),
        .Q(locking_waveform[168]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[169] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[170]),
        .Q(locking_waveform[169]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[17]),
        .Q(locking_waveform[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[170] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[171]),
        .Q(locking_waveform[170]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[171] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[172]),
        .Q(locking_waveform[171]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[172] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[173]),
        .Q(locking_waveform[172]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[173] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[174]),
        .Q(locking_waveform[173]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[174] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[175]),
        .Q(locking_waveform[174]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[175] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[176]),
        .Q(locking_waveform[175]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[176] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[177]),
        .Q(locking_waveform[176]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[177] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[178]),
        .Q(locking_waveform[177]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[178] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[179]),
        .Q(locking_waveform[178]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[179] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[180]),
        .Q(locking_waveform[179]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[18]),
        .Q(locking_waveform[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[180] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[181]),
        .Q(locking_waveform[180]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[181] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[182]),
        .Q(locking_waveform[181]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[182] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[183]),
        .Q(locking_waveform[182]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[183] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[184]),
        .Q(locking_waveform[183]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[184] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[185]),
        .Q(locking_waveform[184]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[185] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[186]),
        .Q(locking_waveform[185]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[186] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[187]),
        .Q(locking_waveform[186]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[187] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[188]),
        .Q(locking_waveform[187]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[188] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[189]),
        .Q(locking_waveform[188]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[189] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[190]),
        .Q(locking_waveform[189]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[19]),
        .Q(locking_waveform[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[190] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[191]),
        .Q(locking_waveform[190]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[191] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[192]),
        .Q(locking_waveform[191]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[192] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[193]),
        .Q(locking_waveform[192]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[193] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[194]),
        .Q(locking_waveform[193]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[194] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[195]),
        .Q(locking_waveform[194]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[195] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[196]),
        .Q(locking_waveform[195]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[196] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[197]),
        .Q(locking_waveform[196]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[197] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[198]),
        .Q(locking_waveform[197]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[198] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[199]),
        .Q(locking_waveform[198]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[199] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[200]),
        .Q(locking_waveform[199]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[20]),
        .Q(locking_waveform[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[2]),
        .Q(locking_waveform[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[200] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[201]),
        .Q(locking_waveform[200]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[201] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[202]),
        .Q(locking_waveform[201]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[202] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[203]),
        .Q(locking_waveform[202]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[203] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[204]),
        .Q(locking_waveform[203]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[204] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[205]),
        .Q(locking_waveform[204]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[205] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[206]),
        .Q(locking_waveform[205]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[206] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[207]),
        .Q(locking_waveform[206]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[207] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[208]),
        .Q(locking_waveform[207]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[208] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[209]),
        .Q(locking_waveform[208]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[209] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[210]),
        .Q(locking_waveform[209]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[21]),
        .Q(locking_waveform[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[210] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[211]),
        .Q(locking_waveform[210]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[211] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[212]),
        .Q(locking_waveform[211]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[212] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[213]),
        .Q(locking_waveform[212]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[213] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[214]),
        .Q(locking_waveform[213]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[214] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[215]),
        .Q(locking_waveform[214]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[215] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[216]),
        .Q(locking_waveform[215]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[216] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[217]),
        .Q(locking_waveform[216]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[217] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[218]),
        .Q(locking_waveform[217]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[218] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[219]),
        .Q(locking_waveform[218]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[219] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[220]),
        .Q(locking_waveform[219]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[22]),
        .Q(locking_waveform[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[220] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[221]),
        .Q(locking_waveform[220]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[221] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[222]),
        .Q(locking_waveform[221]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[222] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[223]),
        .Q(locking_waveform[222]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[223] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[224]),
        .Q(locking_waveform[223]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[224] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[225]),
        .Q(locking_waveform[224]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[225] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[226]),
        .Q(locking_waveform[225]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[226] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[227]),
        .Q(locking_waveform[226]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[227] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[228]),
        .Q(locking_waveform[227]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[228] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[229]),
        .Q(locking_waveform[228]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[229] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[230]),
        .Q(locking_waveform[229]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[23]),
        .Q(locking_waveform[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[230] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[231]),
        .Q(locking_waveform[230]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[231] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[232]),
        .Q(locking_waveform[231]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[232] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[233]),
        .Q(locking_waveform[232]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[233] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[234]),
        .Q(locking_waveform[233]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[234] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[235]),
        .Q(locking_waveform[234]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[235] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[236]),
        .Q(locking_waveform[235]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[236] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[237]),
        .Q(locking_waveform[236]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[237] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[238]),
        .Q(locking_waveform[237]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[238] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[239]),
        .Q(locking_waveform[238]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[239] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[240]),
        .Q(locking_waveform[239]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[24]),
        .Q(locking_waveform[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[240] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[241]),
        .Q(locking_waveform[240]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[241] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[242]),
        .Q(locking_waveform[241]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[242] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[243]),
        .Q(locking_waveform[242]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[243] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[244]),
        .Q(locking_waveform[243]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[244] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[245]),
        .Q(locking_waveform[244]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[245] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[246]),
        .Q(locking_waveform[245]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[246] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[247]),
        .Q(locking_waveform[246]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[247] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[248]),
        .Q(locking_waveform[247]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[248] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[249]),
        .Q(locking_waveform[248]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[249] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[250]),
        .Q(locking_waveform[249]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[25]),
        .Q(locking_waveform[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[250] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[251]),
        .Q(locking_waveform[250]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[251] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[252]),
        .Q(locking_waveform[251]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[252] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[253]),
        .Q(locking_waveform[252]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[253] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[254]),
        .Q(locking_waveform[253]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[254] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[255]),
        .Q(locking_waveform[254]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[255] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(\data_out_reg[255]_0 [1]),
        .Q(locking_waveform[255]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[26]),
        .Q(locking_waveform[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[27]),
        .Q(locking_waveform[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[28]),
        .Q(locking_waveform[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[29]),
        .Q(locking_waveform[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[30]),
        .Q(locking_waveform[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[3]),
        .Q(locking_waveform[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[31]),
        .Q(locking_waveform[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[32]),
        .Q(locking_waveform[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[32] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[33]),
        .Q(locking_waveform[32]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[33] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[34]),
        .Q(locking_waveform[33]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[34] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[35]),
        .Q(locking_waveform[34]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[35] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[36]),
        .Q(locking_waveform[35]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[36] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[37]),
        .Q(locking_waveform[36]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[37] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[38]),
        .Q(locking_waveform[37]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[38] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[39]),
        .Q(locking_waveform[38]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[39] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[40]),
        .Q(locking_waveform[39]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[4]),
        .Q(locking_waveform[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[40] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[41]),
        .Q(locking_waveform[40]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[41] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[42]),
        .Q(locking_waveform[41]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[42] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[43]),
        .Q(locking_waveform[42]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[43] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[44]),
        .Q(locking_waveform[43]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[44] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[45]),
        .Q(locking_waveform[44]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[45] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[46]),
        .Q(locking_waveform[45]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[46] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[47]),
        .Q(locking_waveform[46]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[47] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[48]),
        .Q(locking_waveform[47]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[48] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[49]),
        .Q(locking_waveform[48]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[49] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[50]),
        .Q(locking_waveform[49]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[5]),
        .Q(locking_waveform[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[50] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[51]),
        .Q(locking_waveform[50]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[51] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[52]),
        .Q(locking_waveform[51]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[52] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[53]),
        .Q(locking_waveform[52]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[53] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[54]),
        .Q(locking_waveform[53]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[54] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[55]),
        .Q(locking_waveform[54]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[55] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[56]),
        .Q(locking_waveform[55]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[56] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[57]),
        .Q(locking_waveform[56]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[57] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[58]),
        .Q(locking_waveform[57]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[58] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[59]),
        .Q(locking_waveform[58]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[59] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[60]),
        .Q(locking_waveform[59]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[6]),
        .Q(locking_waveform[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[60] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[61]),
        .Q(locking_waveform[60]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[61] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[62]),
        .Q(locking_waveform[61]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[62] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[63]),
        .Q(locking_waveform[62]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[63] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[64]),
        .Q(locking_waveform[63]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[64] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[65]),
        .Q(locking_waveform[64]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[65] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[66]),
        .Q(locking_waveform[65]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[66] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[67]),
        .Q(locking_waveform[66]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[67] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[68]),
        .Q(locking_waveform[67]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[68] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[69]),
        .Q(locking_waveform[68]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[69] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[70]),
        .Q(locking_waveform[69]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[7]),
        .Q(locking_waveform[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[70] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[71]),
        .Q(locking_waveform[70]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[71] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[72]),
        .Q(locking_waveform[71]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[72] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[73]),
        .Q(locking_waveform[72]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[73] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[74]),
        .Q(locking_waveform[73]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[74] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[75]),
        .Q(locking_waveform[74]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[75] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[76]),
        .Q(locking_waveform[75]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[76] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[77]),
        .Q(locking_waveform[76]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[77] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[78]),
        .Q(locking_waveform[77]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[78] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[79]),
        .Q(locking_waveform[78]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[79] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[80]),
        .Q(locking_waveform[79]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[8]),
        .Q(locking_waveform[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[80] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[81]),
        .Q(locking_waveform[80]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[81] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[82]),
        .Q(locking_waveform[81]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[82] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[83]),
        .Q(locking_waveform[82]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[83] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[84]),
        .Q(locking_waveform[83]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[84] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[85]),
        .Q(locking_waveform[84]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[85] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[86]),
        .Q(locking_waveform[85]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[86] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[87]),
        .Q(locking_waveform[86]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[87] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[88]),
        .Q(locking_waveform[87]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[88] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[89]),
        .Q(locking_waveform[88]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[89] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[90]),
        .Q(locking_waveform[89]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[9]),
        .Q(locking_waveform[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[90] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[91]),
        .Q(locking_waveform[90]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[91] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[92]),
        .Q(locking_waveform[91]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[92] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[93]),
        .Q(locking_waveform[92]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[93] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[94]),
        .Q(locking_waveform[93]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[94] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[95]),
        .Q(locking_waveform[94]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[95] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[96]),
        .Q(locking_waveform[95]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[96] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[97]),
        .Q(locking_waveform[96]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[97] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[98]),
        .Q(locking_waveform[97]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[98] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[99]),
        .Q(locking_waveform[98]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[99] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[100]),
        .Q(locking_waveform[99]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(locking_waveform[10]),
        .Q(locking_waveform[9]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[0]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[0]),
        .I2(\m_axis_tdata[255] [0]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[0]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[100]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[100]),
        .I2(\m_axis_tdata[255] [100]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[100]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[100]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[101]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[101]),
        .I2(\m_axis_tdata[255] [101]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[101]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[101]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[102]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[102]),
        .I2(\m_axis_tdata[255] [102]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[102]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[102]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[103]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[103]),
        .I2(\m_axis_tdata[255] [103]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[103]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[103]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[104]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[104]),
        .I2(\m_axis_tdata[255] [104]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[104]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[104]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[105]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[105]),
        .I2(\m_axis_tdata[255] [105]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[105]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[105]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[106]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[106]),
        .I2(\m_axis_tdata[255] [106]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[106]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[106]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[107]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[107]),
        .I2(\m_axis_tdata[255] [107]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[107]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[107]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[108]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[108]),
        .I2(\m_axis_tdata[255] [108]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[108]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[108]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[109]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[109]),
        .I2(\m_axis_tdata[255] [109]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[109]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[109]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[10]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[10]),
        .I2(\m_axis_tdata[255] [10]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[10]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[110]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[110]),
        .I2(\m_axis_tdata[255] [110]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[110]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[110]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[111]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[111]),
        .I2(\m_axis_tdata[255] [111]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[111]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[111]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[112]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[112]),
        .I2(\m_axis_tdata[255] [112]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[112]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[112]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[113]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[113]),
        .I2(\m_axis_tdata[255] [113]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[113]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[113]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[114]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[114]),
        .I2(\m_axis_tdata[255] [114]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[114]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[114]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[115]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[115]),
        .I2(\m_axis_tdata[255] [115]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[115]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[115]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[116]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[116]),
        .I2(\m_axis_tdata[255] [116]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[116]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[116]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[117]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[117]),
        .I2(\m_axis_tdata[255] [117]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[117]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[117]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[118]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[118]),
        .I2(\m_axis_tdata[255] [118]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[118]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[118]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[119]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[119]),
        .I2(\m_axis_tdata[255] [119]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[119]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[119]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[11]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[11]),
        .I2(\m_axis_tdata[255] [11]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[11]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[11]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[120]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[120]),
        .I2(\m_axis_tdata[255] [120]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[120]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[120]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[121]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[121]),
        .I2(\m_axis_tdata[255] [121]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[121]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[121]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[122]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[122]),
        .I2(\m_axis_tdata[255] [122]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[122]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[122]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[123]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[123]),
        .I2(\m_axis_tdata[255] [123]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[123]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[123]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[124]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[124]),
        .I2(\m_axis_tdata[255] [124]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[124]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[124]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[125]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[125]),
        .I2(\m_axis_tdata[255] [125]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[125]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[125]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[126]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[126]),
        .I2(\m_axis_tdata[255] [126]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[126]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[126]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[127]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[127]),
        .I2(\m_axis_tdata[255] [127]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[127]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[127]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[128]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[128]),
        .I2(\m_axis_tdata[255] [128]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[128]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[128]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[129]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[129]),
        .I2(\m_axis_tdata[255] [129]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[129]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[129]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[12]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[12]),
        .I2(\m_axis_tdata[255] [12]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[12]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[12]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[130]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[130]),
        .I2(\m_axis_tdata[255] [130]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[130]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[130]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[131]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[131]),
        .I2(\m_axis_tdata[255] [131]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[131]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[131]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[132]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[132]),
        .I2(\m_axis_tdata[255] [132]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[132]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[132]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[133]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[133]),
        .I2(\m_axis_tdata[255] [133]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[133]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[133]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[134]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[134]),
        .I2(\m_axis_tdata[255] [134]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[134]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[134]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[135]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[135]),
        .I2(\m_axis_tdata[255] [135]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[135]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[135]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[136]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[136]),
        .I2(\m_axis_tdata[255] [136]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[136]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[136]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[137]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[137]),
        .I2(\m_axis_tdata[255] [137]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[137]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[137]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[138]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[138]),
        .I2(\m_axis_tdata[255] [138]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[138]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[138]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[139]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[139]),
        .I2(\m_axis_tdata[255] [139]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[139]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[139]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[13]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[13]),
        .I2(\m_axis_tdata[255] [13]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[13]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[13]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[140]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[140]),
        .I2(\m_axis_tdata[255] [140]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[140]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[140]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[141]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[141]),
        .I2(\m_axis_tdata[255] [141]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[141]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[141]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[142]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[142]),
        .I2(\m_axis_tdata[255] [142]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[142]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[142]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[143]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[143]),
        .I2(\m_axis_tdata[255] [143]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[143]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[143]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[144]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[144]),
        .I2(\m_axis_tdata[255] [144]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[144]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[144]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[145]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[145]),
        .I2(\m_axis_tdata[255] [145]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[145]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[145]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[146]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[146]),
        .I2(\m_axis_tdata[255] [146]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[146]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[146]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[147]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[147]),
        .I2(\m_axis_tdata[255] [147]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[147]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[147]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[148]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[148]),
        .I2(\m_axis_tdata[255] [148]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[148]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[148]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[149]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[149]),
        .I2(\m_axis_tdata[255] [149]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[149]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[149]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[14]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[14]),
        .I2(\m_axis_tdata[255] [14]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[14]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[14]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[150]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[150]),
        .I2(\m_axis_tdata[255] [150]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[150]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[150]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[151]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[151]),
        .I2(\m_axis_tdata[255] [151]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[151]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[151]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[152]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[152]),
        .I2(\m_axis_tdata[255] [152]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[152]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[152]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[153]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[153]),
        .I2(\m_axis_tdata[255] [153]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[153]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[153]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[154]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[154]),
        .I2(\m_axis_tdata[255] [154]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[154]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[154]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[155]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[155]),
        .I2(\m_axis_tdata[255] [155]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[155]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[155]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[156]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[156]),
        .I2(\m_axis_tdata[255] [156]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[156]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[156]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[157]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[157]),
        .I2(\m_axis_tdata[255] [157]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[157]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[157]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[158]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[158]),
        .I2(\m_axis_tdata[255] [158]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[158]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[158]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[159]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[159]),
        .I2(\m_axis_tdata[255] [159]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[159]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[159]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[15]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[15]),
        .I2(\m_axis_tdata[255] [15]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[15]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[15]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[160]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[160]),
        .I2(\m_axis_tdata[255] [160]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[160]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[160]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[161]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[161]),
        .I2(\m_axis_tdata[255] [161]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[161]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[161]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[162]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[162]),
        .I2(\m_axis_tdata[255] [162]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[162]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[162]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[163]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[163]),
        .I2(\m_axis_tdata[255] [163]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[163]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[163]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[164]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[164]),
        .I2(\m_axis_tdata[255] [164]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[164]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[164]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[165]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[165]),
        .I2(\m_axis_tdata[255] [165]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[165]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[165]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[166]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[166]),
        .I2(\m_axis_tdata[255] [166]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[166]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[166]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[167]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[167]),
        .I2(\m_axis_tdata[255] [167]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[167]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[167]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[168]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[168]),
        .I2(\m_axis_tdata[255] [168]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[168]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[168]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[169]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[169]),
        .I2(\m_axis_tdata[255] [169]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[169]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[169]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[16]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[16]),
        .I2(\m_axis_tdata[255] [16]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[16]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[16]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[170]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[170]),
        .I2(\m_axis_tdata[255] [170]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[170]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[170]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[171]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[171]),
        .I2(\m_axis_tdata[255] [171]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[171]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[171]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[172]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[172]),
        .I2(\m_axis_tdata[255] [172]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[172]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[172]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[173]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[173]),
        .I2(\m_axis_tdata[255] [173]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[173]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[173]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[174]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[174]),
        .I2(\m_axis_tdata[255] [174]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[174]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[174]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[175]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[175]),
        .I2(\m_axis_tdata[255] [175]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[175]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[175]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[176]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[176]),
        .I2(\m_axis_tdata[255] [176]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[176]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[176]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[177]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[177]),
        .I2(\m_axis_tdata[255] [177]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[177]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[177]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[178]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[178]),
        .I2(\m_axis_tdata[255] [178]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[178]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[178]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[179]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[179]),
        .I2(\m_axis_tdata[255] [179]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[179]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[179]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[17]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[17]),
        .I2(\m_axis_tdata[255] [17]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[17]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[17]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[180]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[180]),
        .I2(\m_axis_tdata[255] [180]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[180]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[180]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[181]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[181]),
        .I2(\m_axis_tdata[255] [181]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[181]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[181]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[182]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[182]),
        .I2(\m_axis_tdata[255] [182]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[182]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[182]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[183]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[183]),
        .I2(\m_axis_tdata[255] [183]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[183]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[183]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[184]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[184]),
        .I2(\m_axis_tdata[255] [184]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[184]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[184]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[185]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[185]),
        .I2(\m_axis_tdata[255] [185]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[185]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[185]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[186]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[186]),
        .I2(\m_axis_tdata[255] [186]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[186]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[186]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[187]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[187]),
        .I2(\m_axis_tdata[255] [187]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[187]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[187]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[188]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[188]),
        .I2(\m_axis_tdata[255] [188]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[188]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[188]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[189]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[189]),
        .I2(\m_axis_tdata[255] [189]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[189]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[189]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[18]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[18]),
        .I2(\m_axis_tdata[255] [18]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[18]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[18]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[190]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[190]),
        .I2(\m_axis_tdata[255] [190]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[190]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[190]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[191]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[191]),
        .I2(\m_axis_tdata[255] [191]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[191]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[191]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[192]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[192]),
        .I2(\m_axis_tdata[255] [192]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[192]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[192]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[193]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[193]),
        .I2(\m_axis_tdata[255] [193]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[193]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[193]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[194]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[194]),
        .I2(\m_axis_tdata[255] [194]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[194]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[194]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[195]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[195]),
        .I2(\m_axis_tdata[255] [195]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[195]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[195]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[196]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[196]),
        .I2(\m_axis_tdata[255] [196]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[196]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[196]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[197]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[197]),
        .I2(\m_axis_tdata[255] [197]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[197]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[197]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[198]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[198]),
        .I2(\m_axis_tdata[255] [198]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[198]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[198]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[199]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[199]),
        .I2(\m_axis_tdata[255] [199]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[199]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[199]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[19]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[19]),
        .I2(\m_axis_tdata[255] [19]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[19]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[19]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[1]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[1]),
        .I2(\m_axis_tdata[255] [1]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[1]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[200]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[200]),
        .I2(\m_axis_tdata[255] [200]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[200]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[200]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[201]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[201]),
        .I2(\m_axis_tdata[255] [201]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[201]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[201]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[202]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[202]),
        .I2(\m_axis_tdata[255] [202]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[202]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[202]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[203]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[203]),
        .I2(\m_axis_tdata[255] [203]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[203]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[203]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[204]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[204]),
        .I2(\m_axis_tdata[255] [204]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[204]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[204]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[205]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[205]),
        .I2(\m_axis_tdata[255] [205]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[205]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[205]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[206]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[206]),
        .I2(\m_axis_tdata[255] [206]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[206]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[206]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[207]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[207]),
        .I2(\m_axis_tdata[255] [207]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[207]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[207]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[208]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[208]),
        .I2(\m_axis_tdata[255] [208]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[208]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[208]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[209]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[209]),
        .I2(\m_axis_tdata[255] [209]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[209]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[209]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[20]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[20]),
        .I2(\m_axis_tdata[255] [20]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[20]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[20]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[210]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[210]),
        .I2(\m_axis_tdata[255] [210]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[210]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[210]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[211]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[211]),
        .I2(\m_axis_tdata[255] [211]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[211]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[211]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[212]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[212]),
        .I2(\m_axis_tdata[255] [212]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[212]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[212]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[213]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[213]),
        .I2(\m_axis_tdata[255] [213]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[213]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[213]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[214]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[214]),
        .I2(\m_axis_tdata[255] [214]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[214]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[214]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[215]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[215]),
        .I2(\m_axis_tdata[255] [215]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[215]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[215]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[216]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[216]),
        .I2(\m_axis_tdata[255] [216]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[216]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[216]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[217]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[217]),
        .I2(\m_axis_tdata[255] [217]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[217]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[217]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[218]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[218]),
        .I2(\m_axis_tdata[255] [218]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[218]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[218]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[219]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[219]),
        .I2(\m_axis_tdata[255] [219]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[219]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[219]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[21]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[21]),
        .I2(\m_axis_tdata[255] [21]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[21]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[21]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[220]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[220]),
        .I2(\m_axis_tdata[255] [220]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[220]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[220]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[221]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[221]),
        .I2(\m_axis_tdata[255] [221]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[221]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[221]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[222]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[222]),
        .I2(\m_axis_tdata[255] [222]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[222]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[222]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[223]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[223]),
        .I2(\m_axis_tdata[255] [223]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[223]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[223]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[224]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[224]),
        .I2(\m_axis_tdata[255] [224]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[224]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[224]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[225]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[225]),
        .I2(\m_axis_tdata[255] [225]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[225]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[225]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[226]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[226]),
        .I2(\m_axis_tdata[255] [226]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[226]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[226]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[227]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[227]),
        .I2(\m_axis_tdata[255] [227]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[227]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[227]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[228]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[228]),
        .I2(\m_axis_tdata[255] [228]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[228]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[228]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[229]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[229]),
        .I2(\m_axis_tdata[255] [229]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[229]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[229]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[22]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[22]),
        .I2(\m_axis_tdata[255] [22]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[22]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[22]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[230]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[230]),
        .I2(\m_axis_tdata[255] [230]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[230]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[230]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[231]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[231]),
        .I2(\m_axis_tdata[255] [231]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[231]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[231]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[232]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[232]),
        .I2(\m_axis_tdata[255] [232]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[232]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[232]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[233]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[233]),
        .I2(\m_axis_tdata[255] [233]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[233]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[233]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[234]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[234]),
        .I2(\m_axis_tdata[255] [234]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[234]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[234]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[235]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[235]),
        .I2(\m_axis_tdata[255] [235]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[235]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[235]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[236]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[236]),
        .I2(\m_axis_tdata[255] [236]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[236]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[236]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[237]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[237]),
        .I2(\m_axis_tdata[255] [237]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[237]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[237]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[238]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[238]),
        .I2(\m_axis_tdata[255] [238]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[238]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[238]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[239]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[239]),
        .I2(\m_axis_tdata[255] [239]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[239]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[239]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[23]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[23]),
        .I2(\m_axis_tdata[255] [23]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[23]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[23]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[240]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[240]),
        .I2(\m_axis_tdata[255] [240]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[240]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[240]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[241]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[241]),
        .I2(\m_axis_tdata[255] [241]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[241]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[241]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[242]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[242]),
        .I2(\m_axis_tdata[255] [242]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[242]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[242]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[243]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[243]),
        .I2(\m_axis_tdata[255] [243]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[243]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[243]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[244]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[244]),
        .I2(\m_axis_tdata[255] [244]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[244]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[244]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[245]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[245]),
        .I2(\m_axis_tdata[255] [245]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[245]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[245]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[246]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[246]),
        .I2(\m_axis_tdata[255] [246]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[246]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[246]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[247]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[247]),
        .I2(\m_axis_tdata[255] [247]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[247]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[247]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[248]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[248]),
        .I2(\m_axis_tdata[255] [248]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[248]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[248]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[249]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[249]),
        .I2(\m_axis_tdata[255] [249]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[249]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[249]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[24]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[24]),
        .I2(\m_axis_tdata[255] [24]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[24]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[24]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[250]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[250]),
        .I2(\m_axis_tdata[255] [250]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[250]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[250]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[251]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[251]),
        .I2(\m_axis_tdata[255] [251]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[251]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[251]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[252]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[252]),
        .I2(\m_axis_tdata[255] [252]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[252]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[252]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[253]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[253]),
        .I2(\m_axis_tdata[255] [253]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[253]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[253]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[254]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[254]),
        .I2(\m_axis_tdata[255] [254]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[254]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[254]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[255]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[255]),
        .I2(\m_axis_tdata[255] [255]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[255]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[255]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[25]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[25]),
        .I2(\m_axis_tdata[255] [25]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[25]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[25]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[26]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[26]),
        .I2(\m_axis_tdata[255] [26]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[26]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[26]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[27]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[27]),
        .I2(\m_axis_tdata[255] [27]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[27]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[27]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[28]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[28]),
        .I2(\m_axis_tdata[255] [28]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[28]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[28]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[29]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[29]),
        .I2(\m_axis_tdata[255] [29]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[29]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[29]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[2]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[2]),
        .I2(\m_axis_tdata[255] [2]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[2]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[30]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[30]),
        .I2(\m_axis_tdata[255] [30]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[30]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[30]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[31]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[31]),
        .I2(\m_axis_tdata[255] [31]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[31]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[31]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[32]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[32]),
        .I2(\m_axis_tdata[255] [32]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[32]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[32]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[33]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[33]),
        .I2(\m_axis_tdata[255] [33]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[33]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[33]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[34]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[34]),
        .I2(\m_axis_tdata[255] [34]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[34]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[34]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[35]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[35]),
        .I2(\m_axis_tdata[255] [35]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[35]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[35]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[36]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[36]),
        .I2(\m_axis_tdata[255] [36]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[36]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[36]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[37]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[37]),
        .I2(\m_axis_tdata[255] [37]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[37]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[37]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[38]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[38]),
        .I2(\m_axis_tdata[255] [38]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[38]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[38]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[39]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[39]),
        .I2(\m_axis_tdata[255] [39]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[39]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[39]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[3]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[3]),
        .I2(\m_axis_tdata[255] [3]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[3]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[40]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[40]),
        .I2(\m_axis_tdata[255] [40]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[40]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[40]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[41]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[41]),
        .I2(\m_axis_tdata[255] [41]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[41]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[41]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[42]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[42]),
        .I2(\m_axis_tdata[255] [42]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[42]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[42]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[43]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[43]),
        .I2(\m_axis_tdata[255] [43]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[43]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[43]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[44]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[44]),
        .I2(\m_axis_tdata[255] [44]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[44]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[44]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[45]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[45]),
        .I2(\m_axis_tdata[255] [45]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[45]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[45]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[46]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[46]),
        .I2(\m_axis_tdata[255] [46]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[46]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[46]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[47]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[47]),
        .I2(\m_axis_tdata[255] [47]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[47]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[47]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[48]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[48]),
        .I2(\m_axis_tdata[255] [48]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[48]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[48]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[49]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[49]),
        .I2(\m_axis_tdata[255] [49]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[49]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[49]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[4]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[4]),
        .I2(\m_axis_tdata[255] [4]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[4]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[50]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[50]),
        .I2(\m_axis_tdata[255] [50]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[50]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[50]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[51]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[51]),
        .I2(\m_axis_tdata[255] [51]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[51]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[51]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[52]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[52]),
        .I2(\m_axis_tdata[255] [52]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[52]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[52]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[53]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[53]),
        .I2(\m_axis_tdata[255] [53]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[53]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[53]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[54]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[54]),
        .I2(\m_axis_tdata[255] [54]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[54]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[54]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[55]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[55]),
        .I2(\m_axis_tdata[255] [55]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[55]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[55]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[56]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[56]),
        .I2(\m_axis_tdata[255] [56]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[56]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[56]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[57]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[57]),
        .I2(\m_axis_tdata[255] [57]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[57]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[57]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[58]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[58]),
        .I2(\m_axis_tdata[255] [58]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[58]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[58]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[59]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[59]),
        .I2(\m_axis_tdata[255] [59]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[59]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[59]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[5]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[5]),
        .I2(\m_axis_tdata[255] [5]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[5]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[60]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[60]),
        .I2(\m_axis_tdata[255] [60]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[60]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[60]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[61]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[61]),
        .I2(\m_axis_tdata[255] [61]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[61]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[61]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[62]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[62]),
        .I2(\m_axis_tdata[255] [62]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[62]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[62]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[63]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[63]),
        .I2(\m_axis_tdata[255] [63]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[63]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[63]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[64]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[64]),
        .I2(\m_axis_tdata[255] [64]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[64]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[64]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[65]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[65]),
        .I2(\m_axis_tdata[255] [65]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[65]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[65]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[66]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[66]),
        .I2(\m_axis_tdata[255] [66]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[66]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[66]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[67]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[67]),
        .I2(\m_axis_tdata[255] [67]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[67]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[67]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[68]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[68]),
        .I2(\m_axis_tdata[255] [68]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[68]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[68]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[69]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[69]),
        .I2(\m_axis_tdata[255] [69]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[69]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[69]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[6]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[6]),
        .I2(\m_axis_tdata[255] [6]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[6]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[70]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[70]),
        .I2(\m_axis_tdata[255] [70]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[70]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[70]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[71]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[71]),
        .I2(\m_axis_tdata[255] [71]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[71]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[71]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[72]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[72]),
        .I2(\m_axis_tdata[255] [72]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[72]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[72]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[73]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[73]),
        .I2(\m_axis_tdata[255] [73]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[73]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[73]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[74]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[74]),
        .I2(\m_axis_tdata[255] [74]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[74]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[74]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[75]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[75]),
        .I2(\m_axis_tdata[255] [75]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[75]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[75]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[76]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[76]),
        .I2(\m_axis_tdata[255] [76]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[76]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[76]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[77]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[77]),
        .I2(\m_axis_tdata[255] [77]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[77]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[77]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[78]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[78]),
        .I2(\m_axis_tdata[255] [78]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[78]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[78]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[79]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[79]),
        .I2(\m_axis_tdata[255] [79]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[79]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[79]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[7]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[7]),
        .I2(\m_axis_tdata[255] [7]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[7]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[80]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[80]),
        .I2(\m_axis_tdata[255] [80]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[80]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[80]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[81]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[81]),
        .I2(\m_axis_tdata[255] [81]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[81]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[81]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[82]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[82]),
        .I2(\m_axis_tdata[255] [82]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[82]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[82]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[83]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[83]),
        .I2(\m_axis_tdata[255] [83]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[83]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[83]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[84]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[84]),
        .I2(\m_axis_tdata[255] [84]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[84]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[84]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[85]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[85]),
        .I2(\m_axis_tdata[255] [85]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[85]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[85]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[86]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[86]),
        .I2(\m_axis_tdata[255] [86]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[86]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[86]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[87]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[87]),
        .I2(\m_axis_tdata[255] [87]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[87]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[87]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[88]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[88]),
        .I2(\m_axis_tdata[255] [88]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[88]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[88]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[89]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[89]),
        .I2(\m_axis_tdata[255] [89]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[89]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[89]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[8]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[8]),
        .I2(\m_axis_tdata[255] [8]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[8]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[90]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[90]),
        .I2(\m_axis_tdata[255] [90]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[90]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[90]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[91]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[91]),
        .I2(\m_axis_tdata[255] [91]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[91]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[91]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[92]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[92]),
        .I2(\m_axis_tdata[255] [92]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[92]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[92]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[93]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[93]),
        .I2(\m_axis_tdata[255] [93]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[93]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[93]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[94]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[94]),
        .I2(\m_axis_tdata[255] [94]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[94]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[94]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[95]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[95]),
        .I2(\m_axis_tdata[255] [95]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[95]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[95]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[96]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[96]),
        .I2(\m_axis_tdata[255] [96]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[96]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[96]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[97]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[97]),
        .I2(\m_axis_tdata[255] [97]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[97]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[97]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[98]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[98]),
        .I2(\m_axis_tdata[255] [98]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[98]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[98]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[99]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[99]),
        .I2(\m_axis_tdata[255] [99]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[99]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[99]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \m_axis_tdata[9]_INST_0 
       (.I0(m_axis_tdata_0_sn_1),
        .I1(locking_waveform[9]),
        .I2(\m_axis_tdata[255] [9]),
        .I3(\m_axis_tdata[0]_0 ),
        .I4(data_out[9]),
        .I5(\m_axis_tdata[0]_1 ),
        .O(m_axis_tdata[9]));
  LUT2 #(
    .INIT(4'h8)) 
    state_i_1
       (.I0(\data_out_reg[255]_0 [2]),
        .I1(\data_out_reg[255]_0 [0]),
        .O(state_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(\data_out_reg[0]_0 ),
        .D(state_i_1_n_0),
        .Q(state));
endmodule

(* ORIG_REF_NAME = "shift_register" *) 
module top_level_rfsoc_data_pipeline_4_0_shift_register_1
   (rf_resetn_0,
    Q,
    rf_resetn,
    \data_out_reg[255]_0 ,
    rf_clock);
  output rf_resetn_0;
  output [255:0]Q;
  input rf_resetn;
  input [2:0]\data_out_reg[255]_0 ;
  input rf_clock;

  wire [255:0]Q;
  wire \data_out[255]_i_1_n_0 ;
  wire [2:0]\data_out_reg[255]_0 ;
  wire rf_clock;
  wire rf_resetn;
  wire rf_resetn_0;
  wire state;
  wire state_i_1__0_n_0;

  LUT3 #(
    .INIT(8'h08)) 
    \data_out[255]_i_1 
       (.I0(\data_out_reg[255]_0 [2]),
        .I1(\data_out_reg[255]_0 [1]),
        .I2(state),
        .O(\data_out[255]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[1]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[100] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[101]),
        .Q(Q[100]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[101] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[102]),
        .Q(Q[101]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[102] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[103]),
        .Q(Q[102]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[103] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[104]),
        .Q(Q[103]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[104] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[105]),
        .Q(Q[104]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[105] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[106]),
        .Q(Q[105]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[106] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[107]),
        .Q(Q[106]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[107] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[108]),
        .Q(Q[107]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[108] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[109]),
        .Q(Q[108]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[109] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[110]),
        .Q(Q[109]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[11]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[110] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[111]),
        .Q(Q[110]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[111] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[112]),
        .Q(Q[111]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[112] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[113]),
        .Q(Q[112]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[113] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[114]),
        .Q(Q[113]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[114] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[115]),
        .Q(Q[114]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[115] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[116]),
        .Q(Q[115]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[116] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[117]),
        .Q(Q[116]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[117] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[118]),
        .Q(Q[117]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[118] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[119]),
        .Q(Q[118]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[119] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[120]),
        .Q(Q[119]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[12]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[120] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[121]),
        .Q(Q[120]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[121] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[122]),
        .Q(Q[121]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[122] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[123]),
        .Q(Q[122]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[123] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[124]),
        .Q(Q[123]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[124] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[125]),
        .Q(Q[124]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[125] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[126]),
        .Q(Q[125]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[126] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[127]),
        .Q(Q[126]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[127] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[128]),
        .Q(Q[127]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[128] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[129]),
        .Q(Q[128]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[129] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[130]),
        .Q(Q[129]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[13]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[130] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[131]),
        .Q(Q[130]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[131] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[132]),
        .Q(Q[131]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[132] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[133]),
        .Q(Q[132]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[133] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[134]),
        .Q(Q[133]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[134] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[135]),
        .Q(Q[134]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[135] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[136]),
        .Q(Q[135]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[136] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[137]),
        .Q(Q[136]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[137] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[138]),
        .Q(Q[137]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[138] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[139]),
        .Q(Q[138]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[139] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[140]),
        .Q(Q[139]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[14]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[140] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[141]),
        .Q(Q[140]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[141] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[142]),
        .Q(Q[141]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[142] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[143]),
        .Q(Q[142]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[143] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[144]),
        .Q(Q[143]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[144] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[145]),
        .Q(Q[144]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[145] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[146]),
        .Q(Q[145]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[146] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[147]),
        .Q(Q[146]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[147] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[148]),
        .Q(Q[147]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[148] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[149]),
        .Q(Q[148]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[149] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[150]),
        .Q(Q[149]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[15]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[150] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[151]),
        .Q(Q[150]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[151] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[152]),
        .Q(Q[151]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[152] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[153]),
        .Q(Q[152]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[153] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[154]),
        .Q(Q[153]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[154] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[155]),
        .Q(Q[154]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[155] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[156]),
        .Q(Q[155]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[156] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[157]),
        .Q(Q[156]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[157] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[158]),
        .Q(Q[157]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[158] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[159]),
        .Q(Q[158]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[159] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[160]),
        .Q(Q[159]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[16]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[160] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[161]),
        .Q(Q[160]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[161] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[162]),
        .Q(Q[161]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[162] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[163]),
        .Q(Q[162]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[163] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[164]),
        .Q(Q[163]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[164] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[165]),
        .Q(Q[164]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[165] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[166]),
        .Q(Q[165]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[166] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[167]),
        .Q(Q[166]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[167] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[168]),
        .Q(Q[167]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[168] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[169]),
        .Q(Q[168]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[169] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[170]),
        .Q(Q[169]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[17]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[170] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[171]),
        .Q(Q[170]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[171] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[172]),
        .Q(Q[171]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[172] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[173]),
        .Q(Q[172]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[173] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[174]),
        .Q(Q[173]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[174] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[175]),
        .Q(Q[174]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[175] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[176]),
        .Q(Q[175]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[176] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[177]),
        .Q(Q[176]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[177] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[178]),
        .Q(Q[177]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[178] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[179]),
        .Q(Q[178]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[179] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[180]),
        .Q(Q[179]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[18]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[180] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[181]),
        .Q(Q[180]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[181] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[182]),
        .Q(Q[181]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[182] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[183]),
        .Q(Q[182]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[183] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[184]),
        .Q(Q[183]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[184] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[185]),
        .Q(Q[184]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[185] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[186]),
        .Q(Q[185]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[186] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[187]),
        .Q(Q[186]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[187] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[188]),
        .Q(Q[187]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[188] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[189]),
        .Q(Q[188]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[189] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[190]),
        .Q(Q[189]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[19]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[190] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[191]),
        .Q(Q[190]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[191] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[192]),
        .Q(Q[191]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[192] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[193]),
        .Q(Q[192]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[193] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[194]),
        .Q(Q[193]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[194] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[195]),
        .Q(Q[194]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[195] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[196]),
        .Q(Q[195]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[196] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[197]),
        .Q(Q[196]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[197] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[198]),
        .Q(Q[197]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[198] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[199]),
        .Q(Q[198]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[199] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[200]),
        .Q(Q[199]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[20]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[200] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[201]),
        .Q(Q[200]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[201] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[202]),
        .Q(Q[201]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[202] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[203]),
        .Q(Q[202]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[203] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[204]),
        .Q(Q[203]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[204] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[205]),
        .Q(Q[204]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[205] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[206]),
        .Q(Q[205]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[206] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[207]),
        .Q(Q[206]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[207] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[208]),
        .Q(Q[207]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[208] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[209]),
        .Q(Q[208]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[209] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[210]),
        .Q(Q[209]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[21]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[210] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[211]),
        .Q(Q[210]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[211] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[212]),
        .Q(Q[211]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[212] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[213]),
        .Q(Q[212]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[213] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[214]),
        .Q(Q[213]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[214] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[215]),
        .Q(Q[214]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[215] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[216]),
        .Q(Q[215]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[216] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[217]),
        .Q(Q[216]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[217] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[218]),
        .Q(Q[217]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[218] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[219]),
        .Q(Q[218]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[219] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[220]),
        .Q(Q[219]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[22]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[220] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[221]),
        .Q(Q[220]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[221] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[222]),
        .Q(Q[221]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[222] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[223]),
        .Q(Q[222]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[223] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[224]),
        .Q(Q[223]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[224] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[225]),
        .Q(Q[224]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[225] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[226]),
        .Q(Q[225]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[226] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[227]),
        .Q(Q[226]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[227] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[228]),
        .Q(Q[227]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[228] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[229]),
        .Q(Q[228]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[229] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[230]),
        .Q(Q[229]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[23]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[230] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[231]),
        .Q(Q[230]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[231] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[232]),
        .Q(Q[231]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[232] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[233]),
        .Q(Q[232]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[233] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[234]),
        .Q(Q[233]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[234] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[235]),
        .Q(Q[234]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[235] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[236]),
        .Q(Q[235]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[236] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[237]),
        .Q(Q[236]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[237] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[238]),
        .Q(Q[237]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[238] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[239]),
        .Q(Q[238]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[239] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[240]),
        .Q(Q[239]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[24]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[240] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[241]),
        .Q(Q[240]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[241] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[242]),
        .Q(Q[241]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[242] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[243]),
        .Q(Q[242]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[243] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[244]),
        .Q(Q[243]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[244] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[245]),
        .Q(Q[244]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[245] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[246]),
        .Q(Q[245]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[246] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[247]),
        .Q(Q[246]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[247] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[248]),
        .Q(Q[247]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[248] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[249]),
        .Q(Q[248]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[249] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[250]),
        .Q(Q[249]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[25]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[250] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[251]),
        .Q(Q[250]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[251] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[252]),
        .Q(Q[251]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[252] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[253]),
        .Q(Q[252]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[253] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[254]),
        .Q(Q[253]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[254] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[255]),
        .Q(Q[254]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[255] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(\data_out_reg[255]_0 [0]),
        .Q(Q[255]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[26]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[27]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[28]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[29]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[30]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[31]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[32]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[32] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[33]),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[33] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[34]),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[34] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[35]),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[35] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[36]),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[36] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[37]),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[37] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[38]),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[38] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[39]),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[39] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[40]),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[4]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[40] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[41]),
        .Q(Q[40]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[41] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[42]),
        .Q(Q[41]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[42] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[43]),
        .Q(Q[42]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[43] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[44]),
        .Q(Q[43]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[44] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[45]),
        .Q(Q[44]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[45] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[46]),
        .Q(Q[45]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[46] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[47]),
        .Q(Q[46]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[47] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[48]),
        .Q(Q[47]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[48] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[49]),
        .Q(Q[48]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[49] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[50]),
        .Q(Q[49]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[5]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[50] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[51]),
        .Q(Q[50]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[51] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[52]),
        .Q(Q[51]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[52] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[53]),
        .Q(Q[52]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[53] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[54]),
        .Q(Q[53]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[54] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[55]),
        .Q(Q[54]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[55] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[56]),
        .Q(Q[55]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[56] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[57]),
        .Q(Q[56]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[57] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[58]),
        .Q(Q[57]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[58] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[59]),
        .Q(Q[58]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[59] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[60]),
        .Q(Q[59]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[6]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[60] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[61]),
        .Q(Q[60]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[61] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[62]),
        .Q(Q[61]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[62] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[63]),
        .Q(Q[62]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[63] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[64]),
        .Q(Q[63]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[64] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[65]),
        .Q(Q[64]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[65] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[66]),
        .Q(Q[65]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[66] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[67]),
        .Q(Q[66]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[67] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[68]),
        .Q(Q[67]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[68] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[69]),
        .Q(Q[68]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[69] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[70]),
        .Q(Q[69]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[7]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[70] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[71]),
        .Q(Q[70]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[71] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[72]),
        .Q(Q[71]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[72] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[73]),
        .Q(Q[72]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[73] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[74]),
        .Q(Q[73]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[74] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[75]),
        .Q(Q[74]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[75] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[76]),
        .Q(Q[75]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[76] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[77]),
        .Q(Q[76]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[77] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[78]),
        .Q(Q[77]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[78] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[79]),
        .Q(Q[78]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[79] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[80]),
        .Q(Q[79]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[8]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[80] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[81]),
        .Q(Q[80]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[81] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[82]),
        .Q(Q[81]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[82] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[83]),
        .Q(Q[82]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[83] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[84]),
        .Q(Q[83]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[84] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[85]),
        .Q(Q[84]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[85] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[86]),
        .Q(Q[85]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[86] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[87]),
        .Q(Q[86]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[87] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[88]),
        .Q(Q[87]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[88] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[89]),
        .Q(Q[88]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[89] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[90]),
        .Q(Q[89]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[9]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[90] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[91]),
        .Q(Q[90]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[91] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[92]),
        .Q(Q[91]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[92] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[93]),
        .Q(Q[92]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[93] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[94]),
        .Q(Q[93]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[94] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[95]),
        .Q(Q[94]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[95] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[96]),
        .Q(Q[95]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[96] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[97]),
        .Q(Q[96]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[97] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[98]),
        .Q(Q[97]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[98] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[99]),
        .Q(Q[98]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[99] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[100]),
        .Q(Q[99]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(rf_clock),
        .CE(\data_out[255]_i_1_n_0 ),
        .CLR(rf_resetn_0),
        .D(Q[10]),
        .Q(Q[9]));
  LUT1 #(
    .INIT(2'h1)) 
    int_select_i_1
       (.I0(rf_resetn),
        .O(rf_resetn_0));
  LUT2 #(
    .INIT(4'h8)) 
    state_i_1__0
       (.I0(\data_out_reg[255]_0 [2]),
        .I1(\data_out_reg[255]_0 [1]),
        .O(state_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(rf_resetn_0),
        .D(state_i_1__0_n_0),
        .Q(state));
endmodule

(* ORIG_REF_NAME = "shift_register" *) 
module top_level_rfsoc_data_pipeline_4_0_shift_register__parameterized0
   (S,
    DI,
    \data_out_reg[22]_0 ,
    \count_reg[14] ,
    \data_out_reg[15]_0 ,
    \count_reg[31] ,
    mloop_axis_tvalid_reg,
    \FSM_onehot_state_reg[3] ,
    s_axis_tready_reg,
    E,
    ext_trigger_0,
    ext_trigger_1,
    \FSM_onehot_state_reg[3]_0 ,
    Q,
    mloop_axis_tvalid_reg_0,
    out,
    s_axis_tready_reg_0,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[0]_0 ,
    ext_trigger,
    \data_out_reg[31]_0 ,
    CO,
    \FSM_onehot_state_reg[0]_1 ,
    mloop_axis_tvalid_reg_1,
    rf_clock,
    \data_out_reg[0]_0 );
  output [7:0]S;
  output [7:0]DI;
  output [7:0]\data_out_reg[22]_0 ;
  output [7:0]\count_reg[14] ;
  output [7:0]\data_out_reg[15]_0 ;
  output [2:0]\count_reg[31] ;
  output mloop_axis_tvalid_reg;
  output \FSM_onehot_state_reg[3] ;
  output s_axis_tready_reg;
  output [0:0]E;
  output ext_trigger_0;
  output ext_trigger_1;
  output \FSM_onehot_state_reg[3]_0 ;
  input [31:0]Q;
  input mloop_axis_tvalid_reg_0;
  input out;
  input s_axis_tready_reg_0;
  input \FSM_onehot_state_reg[0] ;
  input [3:0]\FSM_onehot_state_reg[0]_0 ;
  input ext_trigger;
  input [3:0]\data_out_reg[31]_0 ;
  input [0:0]CO;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input mloop_axis_tvalid_reg_1;
  input rf_clock;
  input \data_out_reg[0]_0 ;

  wire [0:0]CO;
  wire [7:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[0] ;
  wire [3:0]\FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire [31:0]Q;
  wire [7:0]S;
  wire [7:0]\count_reg[14] ;
  wire [2:0]\count_reg[31] ;
  wire [31:0]count_val;
  wire \data_out[31]_i_1_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire [7:0]\data_out_reg[15]_0 ;
  wire [7:0]\data_out_reg[22]_0 ;
  wire [3:0]\data_out_reg[31]_0 ;
  wire ext_trigger;
  wire ext_trigger_0;
  wire ext_trigger_1;
  wire mloop_axis_tvalid_reg;
  wire mloop_axis_tvalid_reg_0;
  wire mloop_axis_tvalid_reg_1;
  wire out;
  wire rf_clock;
  wire s_axis_tready_reg;
  wire s_axis_tready_reg_0;
  wire state;
  wire state_i_1__2_n_0;

  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(ext_trigger_0),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(\FSM_onehot_state_reg[0]_0 [1]),
        .I3(\FSM_onehot_state_reg[0]_0 [0]),
        .I4(ext_trigger),
        .I5(\data_out_reg[31]_0 [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hFF10FF10FF101010)) 
    \FSM_onehot_state[5]_i_3 
       (.I0(ext_trigger),
        .I1(\data_out_reg[31]_0 [0]),
        .I2(\FSM_onehot_state_reg[0]_0 [3]),
        .I3(\FSM_onehot_state_reg[0]_0 [2]),
        .I4(CO),
        .I5(\FSM_onehot_state_reg[0]_1 ),
        .O(ext_trigger_0));
  LUT3 #(
    .INIT(8'hE0)) 
    \count[0]_i_2 
       (.I0(\FSM_onehot_state_reg[0]_1 ),
        .I1(CO),
        .I2(\FSM_onehot_state_reg[0]_0 [2]),
        .O(\FSM_onehot_state_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000EFEFEF)) 
    \count[0]_i_4 
       (.I0(\FSM_onehot_state_reg[0]_1 ),
        .I1(CO),
        .I2(\FSM_onehot_state_reg[0]_0 [2]),
        .I3(\FSM_onehot_state_reg[0]_0 [3]),
        .I4(mloop_axis_tvalid_reg_1),
        .I5(\FSM_onehot_state_reg[0]_0 [0]),
        .O(\FSM_onehot_state_reg[3] ));
  LUT6 #(
    .INIT(64'h1F1F1F1F1F1F001F)) 
    \count[31]_i_7 
       (.I0(ext_trigger),
        .I1(\data_out_reg[31]_0 [0]),
        .I2(\FSM_onehot_state_reg[0]_0 [3]),
        .I3(\FSM_onehot_state_reg[0]_0 [2]),
        .I4(CO),
        .I5(\FSM_onehot_state_reg[0]_1 ),
        .O(ext_trigger_1));
  LUT3 #(
    .INIT(8'h08)) 
    \data_out[31]_i_1 
       (.I0(\data_out_reg[31]_0 [3]),
        .I1(\data_out_reg[31]_0 [2]),
        .I2(state),
        .O(\data_out[31]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[1]),
        .Q(count_val[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[11]),
        .Q(count_val[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[12]),
        .Q(count_val[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[13]),
        .Q(count_val[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[14]),
        .Q(count_val[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[15]),
        .Q(count_val[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[16]),
        .Q(count_val[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[17]),
        .Q(count_val[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[18]),
        .Q(count_val[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[19]),
        .Q(count_val[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[20]),
        .Q(count_val[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[2]),
        .Q(count_val[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[21]),
        .Q(count_val[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[22]),
        .Q(count_val[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[23]),
        .Q(count_val[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[24]),
        .Q(count_val[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[25]),
        .Q(count_val[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[26]),
        .Q(count_val[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[27]),
        .Q(count_val[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[28]),
        .Q(count_val[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[29]),
        .Q(count_val[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[30]),
        .Q(count_val[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[3]),
        .Q(count_val[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[31]),
        .Q(count_val[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(\data_out_reg[31]_0 [1]),
        .Q(count_val[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[4]),
        .Q(count_val[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[5]),
        .Q(count_val[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[6]),
        .Q(count_val[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[7]),
        .Q(count_val[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[8]),
        .Q(count_val[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[9]),
        .Q(count_val[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(count_val[10]),
        .Q(count_val[9]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_1
       (.I0(count_val[31]),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(count_val[30]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_10
       (.I0(Q[29]),
        .I1(count_val[29]),
        .I2(Q[28]),
        .I3(count_val[28]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_11
       (.I0(Q[26]),
        .I1(count_val[26]),
        .I2(Q[27]),
        .I3(count_val[27]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_12
       (.I0(Q[24]),
        .I1(count_val[24]),
        .I2(Q[25]),
        .I3(count_val[25]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_13
       (.I0(Q[23]),
        .I1(count_val[23]),
        .I2(Q[22]),
        .I3(count_val[22]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_14
       (.I0(Q[20]),
        .I1(count_val[20]),
        .I2(Q[21]),
        .I3(count_val[21]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_15
       (.I0(Q[18]),
        .I1(count_val[18]),
        .I2(Q[19]),
        .I3(count_val[19]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_16
       (.I0(Q[17]),
        .I1(count_val[17]),
        .I2(Q[16]),
        .I3(count_val[16]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_2
       (.I0(count_val[29]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(count_val[28]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_3
       (.I0(count_val[27]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(count_val[26]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_4
       (.I0(count_val[25]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(count_val[24]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_5
       (.I0(count_val[23]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(count_val[22]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_6
       (.I0(count_val[21]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(count_val[20]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_7
       (.I0(count_val[19]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(count_val[18]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_8
       (.I0(count_val[17]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(count_val[16]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_9
       (.I0(Q[31]),
        .I1(count_val[31]),
        .I2(Q[30]),
        .I3(count_val[30]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_1
       (.I0(count_val[15]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(count_val[14]),
        .O(\data_out_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10
       (.I0(Q[12]),
        .I1(count_val[12]),
        .I2(Q[13]),
        .I3(count_val[13]),
        .O(\count_reg[14] [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11
       (.I0(Q[11]),
        .I1(count_val[11]),
        .I2(Q[10]),
        .I3(count_val[10]),
        .O(\count_reg[14] [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12
       (.I0(Q[8]),
        .I1(count_val[8]),
        .I2(Q[9]),
        .I3(count_val[9]),
        .O(\count_reg[14] [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13
       (.I0(Q[6]),
        .I1(count_val[6]),
        .I2(Q[7]),
        .I3(count_val[7]),
        .O(\count_reg[14] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14
       (.I0(Q[5]),
        .I1(count_val[5]),
        .I2(Q[4]),
        .I3(count_val[4]),
        .O(\count_reg[14] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15
       (.I0(Q[2]),
        .I1(count_val[2]),
        .I2(Q[3]),
        .I3(count_val[3]),
        .O(\count_reg[14] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16
       (.I0(count_val[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(count_val[1]),
        .O(\count_reg[14] [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2
       (.I0(count_val[13]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(count_val[12]),
        .O(\data_out_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_3
       (.I0(count_val[11]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(count_val[10]),
        .O(\data_out_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_4
       (.I0(count_val[9]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(count_val[8]),
        .O(\data_out_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_5
       (.I0(count_val[7]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(count_val[6]),
        .O(\data_out_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_6
       (.I0(count_val[5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(count_val[4]),
        .O(\data_out_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_7
       (.I0(count_val[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(count_val[2]),
        .O(\data_out_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_8
       (.I0(count_val[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(count_val[0]),
        .O(\data_out_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9
       (.I0(Q[14]),
        .I1(count_val[14]),
        .I2(Q[15]),
        .I3(count_val[15]),
        .O(\count_reg[14] [7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    mloop_axis_tvalid_i_2
       (.I0(mloop_axis_tvalid_reg_0),
        .I1(\FSM_onehot_state_reg[3] ),
        .I2(out),
        .O(mloop_axis_tvalid_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    s_axis_tready2_carry__0_i_1
       (.I0(Q[31]),
        .I1(count_val[31]),
        .I2(Q[30]),
        .I3(count_val[30]),
        .O(\count_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry__0_i_2
       (.I0(count_val[28]),
        .I1(Q[28]),
        .I2(count_val[29]),
        .I3(Q[29]),
        .I4(Q[27]),
        .I5(count_val[27]),
        .O(\count_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry__0_i_3
       (.I0(Q[26]),
        .I1(count_val[26]),
        .I2(count_val[25]),
        .I3(Q[25]),
        .I4(count_val[24]),
        .I5(Q[24]),
        .O(\count_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_1
       (.I0(count_val[22]),
        .I1(Q[22]),
        .I2(count_val[23]),
        .I3(Q[23]),
        .I4(Q[21]),
        .I5(count_val[21]),
        .O(\data_out_reg[22]_0 [7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_2
       (.I0(Q[20]),
        .I1(count_val[20]),
        .I2(count_val[19]),
        .I3(Q[19]),
        .I4(count_val[18]),
        .I5(Q[18]),
        .O(\data_out_reg[22]_0 [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_3
       (.I0(count_val[16]),
        .I1(Q[16]),
        .I2(count_val[17]),
        .I3(Q[17]),
        .I4(Q[15]),
        .I5(count_val[15]),
        .O(\data_out_reg[22]_0 [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_4
       (.I0(Q[14]),
        .I1(count_val[14]),
        .I2(count_val[13]),
        .I3(Q[13]),
        .I4(count_val[12]),
        .I5(Q[12]),
        .O(\data_out_reg[22]_0 [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_5
       (.I0(count_val[10]),
        .I1(Q[10]),
        .I2(count_val[11]),
        .I3(Q[11]),
        .I4(Q[9]),
        .I5(count_val[9]),
        .O(\data_out_reg[22]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_6
       (.I0(Q[8]),
        .I1(count_val[8]),
        .I2(count_val[7]),
        .I3(Q[7]),
        .I4(count_val[6]),
        .I5(Q[6]),
        .O(\data_out_reg[22]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_7
       (.I0(count_val[4]),
        .I1(Q[4]),
        .I2(count_val[5]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(count_val[3]),
        .O(\data_out_reg[22]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    s_axis_tready2_carry_i_8
       (.I0(Q[2]),
        .I1(count_val[2]),
        .I2(count_val[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(count_val[0]),
        .O(\data_out_reg[22]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    s_axis_tready_i_1
       (.I0(\FSM_onehot_state_reg[3] ),
        .I1(s_axis_tready_reg_0),
        .I2(mloop_axis_tvalid_reg_0),
        .O(s_axis_tready_reg));
  LUT2 #(
    .INIT(4'h8)) 
    state_i_1__2
       (.I0(\data_out_reg[31]_0 [3]),
        .I1(\data_out_reg[31]_0 [2]),
        .O(state_i_1__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(\data_out_reg[0]_0 ),
        .D(state_i_1__2_n_0),
        .Q(state));
endmodule

(* ORIG_REF_NAME = "shift_register" *) 
module top_level_rfsoc_data_pipeline_4_0_shift_register__parameterized0_0
   (S,
    \data_out_reg[14]_0 ,
    DI,
    \data_out_reg[31]_0 ,
    \count_reg[31] ,
    \data_out_reg[31]_1 ,
    D,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[3] ,
    Q,
    in19,
    \FSM_onehot_state_reg[5] ,
    \count_reg[1] ,
    \data_out_reg[31]_2 ,
    \count_reg[1]_0 ,
    \count_reg[0] ,
    \count_reg[0]_0 ,
    \count_reg[0]_1 ,
    CO,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    rf_clock,
    \data_out_reg[0]_0 );
  output [7:0]S;
  output [7:0]\data_out_reg[14]_0 ;
  output [7:0]DI;
  output [2:0]\data_out_reg[31]_0 ;
  output [7:0]\count_reg[31] ;
  output [7:0]\data_out_reg[31]_1 ;
  output [31:0]D;
  output \FSM_onehot_state_reg[4] ;
  output [1:0]\FSM_onehot_state_reg[3] ;
  input [31:0]Q;
  input [30:0]in19;
  input [3:0]\FSM_onehot_state_reg[5] ;
  input \count_reg[1] ;
  input [3:0]\data_out_reg[31]_2 ;
  input \count_reg[1]_0 ;
  input \count_reg[0] ;
  input \count_reg[0]_0 ;
  input \count_reg[0]_1 ;
  input [0:0]CO;
  input [0:0]\FSM_onehot_state_reg[0] ;
  input [0:0]\FSM_onehot_state_reg[0]_0 ;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input rf_clock;
  input \data_out_reg[0]_0 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [7:0]DI;
  wire \FSM_onehot_state[5]_i_10_n_0 ;
  wire \FSM_onehot_state[5]_i_11_n_0 ;
  wire \FSM_onehot_state[5]_i_12_n_0 ;
  wire \FSM_onehot_state[5]_i_13_n_0 ;
  wire \FSM_onehot_state[5]_i_5_n_0 ;
  wire \FSM_onehot_state[5]_i_6_n_0 ;
  wire \FSM_onehot_state[5]_i_7_n_0 ;
  wire \FSM_onehot_state[5]_i_8_n_0 ;
  wire \FSM_onehot_state[5]_i_9_n_0 ;
  wire [0:0]\FSM_onehot_state_reg[0] ;
  wire [0:0]\FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[4] ;
  wire [3:0]\FSM_onehot_state_reg[5] ;
  wire [31:0]Q;
  wire [7:0]S;
  wire \count[31]_i_5_n_0 ;
  wire \count_reg[0] ;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_1 ;
  wire \count_reg[1] ;
  wire \count_reg[1]_0 ;
  wire [7:0]\count_reg[31] ;
  wire \data_out[31]_i_1__1_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire [7:0]\data_out_reg[14]_0 ;
  wire [2:0]\data_out_reg[31]_0 ;
  wire [7:0]\data_out_reg[31]_1 ;
  wire [3:0]\data_out_reg[31]_2 ;
  wire [30:0]in19;
  wire [31:0]post_delay;
  wire rf_clock;
  wire state;
  wire state_i_1__3_n_0;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg[5] [2]),
        .I1(\FSM_onehot_state[5]_i_5_n_0 ),
        .O(\FSM_onehot_state_reg[3] [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[5]_i_10 
       (.I0(post_delay[17]),
        .I1(post_delay[12]),
        .I2(post_delay[31]),
        .I3(post_delay[28]),
        .O(\FSM_onehot_state[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[5]_i_11 
       (.I0(post_delay[8]),
        .I1(post_delay[7]),
        .I2(post_delay[29]),
        .I3(post_delay[26]),
        .O(\FSM_onehot_state[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[5]_i_12 
       (.I0(post_delay[22]),
        .I1(post_delay[23]),
        .I2(post_delay[10]),
        .I3(post_delay[11]),
        .O(\FSM_onehot_state[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[5]_i_13 
       (.I0(post_delay[4]),
        .I1(post_delay[2]),
        .I2(post_delay[18]),
        .I3(post_delay[0]),
        .O(\FSM_onehot_state[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_state[5]_i_2 
       (.I0(\FSM_onehot_state_reg[5] [2]),
        .I1(\FSM_onehot_state[5]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\data_out_reg[31]_2 [0]),
        .I4(\FSM_onehot_state_reg[5] [3]),
        .O(\FSM_onehot_state_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \FSM_onehot_state[5]_i_4 
       (.I0(CO),
        .I1(\FSM_onehot_state_reg[0] ),
        .I2(\FSM_onehot_state_reg[5] [3]),
        .I3(\FSM_onehot_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_1 ),
        .I5(\FSM_onehot_state_reg[5] [1]),
        .O(\FSM_onehot_state_reg[4] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_onehot_state[5]_i_5 
       (.I0(\FSM_onehot_state[5]_i_6_n_0 ),
        .I1(\FSM_onehot_state[5]_i_7_n_0 ),
        .I2(\FSM_onehot_state[5]_i_8_n_0 ),
        .I3(\FSM_onehot_state[5]_i_9_n_0 ),
        .O(\FSM_onehot_state[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[5]_i_6 
       (.I0(post_delay[21]),
        .I1(post_delay[30]),
        .I2(post_delay[15]),
        .I3(post_delay[14]),
        .I4(\FSM_onehot_state[5]_i_10_n_0 ),
        .O(\FSM_onehot_state[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[5]_i_7 
       (.I0(post_delay[13]),
        .I1(post_delay[16]),
        .I2(post_delay[25]),
        .I3(post_delay[24]),
        .I4(\FSM_onehot_state[5]_i_11_n_0 ),
        .O(\FSM_onehot_state[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_state[5]_i_8 
       (.I0(post_delay[20]),
        .I1(post_delay[27]),
        .I2(post_delay[6]),
        .I3(post_delay[9]),
        .I4(\FSM_onehot_state[5]_i_12_n_0 ),
        .O(\FSM_onehot_state[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[5]_i_9 
       (.I0(post_delay[17]),
        .I1(\FSM_onehot_state[5]_i_13_n_0 ),
        .I2(post_delay[19]),
        .I3(post_delay[5]),
        .I4(post_delay[3]),
        .I5(post_delay[1]),
        .O(\FSM_onehot_state[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFFFF4FF)) 
    \count[0]_i_1 
       (.I0(\FSM_onehot_state[5]_i_5_n_0 ),
        .I1(\count_reg[0] ),
        .I2(\count_reg[0]_0 ),
        .I3(\count_reg[0]_1 ),
        .I4(\count[31]_i_5_n_0 ),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[10]_i_1 
       (.I0(in19[9]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[11]_i_1 
       (.I0(in19[10]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[12]_i_1 
       (.I0(in19[11]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[13]_i_1 
       (.I0(in19[12]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[14]_i_1 
       (.I0(in19[13]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[15]_i_1 
       (.I0(in19[14]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[16]_i_1 
       (.I0(in19[15]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[17]_i_1 
       (.I0(in19[16]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[18]_i_1 
       (.I0(in19[17]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[19]_i_1 
       (.I0(in19[18]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[1]_i_1 
       (.I0(in19[0]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[20]_i_1 
       (.I0(in19[19]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[21]_i_1 
       (.I0(in19[20]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[22]_i_1 
       (.I0(in19[21]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[23]_i_1 
       (.I0(in19[22]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[24]_i_1 
       (.I0(in19[23]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[25]_i_1 
       (.I0(in19[24]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[26]_i_1 
       (.I0(in19[25]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[27]_i_1 
       (.I0(in19[26]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[28]_i_1 
       (.I0(in19[27]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[29]_i_1 
       (.I0(in19[28]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[2]_i_1 
       (.I0(in19[1]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[30]_i_1 
       (.I0(in19[29]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[31]_i_2 
       (.I0(in19[30]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hABAA)) 
    \count[31]_i_5 
       (.I0(\FSM_onehot_state_reg[5] [1]),
        .I1(CO),
        .I2(\FSM_onehot_state_reg[0] ),
        .I3(\FSM_onehot_state_reg[5] [3]),
        .O(\count[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[3]_i_1 
       (.I0(in19[2]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[4]_i_1 
       (.I0(in19[3]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[5]_i_1 
       (.I0(in19[4]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[6]_i_1 
       (.I0(in19[5]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[7]_i_1 
       (.I0(in19[6]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[8]_i_1 
       (.I0(in19[7]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hA8A888A8AAAAAAAA)) 
    \count[9]_i_1 
       (.I0(in19[8]),
        .I1(\count[31]_i_5_n_0 ),
        .I2(\FSM_onehot_state_reg[5] [0]),
        .I3(\count_reg[1] ),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[1]_0 ),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h08)) 
    \data_out[31]_i_1__1 
       (.I0(\data_out_reg[31]_2 [3]),
        .I1(\data_out_reg[31]_2 [2]),
        .I2(state),
        .O(\data_out[31]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[1]),
        .Q(post_delay[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[11]),
        .Q(post_delay[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[12]),
        .Q(post_delay[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[13]),
        .Q(post_delay[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[14]),
        .Q(post_delay[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[15]),
        .Q(post_delay[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[16]),
        .Q(post_delay[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[17]),
        .Q(post_delay[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[18]),
        .Q(post_delay[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[19]),
        .Q(post_delay[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[20]),
        .Q(post_delay[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[2]),
        .Q(post_delay[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[21]),
        .Q(post_delay[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[22]),
        .Q(post_delay[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[23]),
        .Q(post_delay[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[24]),
        .Q(post_delay[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[25]),
        .Q(post_delay[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[26]),
        .Q(post_delay[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[27]),
        .Q(post_delay[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[28]),
        .Q(post_delay[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[29]),
        .Q(post_delay[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[30]),
        .Q(post_delay[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[3]),
        .Q(post_delay[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[31]),
        .Q(post_delay[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(\data_out_reg[31]_2 [1]),
        .Q(post_delay[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[4]),
        .Q(post_delay[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[5]),
        .Q(post_delay[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[6]),
        .Q(post_delay[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[7]),
        .Q(post_delay[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[8]),
        .Q(post_delay[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[9]),
        .Q(post_delay[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__1_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(post_delay[10]),
        .Q(post_delay[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_10__0
       (.I0(post_delay[29]),
        .I1(Q[29]),
        .I2(post_delay[28]),
        .I3(Q[28]),
        .O(\data_out_reg[31]_1 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_11__0
       (.I0(post_delay[26]),
        .I1(Q[26]),
        .I2(post_delay[27]),
        .I3(Q[27]),
        .O(\data_out_reg[31]_1 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_12__0
       (.I0(post_delay[25]),
        .I1(Q[25]),
        .I2(post_delay[24]),
        .I3(Q[24]),
        .O(\data_out_reg[31]_1 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_13__0
       (.I0(post_delay[23]),
        .I1(Q[23]),
        .I2(post_delay[22]),
        .I3(Q[22]),
        .O(\data_out_reg[31]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_14__0
       (.I0(post_delay[20]),
        .I1(Q[20]),
        .I2(post_delay[21]),
        .I3(Q[21]),
        .O(\data_out_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_15__0
       (.I0(post_delay[19]),
        .I1(Q[19]),
        .I2(post_delay[18]),
        .I3(Q[18]),
        .O(\data_out_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_16__0
       (.I0(post_delay[17]),
        .I1(Q[17]),
        .I2(post_delay[16]),
        .I3(Q[16]),
        .O(\data_out_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_1__1
       (.I0(post_delay[31]),
        .I1(Q[31]),
        .I2(post_delay[30]),
        .I3(Q[30]),
        .O(\data_out_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__2
       (.I0(Q[31]),
        .I1(post_delay[31]),
        .I2(Q[30]),
        .I3(post_delay[30]),
        .O(\count_reg[31] [7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__1
       (.I0(Q[28]),
        .I1(post_delay[28]),
        .I2(Q[29]),
        .I3(post_delay[29]),
        .I4(post_delay[27]),
        .I5(Q[27]),
        .O(\data_out_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_2__2
       (.I0(Q[29]),
        .I1(post_delay[29]),
        .I2(Q[28]),
        .I3(post_delay[28]),
        .O(\count_reg[31] [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_3__1
       (.I0(Q[27]),
        .I1(post_delay[27]),
        .I2(Q[26]),
        .I3(post_delay[26]),
        .O(\count_reg[31] [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__2
       (.I0(post_delay[26]),
        .I1(Q[26]),
        .I2(Q[24]),
        .I3(post_delay[24]),
        .I4(Q[25]),
        .I5(post_delay[25]),
        .O(\data_out_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_4__0
       (.I0(Q[25]),
        .I1(post_delay[25]),
        .I2(Q[24]),
        .I3(post_delay[24]),
        .O(\count_reg[31] [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_5__0
       (.I0(Q[23]),
        .I1(post_delay[23]),
        .I2(Q[22]),
        .I3(post_delay[22]),
        .O(\count_reg[31] [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_6__0
       (.I0(Q[21]),
        .I1(post_delay[21]),
        .I2(Q[20]),
        .I3(post_delay[20]),
        .O(\count_reg[31] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_7__0
       (.I0(Q[19]),
        .I1(post_delay[19]),
        .I2(Q[18]),
        .I3(post_delay[18]),
        .O(\count_reg[31] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_8__0
       (.I0(Q[17]),
        .I1(post_delay[17]),
        .I2(Q[16]),
        .I3(post_delay[16]),
        .O(\count_reg[31] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_9__0
       (.I0(post_delay[31]),
        .I1(Q[31]),
        .I2(post_delay[30]),
        .I3(Q[30]),
        .O(\data_out_reg[31]_1 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__0
       (.I0(post_delay[13]),
        .I1(Q[13]),
        .I2(post_delay[12]),
        .I3(Q[12]),
        .O(\data_out_reg[14]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__0
       (.I0(post_delay[11]),
        .I1(Q[11]),
        .I2(post_delay[10]),
        .I3(Q[10]),
        .O(\data_out_reg[14]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__0
       (.I0(post_delay[8]),
        .I1(Q[8]),
        .I2(post_delay[9]),
        .I3(Q[9]),
        .O(\data_out_reg[14]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__0
       (.I0(post_delay[7]),
        .I1(Q[7]),
        .I2(post_delay[6]),
        .I3(Q[6]),
        .O(\data_out_reg[14]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__0
       (.I0(post_delay[5]),
        .I1(Q[5]),
        .I2(post_delay[4]),
        .I3(Q[4]),
        .O(\data_out_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__0
       (.I0(post_delay[2]),
        .I1(Q[2]),
        .I2(post_delay[3]),
        .I3(Q[3]),
        .O(\data_out_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__0
       (.I0(post_delay[1]),
        .I1(Q[1]),
        .I2(post_delay[0]),
        .I3(Q[0]),
        .O(\data_out_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__1
       (.I0(Q[15]),
        .I1(post_delay[15]),
        .I2(Q[14]),
        .I3(post_delay[14]),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(Q[22]),
        .I1(post_delay[22]),
        .I2(Q[23]),
        .I3(post_delay[23]),
        .I4(post_delay[21]),
        .I5(Q[21]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__1
       (.I0(Q[13]),
        .I1(post_delay[13]),
        .I2(Q[12]),
        .I3(post_delay[12]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(post_delay[20]),
        .I1(Q[20]),
        .I2(Q[18]),
        .I3(post_delay[18]),
        .I4(Q[19]),
        .I5(post_delay[19]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(Q[16]),
        .I1(post_delay[16]),
        .I2(Q[17]),
        .I3(post_delay[17]),
        .I4(post_delay[15]),
        .I5(Q[15]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__2
       (.I0(Q[11]),
        .I1(post_delay[11]),
        .I2(Q[10]),
        .I3(post_delay[10]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(post_delay[14]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(post_delay[12]),
        .I4(Q[13]),
        .I5(post_delay[13]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__2
       (.I0(Q[9]),
        .I1(post_delay[9]),
        .I2(Q[8]),
        .I3(post_delay[8]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_5__1
       (.I0(Q[10]),
        .I1(post_delay[10]),
        .I2(Q[11]),
        .I3(post_delay[11]),
        .I4(post_delay[9]),
        .I5(Q[9]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__2
       (.I0(Q[7]),
        .I1(post_delay[7]),
        .I2(Q[6]),
        .I3(post_delay[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_6__1
       (.I0(post_delay[8]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(post_delay[6]),
        .I4(Q[7]),
        .I5(post_delay[7]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__2
       (.I0(Q[5]),
        .I1(post_delay[5]),
        .I2(Q[4]),
        .I3(post_delay[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_7__1
       (.I0(Q[4]),
        .I1(post_delay[4]),
        .I2(Q[5]),
        .I3(post_delay[5]),
        .I4(post_delay[3]),
        .I5(Q[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__2
       (.I0(Q[3]),
        .I1(post_delay[3]),
        .I2(Q[2]),
        .I3(post_delay[2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_8__1
       (.I0(post_delay[2]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(post_delay[0]),
        .I4(Q[1]),
        .I5(post_delay[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__2
       (.I0(Q[1]),
        .I1(post_delay[1]),
        .I2(Q[0]),
        .I3(post_delay[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__0
       (.I0(post_delay[14]),
        .I1(Q[14]),
        .I2(post_delay[15]),
        .I3(Q[15]),
        .O(\data_out_reg[14]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    state_i_1__3
       (.I0(\data_out_reg[31]_2 [3]),
        .I1(\data_out_reg[31]_2 [2]),
        .O(state_i_1__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(\data_out_reg[0]_0 ),
        .D(state_i_1__3_n_0),
        .Q(state));
endmodule

(* ORIG_REF_NAME = "shift_register" *) 
module top_level_rfsoc_data_pipeline_4_0_shift_register__parameterized0_2
   (S,
    \data_out_reg[14]_0 ,
    DI,
    \data_out_reg[31]_0 ,
    \count_reg[31] ,
    \data_out_reg[31]_1 ,
    E,
    D,
    Q,
    rf_resetn,
    \count_reg[0] ,
    \count_reg[0]_0 ,
    \count_reg[0]_1 ,
    CO,
    \count_reg[0]_2 ,
    \count_reg[0]_3 ,
    \count_reg[0]_4 ,
    \data_out_reg[31]_2 ,
    rf_clock,
    \data_out_reg[0]_0 );
  output [7:0]S;
  output [7:0]\data_out_reg[14]_0 ;
  output [7:0]DI;
  output [2:0]\data_out_reg[31]_0 ;
  output [7:0]\count_reg[31] ;
  output [7:0]\data_out_reg[31]_1 ;
  output [0:0]E;
  output [1:0]D;
  input [31:0]Q;
  input rf_resetn;
  input [4:0]\count_reg[0] ;
  input \count_reg[0]_0 ;
  input \count_reg[0]_1 ;
  input [0:0]CO;
  input [0:0]\count_reg[0]_2 ;
  input [0:0]\count_reg[0]_3 ;
  input [0:0]\count_reg[0]_4 ;
  input [3:0]\data_out_reg[31]_2 ;
  input rf_clock;
  input \data_out_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_state[1]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_3_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_3_n_0 ;
  wire \FSM_onehot_state[2]_i_4_n_0 ;
  wire \FSM_onehot_state[2]_i_5_n_0 ;
  wire \FSM_onehot_state[2]_i_6_n_0 ;
  wire \FSM_onehot_state[2]_i_7_n_0 ;
  wire \FSM_onehot_state[2]_i_8_n_0 ;
  wire [31:0]Q;
  wire [7:0]S;
  wire \count[31]_i_3_n_0 ;
  wire [4:0]\count_reg[0] ;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_1 ;
  wire [0:0]\count_reg[0]_2 ;
  wire [0:0]\count_reg[0]_3 ;
  wire [0:0]\count_reg[0]_4 ;
  wire [7:0]\count_reg[31] ;
  wire \data_out[31]_i_1__0_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire [7:0]\data_out_reg[14]_0 ;
  wire [2:0]\data_out_reg[31]_0 ;
  wire [7:0]\data_out_reg[31]_1 ;
  wire [3:0]\data_out_reg[31]_2 ;
  wire rf_clock;
  wire rf_resetn;
  wire state;
  wire state_i_1__1_n_0;
  wire [31:0]zeros;

  LUT4 #(
    .INIT(16'h00D0)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state[2]_i_3_n_0 ),
        .I1(\FSM_onehot_state[1]_i_2_n_0 ),
        .I2(\count_reg[0] [0]),
        .I3(\data_out_reg[31]_2 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(zeros[12]),
        .I1(zeros[17]),
        .I2(zeros[13]),
        .I3(zeros[14]),
        .I4(\FSM_onehot_state[1]_i_3_n_0 ),
        .O(\FSM_onehot_state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[1]_i_3 
       (.I0(zeros[11]),
        .I1(zeros[9]),
        .I2(zeros[10]),
        .I3(zeros[7]),
        .O(\FSM_onehot_state[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\count_reg[0] [1]),
        .I1(\FSM_onehot_state[2]_i_2_n_0 ),
        .I2(\FSM_onehot_state[2]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state[1]_i_2_n_0 ),
        .I1(zeros[14]),
        .I2(zeros[26]),
        .I3(zeros[8]),
        .I4(\data_out_reg[31]_2 [0]),
        .I5(\count_reg[0] [0]),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_state[2]_i_3 
       (.I0(\FSM_onehot_state[2]_i_4_n_0 ),
        .I1(zeros[22]),
        .I2(zeros[2]),
        .I3(zeros[17]),
        .I4(zeros[3]),
        .I5(\FSM_onehot_state[2]_i_5_n_0 ),
        .O(\FSM_onehot_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[2]_i_4 
       (.I0(zeros[0]),
        .I1(zeros[19]),
        .I2(zeros[20]),
        .I3(zeros[30]),
        .I4(\FSM_onehot_state[2]_i_6_n_0 ),
        .O(\FSM_onehot_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_state[2]_i_5 
       (.I0(\FSM_onehot_state[2]_i_7_n_0 ),
        .I1(\FSM_onehot_state[2]_i_8_n_0 ),
        .I2(zeros[31]),
        .I3(zeros[21]),
        .I4(zeros[28]),
        .I5(zeros[4]),
        .O(\FSM_onehot_state[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[2]_i_6 
       (.I0(zeros[16]),
        .I1(zeros[5]),
        .I2(zeros[27]),
        .I3(zeros[15]),
        .O(\FSM_onehot_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \FSM_onehot_state[2]_i_7 
       (.I0(zeros[7]),
        .I1(zeros[6]),
        .I2(zeros[8]),
        .I3(zeros[29]),
        .I4(zeros[18]),
        .I5(zeros[26]),
        .O(\FSM_onehot_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[2]_i_8 
       (.I0(zeros[24]),
        .I1(zeros[1]),
        .I2(zeros[25]),
        .I3(zeros[23]),
        .O(\FSM_onehot_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \count[31]_i_1 
       (.I0(\count[31]_i_3_n_0 ),
        .I1(rf_resetn),
        .I2(\count_reg[0] [4]),
        .I3(\count_reg[0] [2]),
        .I4(\count_reg[0]_0 ),
        .I5(\count_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFDFDFD00FDFDFDFD)) 
    \count[31]_i_3 
       (.I0(\count_reg[0] [3]),
        .I1(CO),
        .I2(\count_reg[0]_2 ),
        .I3(\count_reg[0]_3 ),
        .I4(\count_reg[0]_4 ),
        .I5(\count_reg[0] [1]),
        .O(\count[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \data_out[31]_i_1__0 
       (.I0(\data_out_reg[31]_2 [3]),
        .I1(\data_out_reg[31]_2 [2]),
        .I2(state),
        .O(\data_out[31]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[1]),
        .Q(zeros[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[11]),
        .Q(zeros[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[12]),
        .Q(zeros[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[13]),
        .Q(zeros[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[14]),
        .Q(zeros[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[15]),
        .Q(zeros[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[16]),
        .Q(zeros[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[17]),
        .Q(zeros[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[18]),
        .Q(zeros[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[19]),
        .Q(zeros[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[20]),
        .Q(zeros[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[2]),
        .Q(zeros[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[21]),
        .Q(zeros[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[22]),
        .Q(zeros[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[23]),
        .Q(zeros[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[24]),
        .Q(zeros[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[25]),
        .Q(zeros[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[26]),
        .Q(zeros[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[27]),
        .Q(zeros[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[28]),
        .Q(zeros[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[29]),
        .Q(zeros[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[30]),
        .Q(zeros[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[3]),
        .Q(zeros[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[31]),
        .Q(zeros[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(\data_out_reg[31]_2 [1]),
        .Q(zeros[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[4]),
        .Q(zeros[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[5]),
        .Q(zeros[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[6]),
        .Q(zeros[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[7]),
        .Q(zeros[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[8]),
        .Q(zeros[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[9]),
        .Q(zeros[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(rf_clock),
        .CE(\data_out[31]_i_1__0_n_0 ),
        .CLR(\data_out_reg[0]_0 ),
        .D(zeros[10]),
        .Q(zeros[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_1__0
       (.I0(zeros[31]),
        .I1(Q[31]),
        .I2(zeros[30]),
        .I3(Q[30]),
        .O(\data_out_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(Q[28]),
        .I1(zeros[28]),
        .I2(Q[29]),
        .I3(zeros[29]),
        .I4(zeros[27]),
        .I5(Q[27]),
        .O(\data_out_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__0
       (.I0(zeros[26]),
        .I1(Q[26]),
        .I2(Q[24]),
        .I3(zeros[24]),
        .I4(Q[25]),
        .I5(zeros[25]),
        .O(\data_out_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(Q[22]),
        .I1(zeros[22]),
        .I2(Q[23]),
        .I3(zeros[23]),
        .I4(zeros[21]),
        .I5(Q[21]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(zeros[20]),
        .I1(Q[20]),
        .I2(Q[18]),
        .I3(zeros[18]),
        .I4(Q[19]),
        .I5(zeros[19]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(Q[16]),
        .I1(zeros[16]),
        .I2(Q[17]),
        .I3(zeros[17]),
        .I4(zeros[15]),
        .I5(Q[15]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(zeros[14]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(zeros[12]),
        .I4(Q[13]),
        .I5(zeros[13]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_5__0
       (.I0(Q[10]),
        .I1(zeros[10]),
        .I2(Q[11]),
        .I3(zeros[11]),
        .I4(zeros[9]),
        .I5(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_6__0
       (.I0(zeros[8]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(zeros[6]),
        .I4(Q[7]),
        .I5(zeros[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_7__0
       (.I0(Q[4]),
        .I1(zeros[4]),
        .I2(Q[5]),
        .I3(zeros[5]),
        .I4(zeros[3]),
        .I5(Q[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_8__0
       (.I0(zeros[2]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(zeros[0]),
        .I4(Q[1]),
        .I5(zeros[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_1
       (.I0(Q[31]),
        .I1(zeros[31]),
        .I2(Q[30]),
        .I3(zeros[30]),
        .O(\count_reg[31] [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_10
       (.I0(zeros[29]),
        .I1(Q[29]),
        .I2(zeros[28]),
        .I3(Q[28]),
        .O(\data_out_reg[31]_1 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_11
       (.I0(zeros[26]),
        .I1(Q[26]),
        .I2(zeros[27]),
        .I3(Q[27]),
        .O(\data_out_reg[31]_1 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_12
       (.I0(zeros[25]),
        .I1(Q[25]),
        .I2(zeros[24]),
        .I3(Q[24]),
        .O(\data_out_reg[31]_1 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_13
       (.I0(zeros[23]),
        .I1(Q[23]),
        .I2(zeros[22]),
        .I3(Q[22]),
        .O(\data_out_reg[31]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_14
       (.I0(zeros[20]),
        .I1(Q[20]),
        .I2(zeros[21]),
        .I3(Q[21]),
        .O(\data_out_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_15
       (.I0(zeros[19]),
        .I1(Q[19]),
        .I2(zeros[18]),
        .I3(Q[18]),
        .O(\data_out_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_16
       (.I0(zeros[17]),
        .I1(Q[17]),
        .I2(zeros[16]),
        .I3(Q[16]),
        .O(\data_out_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_2
       (.I0(Q[29]),
        .I1(zeros[29]),
        .I2(Q[28]),
        .I3(zeros[28]),
        .O(\count_reg[31] [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_3
       (.I0(Q[27]),
        .I1(zeros[27]),
        .I2(Q[26]),
        .I3(zeros[26]),
        .O(\count_reg[31] [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_4
       (.I0(Q[25]),
        .I1(zeros[25]),
        .I2(Q[24]),
        .I3(zeros[24]),
        .O(\count_reg[31] [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_5
       (.I0(Q[23]),
        .I1(zeros[23]),
        .I2(Q[22]),
        .I3(zeros[22]),
        .O(\count_reg[31] [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_6
       (.I0(Q[21]),
        .I1(zeros[21]),
        .I2(Q[20]),
        .I3(zeros[20]),
        .O(\count_reg[31] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_7
       (.I0(Q[19]),
        .I1(zeros[19]),
        .I2(Q[18]),
        .I3(zeros[18]),
        .O(\count_reg[31] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry__0_i_8
       (.I0(Q[17]),
        .I1(zeros[17]),
        .I2(Q[16]),
        .I3(zeros[16]),
        .O(\count_reg[31] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__0_i_9
       (.I0(zeros[31]),
        .I1(Q[31]),
        .I2(zeros[30]),
        .I3(Q[30]),
        .O(\data_out_reg[31]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_1
       (.I0(Q[15]),
        .I1(zeros[15]),
        .I2(Q[14]),
        .I3(zeros[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_10
       (.I0(zeros[13]),
        .I1(Q[13]),
        .I2(zeros[12]),
        .I3(Q[12]),
        .O(\data_out_reg[14]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_11
       (.I0(zeros[11]),
        .I1(Q[11]),
        .I2(zeros[10]),
        .I3(Q[10]),
        .O(\data_out_reg[14]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_12
       (.I0(zeros[8]),
        .I1(Q[8]),
        .I2(zeros[9]),
        .I3(Q[9]),
        .O(\data_out_reg[14]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_13
       (.I0(zeros[7]),
        .I1(Q[7]),
        .I2(zeros[6]),
        .I3(Q[6]),
        .O(\data_out_reg[14]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_14
       (.I0(zeros[5]),
        .I1(Q[5]),
        .I2(zeros[4]),
        .I3(Q[4]),
        .O(\data_out_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_15
       (.I0(zeros[2]),
        .I1(Q[2]),
        .I2(zeros[3]),
        .I3(Q[3]),
        .O(\data_out_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_16
       (.I0(zeros[1]),
        .I1(Q[1]),
        .I2(zeros[0]),
        .I3(Q[0]),
        .O(\data_out_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_2
       (.I0(Q[13]),
        .I1(zeros[13]),
        .I2(Q[12]),
        .I3(zeros[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_3
       (.I0(Q[11]),
        .I1(zeros[11]),
        .I2(Q[10]),
        .I3(zeros[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_4
       (.I0(Q[9]),
        .I1(zeros[9]),
        .I2(Q[8]),
        .I3(zeros[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_5
       (.I0(Q[7]),
        .I1(zeros[7]),
        .I2(Q[6]),
        .I3(zeros[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_6
       (.I0(Q[5]),
        .I1(zeros[5]),
        .I2(Q[4]),
        .I3(zeros[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_7
       (.I0(Q[3]),
        .I1(zeros[3]),
        .I2(Q[2]),
        .I3(zeros[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    state1_carry_i_8
       (.I0(Q[1]),
        .I1(zeros[1]),
        .I2(Q[0]),
        .I3(zeros[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry_i_9
       (.I0(zeros[14]),
        .I1(Q[14]),
        .I2(zeros[15]),
        .I3(Q[15]),
        .O(\data_out_reg[14]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    state_i_1__1
       (.I0(\data_out_reg[31]_2 [3]),
        .I1(\data_out_reg[31]_2 [2]),
        .O(state_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(rf_clock),
        .CE(1'b1),
        .CLR(\data_out_reg[0]_0 ),
        .D(state_i_1__1_n_0),
        .Q(state));
endmodule

(* CHECK_LICENSE_TYPE = "top_level_rfsoc_data_pipeline_1_0,rfsoc_data_pipeline,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "IPI" *) 
(* X_CORE_INFO = "rfsoc_data_pipeline,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module top_level_rfsoc_data_pipeline_4_0
   (S_AXIS_tdata,
    S_AXIS_tready,
    S_AXIS_tvalid,
    ext_trigger,
    gpio_in,
    is_selected,
    m_axis_tdata,
    m_axis_tready,
    m_axis_tvalid,
    microblaze_clk,
    microblaze_resetn,
    pipeline_active,
    rf_clock,
    rf_resetn);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]S_AXIS_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output S_AXIS_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, LAYERED_METADATA undef, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN top_level_clk_wiz_1_0_clk_out1, INSERT_VIP 0" *) input S_AXIS_tvalid;
  input ext_trigger;
  input [15:0]gpio_in;
  input is_selected;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [255:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, LAYERED_METADATA undef, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN top_level_usp_rf_data_converter_0_0_clk_dac0, INSERT_VIP 0" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.MICROBLAZE_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.MICROBLAZE_CLK, FREQ_HZ 100000000, PHASE 0.000, ASSOCIATED_BUSIF S_AXIS, ASSOCIATED_RESET microblaze_resetn, CLK_DOMAIN top_level_clk_wiz_1_0_clk_out1, INSERT_VIP 0" *) input microblaze_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.MICROBLAZE_RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.MICROBLAZE_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input microblaze_resetn;
  output pipeline_active;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.RF_CLOCK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.RF_CLOCK, FREQ_HZ 250000000, PHASE 0.000, ASSOCIATED_BUSIF m_axis, ASSOCIATED_RESET rf_resetn, CLK_DOMAIN top_level_usp_rf_data_converter_0_0_clk_dac0, INSERT_VIP 0" *) input rf_clock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.RF_RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.RF_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rf_resetn;

  wire [31:0]S_AXIS_tdata;
  wire S_AXIS_tready;
  wire S_AXIS_tvalid;
  wire ext_trigger;
  wire [15:0]gpio_in;
  wire is_selected;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire microblaze_clk;
  wire microblaze_resetn;
  wire pipeline_active;
  wire rf_clock;
  wire rf_resetn;

  (* HW_HANDOFF = "rfsoc_data_pipeline.hwdef" *) 
  top_level_rfsoc_data_pipeline_4_0_rfsoc_data_pipeline inst
       (.S_AXIS_tdata(S_AXIS_tdata),
        .S_AXIS_tready(S_AXIS_tready),
        .S_AXIS_tvalid(S_AXIS_tvalid),
        .ext_trigger(ext_trigger),
        .gpio_in(gpio_in),
        .is_selected(is_selected),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .microblaze_clk(microblaze_clk),
        .microblaze_resetn(microblaze_resetn),
        .pipeline_active(pipeline_active),
        .rf_clock(rf_clock),
        .rf_resetn(rf_resetn));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[4] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\dest_graysync_ff[4] [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized0__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[4] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\dest_graysync_ff[4] [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[2] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized1__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[2] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__10
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__7
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__8
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__9
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [1:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_fwft.count_en ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hAAAAA6555AAAAAAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn_11
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [1:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_fwft.count_en ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hAAAAA6555AAAAAAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0
   (src_in_bin,
    Q,
    E,
    \src_gray_ff_reg[4] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [4:0]src_in_bin;
  output [3:0]Q;
  output [0:0]E;
  input [1:0]\src_gray_ff_reg[4] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [4:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hEEE71118)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[4]));
  LUT6 #(
    .INIT(64'hF8FEFAFF07010500)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\src_gray_ff_reg[4] [0]),
        .I5(Q[3]),
        .O(src_in_bin[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h8ECF7130)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(Q[2]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(Q[1]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hEEE6E2E0)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(\src_gray_ff_reg[4] [0]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_12
   (src_in_bin,
    Q,
    E,
    \src_gray_ff_reg[4] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    SR,
    rd_clk);
  output [4:0]src_in_bin;
  output [3:0]Q;
  output [0:0]E;
  input [1:0]\src_gray_ff_reg[4] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [4:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hEEE71118)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[4]));
  LUT6 #(
    .INIT(64'hF8FEFAFF07010500)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\src_gray_ff_reg[4] [0]),
        .I5(Q[3]),
        .O(src_in_bin[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h8ECF7130)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(Q[2]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(\src_gray_ff_reg[4] [1]),
        .I3(Q[1]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hEEE6E2E0)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(\src_gray_ff_reg[4] [0]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_15
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [4:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_18
   (leaving_empty0,
    Q,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_wr_en_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    clr_full,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output leaving_empty0;
  output [3:0]Q;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_wr_en_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input clr_full;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000000FFF0088)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_i),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFABAFBBBFBBBFBBB)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I3(leaving_empty0),
        .I4(going_full1),
        .I5(ram_wr_en_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_21
   (ram_empty_i0,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    E,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \count_value_i_reg[3]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [3:0]Q;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input [0:0]E;
  input ram_empty_i;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [0:0]\count_value_i_reg[3]_0 ;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_7
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [4:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    SR,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]SR;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_13
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    SR,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]SR;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_16
   (\count_value_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_19
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_22
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_8
   (\count_value_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized2
   (\count_value_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized2_17
   (\count_value_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized3
   (Q,
    leaving_empty0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 ,
    ram_wr_en_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [11:0]Q;
  output leaving_empty0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 ;
  input [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 ;
  input ram_wr_en_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [11:0]Q;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_1__1_n_0 ;
  wire \count_value_i[11]_i_1__1_n_0 ;
  wire \count_value_i[11]_i_2__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_2__1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ;
  wire [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 ;
  wire [11:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__1 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__1_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__1_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000000FFF0088)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_i),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFABAFBBBFBBBFBBB)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(leaving_empty0),
        .I4(going_full1),
        .I5(ram_wr_en_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [9]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [9]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized3_3
   (ram_empty_i0,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_i,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[11]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    wr_clk);
  output ram_empty_i0;
  output [11:0]Q;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_i;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[11]_0 ;
  input rst_d1;
  input [11:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input wr_clk;

  wire [11:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[10]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [11:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__0 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__0_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[11]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_i),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [9]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [11]),
        .I3(Q[11]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [10]),
        .I5(Q[10]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized4
   (Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [11:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [11:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_1__2_n_0 ;
  wire \count_value_i[11]_i_1__2_n_0 ;
  wire \count_value_i[11]_i_2__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_2__2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__2 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__2_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized4_4
   (Q,
    ram_wr_en_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    wr_clk);
  output [11:0]Q;
  input ram_wr_en_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input wr_clk;

  wire [11:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_1_n_0 ;
  wire \count_value_i[11]_i_1_n_0 ;
  wire \count_value_i[11]_i_2_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* AXIS_DATA_WIDTH = "44" *) (* AXIS_FINAL_DATA_WIDTH = "44" *) (* CDC_SYNC_STAGES = "3" *) 
(* CLOCKING_MODE = "common_clock" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
(* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) (* EN_ALMOST_FULL_INT = "1'b0" *) 
(* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "16" *) (* FIFO_MEMORY_TYPE = "auto" *) 
(* LOG_DEPTH_AXIS = "4" *) (* PACKET_FIFO = "false" *) (* PKT_SIZE_LT8 = "1'b0" *) 
(* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_PKT_MODE = "0" *) 
(* RD_DATA_COUNT_WIDTH = "5" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* TDATA_OFFSET = "32" *) (* TDATA_WIDTH = "32" *) (* TDEST_OFFSET = "42" *) 
(* TDEST_WIDTH = "1" *) (* TID_OFFSET = "41" *) (* TID_WIDTH = "1" *) 
(* TKEEP_OFFSET = "40" *) (* TSTRB_OFFSET = "36" *) (* TUSER_MAX_WIDTH = "4053" *) 
(* TUSER_OFFSET = "43" *) (* TUSER_WIDTH = "1" *) (* USE_ADV_FEATURES = "825241648" *) 
(* USE_ADV_FEATURES_INT = "825241648" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [4:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [4:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[4] = \<const0> ;
  assign rd_data_count_axis[3] = \<const0> ;
  assign rd_data_count_axis[2] = \<const0> ;
  assign rd_data_count_axis[1] = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  assign wr_data_count_axis[4] = \<const0> ;
  assign wr_data_count_axis[3] = \<const0> ;
  assign wr_data_count_axis[2] = \<const0> ;
  assign wr_data_count_axis[1] = \<const0> ;
  assign wr_data_count_axis[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__2 \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "704" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "44" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "44" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* AXIS_DATA_WIDTH = "324" *) (* AXIS_FINAL_DATA_WIDTH = "324" *) (* CDC_SYNC_STAGES = "3" *) 
(* CLOCKING_MODE = "independent_clock" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
(* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) (* EN_ALMOST_FULL_INT = "1'b0" *) 
(* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "16" *) (* FIFO_MEMORY_TYPE = "auto" *) 
(* LOG_DEPTH_AXIS = "4" *) (* ORIG_REF_NAME = "xpm_fifo_axis" *) (* PACKET_FIFO = "false" *) 
(* PKT_SIZE_LT8 = "1'b0" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) 
(* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) 
(* P_PKT_MODE = "0" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* TDATA_OFFSET = "256" *) (* TDATA_WIDTH = "256" *) 
(* TDEST_OFFSET = "322" *) (* TDEST_WIDTH = "1" *) (* TID_OFFSET = "321" *) 
(* TID_WIDTH = "1" *) (* TKEEP_OFFSET = "320" *) (* TSTRB_OFFSET = "288" *) 
(* TUSER_MAX_WIDTH = "3773" *) (* TUSER_OFFSET = "323" *) (* TUSER_WIDTH = "1" *) 
(* USE_ADV_FEATURES = "825241648" *) (* USE_ADV_FEATURES_INT = "825241648" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis__parameterized0
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [255:0]s_axis_tdata;
  input [31:0]s_axis_tstrb;
  input [31:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [255:0]m_axis_tdata;
  output [31:0]m_axis_tstrb;
  output [31:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [4:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [4:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire m_aclk;
  wire [255:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [31:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [31:0]m_axis_tstrb;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [255:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [31:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [31:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[4] = \<const0> ;
  assign rd_data_count_axis[3] = \<const0> ;
  assign rd_data_count_axis[2] = \<const0> ;
  assign rd_data_count_axis[1] = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  assign wr_data_count_axis[4] = \<const0> ;
  assign wr_data_count_axis[3] = \<const0> ;
  assign wr_data_count_axis[2] = \<const0> ;
  assign wr_data_count_axis[1] = \<const0> ;
  assign wr_data_count_axis[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__6 \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "5184" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "324" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "324" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(m_aclk),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* AXIS_DATA_WIDTH = "44" *) (* AXIS_FINAL_DATA_WIDTH = "44" *) (* CDC_SYNC_STAGES = "3" *) 
(* CLOCKING_MODE = "independent_clock" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
(* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) (* EN_ALMOST_FULL_INT = "1'b0" *) 
(* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "16" *) (* FIFO_MEMORY_TYPE = "auto" *) 
(* LOG_DEPTH_AXIS = "4" *) (* ORIG_REF_NAME = "xpm_fifo_axis" *) (* PACKET_FIFO = "false" *) 
(* PKT_SIZE_LT8 = "1'b0" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) 
(* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) 
(* P_PKT_MODE = "0" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* TDATA_OFFSET = "32" *) (* TDATA_WIDTH = "32" *) 
(* TDEST_OFFSET = "42" *) (* TDEST_WIDTH = "1" *) (* TID_OFFSET = "41" *) 
(* TID_WIDTH = "1" *) (* TKEEP_OFFSET = "40" *) (* TSTRB_OFFSET = "36" *) 
(* TUSER_MAX_WIDTH = "4053" *) (* TUSER_OFFSET = "43" *) (* TUSER_WIDTH = "1" *) 
(* USE_ADV_FEATURES = "825241648" *) (* USE_ADV_FEATURES_INT = "825241648" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis__parameterized1
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [4:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [4:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire m_aclk;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[4] = \<const0> ;
  assign rd_data_count_axis[3] = \<const0> ;
  assign rd_data_count_axis[2] = \<const0> ;
  assign rd_data_count_axis[1] = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  assign wr_data_count_axis[4] = \<const0> ;
  assign wr_data_count_axis[3] = \<const0> ;
  assign wr_data_count_axis[2] = \<const0> ;
  assign wr_data_count_axis[1] = \<const0> ;
  assign wr_data_count_axis[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__9 \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "704" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "44" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "44" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(m_aclk),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* AXIS_DATA_WIDTH = "324" *) (* AXIS_FINAL_DATA_WIDTH = "324" *) (* CDC_SYNC_STAGES = "3" *) 
(* CLOCKING_MODE = "common_clock" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_AXIS = "16'b0001000000000000" *) 
(* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000000" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) (* EN_ALMOST_FULL_INT = "1'b0" *) 
(* EN_DATA_VALID_INT = "1'b1" *) (* FIFO_DEPTH = "4096" *) (* FIFO_MEMORY_TYPE = "auto" *) 
(* LOG_DEPTH_AXIS = "12" *) (* ORIG_REF_NAME = "xpm_fifo_axis" *) (* PACKET_FIFO = "false" *) 
(* PKT_SIZE_LT8 = "1'b0" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) 
(* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) 
(* P_PKT_MODE = "0" *) (* RD_DATA_COUNT_WIDTH = "13" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* TDATA_OFFSET = "256" *) (* TDATA_WIDTH = "256" *) 
(* TDEST_OFFSET = "322" *) (* TDEST_WIDTH = "1" *) (* TID_OFFSET = "321" *) 
(* TID_WIDTH = "1" *) (* TKEEP_OFFSET = "320" *) (* TSTRB_OFFSET = "288" *) 
(* TUSER_MAX_WIDTH = "3773" *) (* TUSER_OFFSET = "323" *) (* TUSER_WIDTH = "1" *) 
(* USE_ADV_FEATURES = "825241648" *) (* USE_ADV_FEATURES_INT = "825241648" *) (* WR_DATA_COUNT_WIDTH = "13" *) 
(* XPM_MODULE = "TRUE" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_axis__parameterized2
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [255:0]s_axis_tdata;
  input [31:0]s_axis_tstrb;
  input [31:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [255:0]m_axis_tdata;
  output [31:0]m_axis_tstrb;
  output [31:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [12:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [12:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire [255:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [255:0]s_axis_tdata;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [323:256]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [12:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[31] = \<const0> ;
  assign m_axis_tkeep[30] = \<const0> ;
  assign m_axis_tkeep[29] = \<const0> ;
  assign m_axis_tkeep[28] = \<const0> ;
  assign m_axis_tkeep[27] = \<const0> ;
  assign m_axis_tkeep[26] = \<const0> ;
  assign m_axis_tkeep[25] = \<const0> ;
  assign m_axis_tkeep[24] = \<const0> ;
  assign m_axis_tkeep[23] = \<const0> ;
  assign m_axis_tkeep[22] = \<const0> ;
  assign m_axis_tkeep[21] = \<const0> ;
  assign m_axis_tkeep[20] = \<const0> ;
  assign m_axis_tkeep[19] = \<const0> ;
  assign m_axis_tkeep[18] = \<const0> ;
  assign m_axis_tkeep[17] = \<const0> ;
  assign m_axis_tkeep[16] = \<const0> ;
  assign m_axis_tkeep[15] = \<const0> ;
  assign m_axis_tkeep[14] = \<const0> ;
  assign m_axis_tkeep[13] = \<const0> ;
  assign m_axis_tkeep[12] = \<const0> ;
  assign m_axis_tkeep[11] = \<const0> ;
  assign m_axis_tkeep[10] = \<const0> ;
  assign m_axis_tkeep[9] = \<const0> ;
  assign m_axis_tkeep[8] = \<const0> ;
  assign m_axis_tkeep[7] = \<const0> ;
  assign m_axis_tkeep[6] = \<const0> ;
  assign m_axis_tkeep[5] = \<const0> ;
  assign m_axis_tkeep[4] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[31] = \<const0> ;
  assign m_axis_tstrb[30] = \<const0> ;
  assign m_axis_tstrb[29] = \<const0> ;
  assign m_axis_tstrb[28] = \<const0> ;
  assign m_axis_tstrb[27] = \<const0> ;
  assign m_axis_tstrb[26] = \<const0> ;
  assign m_axis_tstrb[25] = \<const0> ;
  assign m_axis_tstrb[24] = \<const0> ;
  assign m_axis_tstrb[23] = \<const0> ;
  assign m_axis_tstrb[22] = \<const0> ;
  assign m_axis_tstrb[21] = \<const0> ;
  assign m_axis_tstrb[20] = \<const0> ;
  assign m_axis_tstrb[19] = \<const0> ;
  assign m_axis_tstrb[18] = \<const0> ;
  assign m_axis_tstrb[17] = \<const0> ;
  assign m_axis_tstrb[16] = \<const0> ;
  assign m_axis_tstrb[15] = \<const0> ;
  assign m_axis_tstrb[14] = \<const0> ;
  assign m_axis_tstrb[13] = \<const0> ;
  assign m_axis_tstrb[12] = \<const0> ;
  assign m_axis_tstrb[11] = \<const0> ;
  assign m_axis_tstrb[10] = \<const0> ;
  assign m_axis_tstrb[9] = \<const0> ;
  assign m_axis_tstrb[8] = \<const0> ;
  assign m_axis_tstrb[7] = \<const0> ;
  assign m_axis_tstrb[6] = \<const0> ;
  assign m_axis_tstrb[5] = \<const0> ;
  assign m_axis_tstrb[4] = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[12] = \<const0> ;
  assign rd_data_count_axis[11] = \<const0> ;
  assign rd_data_count_axis[10] = \<const0> ;
  assign rd_data_count_axis[9] = \<const0> ;
  assign rd_data_count_axis[8] = \<const0> ;
  assign rd_data_count_axis[7] = \<const0> ;
  assign rd_data_count_axis[6] = \<const0> ;
  assign rd_data_count_axis[5] = \<const0> ;
  assign rd_data_count_axis[4] = \<const0> ;
  assign rd_data_count_axis[3] = \<const0> ;
  assign rd_data_count_axis[2] = \<const0> ;
  assign rd_data_count_axis[1] = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  assign wr_data_count_axis[12] = \<const0> ;
  assign wr_data_count_axis[11] = \<const0> ;
  assign wr_data_count_axis[10] = \<const0> ;
  assign wr_data_count_axis[9] = \<const0> ;
  assign wr_data_count_axis[8] = \<const0> ;
  assign wr_data_count_axis[7] = \<const0> ;
  assign wr_data_count_axis[6] = \<const0> ;
  assign wr_data_count_axis[5] = \<const0> ;
  assign wr_data_count_axis[4] = \<const0> ;
  assign wr_data_count_axis[3] = \<const0> ;
  assign wr_data_count_axis[2] = \<const0> ;
  assign wr_data_count_axis[1] = \<const0> ;
  assign wr_data_count_axis[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "4096" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "1327104" *) 
  (* FIFO_WRITE_DEPTH = "4096" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "4091" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "4091" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "5" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "13" *) 
  (* RD_DC_WIDTH_EXT = "13" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "12" *) 
  (* READ_DATA_WIDTH = "324" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241648" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "324" *) 
  (* WR_DATA_COUNT_WIDTH = "13" *) 
  (* WR_DC_WIDTH_EXT = "13" *) 
  (* WR_DEPTH_LOG = "12" *) 
  (* WR_PNTR_WIDTH = "12" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base__parameterized2 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata}),
        .dout({NLW_xpm_fifo_base_inst_dout_UNCONNECTED[323:256],m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[12:0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[12:0]),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "704" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "3" *) (* PE_THRESH_MAX = "11" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) (* PF_THRESH_MAX = "11" *) 
(* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "5" *) (* PROG_FULL_THRESH = "11" *) 
(* RD_DATA_COUNT_WIDTH = "5" *) (* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "44" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241648" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "44" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [43:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [43:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [3:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [43:0]din;
  wire [43:0]dout;
  wire full_n;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_5;
  wire rdp_inst_n_6;
  wire rdp_inst_n_7;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [43:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_5),
        .Q(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_7),
        .Q(full_n),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "44" *) 
  (* BYTE_WRITE_WIDTH_B = "44" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "704" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "44" *) 
  (* P_MIN_WIDTH_DATA_A = "44" *) 
  (* P_MIN_WIDTH_DATA_B = "44" *) 
  (* P_MIN_WIDTH_DATA_ECC = "44" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "44" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "44" *) 
  (* P_WIDTH_COL_WRITE_B = "44" *) 
  (* READ_DATA_WIDTH_A = "44" *) 
  (* READ_DATA_WIDTH_B = "44" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "44" *) 
  (* WRITE_DATA_WIDTH_B = "44" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "44" *) 
  (* rstb_loop_iter = "44" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [43:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_6),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_18 rdp_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_6),
        .Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_5),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_7),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wr_pntr_ext),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg (count_value_i__0),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_19 rdpp1_inst
       (.E(rdp_inst_n_6),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit_20 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_21 wrp_inst
       (.E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[3]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_22 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst_23 xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[3] (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "5184" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "3" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "5" *) 
(* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "324" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241648" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "324" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "9" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [323:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [323:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [323:0]din;
  wire [323:0]dout;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_2;
  wire rdp_inst_n_3;
  wire rdp_inst_n_4;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire xpm_fifo_rst_inst_n_0;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [323:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_0));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_0));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized1__2 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__5 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec_9 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(ram_wr_en_i),
        .Q({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .clr_full(clr_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .\state_reg[1] (\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .\syncstages_ff_reg[2] (\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec_10 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(xpm_fifo_rst_inst_n_0),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized0__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_0));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn_11 \gen_fwft.rdpp1_inst 
       (.Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .Q(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .Q(full_n),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_0));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "324" *) 
  (* BYTE_WRITE_WIDTH_B = "324" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "5184" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "324" *) 
  (* P_MIN_WIDTH_DATA_A = "324" *) 
  (* P_MIN_WIDTH_DATA_B = "324" *) 
  (* P_MIN_WIDTH_DATA_ECC = "324" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "324" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "324" *) 
  (* P_WIDTH_COL_WRITE_B = "324" *) 
  (* READ_DATA_WIDTH_A = "324" *) 
  (* READ_DATA_WIDTH_B = "324" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "324" *) 
  (* WRITE_DATA_WIDTH_B = "324" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "324" *) 
  (* rstb_loop_iter = "324" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [323:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_0),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_12 rdp_inst
       (.E(rdp_inst_n_9),
        .Q(rd_pntr_ext),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\src_gray_ff_reg[4] (count_value_i),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_13 rdpp1_inst
       (.E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit_14 rst_d1_inst
       (.clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_15 wrp_inst
       (.E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_16 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized2_17 wrpp2_inst
       (.E(ram_wr_en_i),
        .Q({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[3]_0 (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst__parameterized0__xdcDup__1 xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(curr_fwft_state),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[3] (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (\gen_fwft.count_rst ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "704" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "3" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "5" *) 
(* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "44" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241648" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "44" *) (* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [43:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [43:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [43:0]din;
  wire [43:0]dout;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_2;
  wire rdp_inst_n_3;
  wire rdp_inst_n_4;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire xpm_fifo_rst_inst_n_0;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [43:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_0));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_0));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(ram_wr_en_i),
        .Q({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .clr_full(clr_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .\syncstages_ff_reg[2] (\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec_5 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(xpm_fifo_rst_inst_n_0),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_gray__6 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_0));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .Q(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_1 ),
        .Q(full_n),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_0));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "44" *) 
  (* BYTE_WRITE_WIDTH_B = "44" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "704" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "44" *) 
  (* P_MIN_WIDTH_DATA_A = "44" *) 
  (* P_MIN_WIDTH_DATA_B = "44" *) 
  (* P_MIN_WIDTH_DATA_ECC = "44" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "44" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "44" *) 
  (* P_WIDTH_COL_WRITE_B = "44" *) 
  (* READ_DATA_WIDTH_A = "44" *) 
  (* READ_DATA_WIDTH_B = "44" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "44" *) 
  (* WRITE_DATA_WIDTH_B = "44" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "44" *) 
  (* rstb_loop_iter = "44" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [43:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_9),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_0),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0 rdp_inst
       (.E(rdp_inst_n_9),
        .Q(rd_pntr_ext),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\src_gray_ff_reg[4] (count_value_i),
        .src_in_bin({rdp_inst_n_0,rdp_inst_n_1,rdp_inst_n_2,rdp_inst_n_3,rdp_inst_n_4}));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_9),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit_6 rst_d1_inst
       (.clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized0_7 wrp_inst
       (.E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized1_8 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q({wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(ram_wr_en_i),
        .Q({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[3]_0 (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst__parameterized0 xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(curr_fwft_state),
        .SR(xpm_fifo_rst_inst_n_0),
        .\count_value_i_reg[3] (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (\gen_fwft.count_rst ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001000000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b0" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "4096" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "1327104" *) (* FIFO_WRITE_DEPTH = "4096" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "3" *) 
(* PE_THRESH_MAX = "4091" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "4091" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "5" *) 
(* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "13" *) (* RD_DC_WIDTH_EXT = "13" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "12" *) 
(* READ_DATA_WIDTH = "324" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241648" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "324" *) (* WR_DATA_COUNT_WIDTH = "13" *) (* WR_DC_WIDTH_EXT = "13" *) 
(* WR_DEPTH_LOG = "12" *) (* WR_PNTR_WIDTH = "12" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "9" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_base__parameterized2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [323:0]din;
  output full;
  output full_n;
  output prog_full;
  output [12:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [323:0]dout;
  output empty;
  output prog_empty;
  output [12:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [11:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [323:0]din;
  wire [255:0]\^dout ;
  wire full_n;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_en;
  wire [11:0]rd_pntr_ext;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_11;
  wire rdpp1_inst_n_12;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [11:0]wr_pntr_ext;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [323:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [323:256]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[323] = \<const0> ;
  assign dout[322] = \<const0> ;
  assign dout[321] = \<const0> ;
  assign dout[320] = \<const0> ;
  assign dout[319] = \<const0> ;
  assign dout[318] = \<const0> ;
  assign dout[317] = \<const0> ;
  assign dout[316] = \<const0> ;
  assign dout[315] = \<const0> ;
  assign dout[314] = \<const0> ;
  assign dout[313] = \<const0> ;
  assign dout[312] = \<const0> ;
  assign dout[311] = \<const0> ;
  assign dout[310] = \<const0> ;
  assign dout[309] = \<const0> ;
  assign dout[308] = \<const0> ;
  assign dout[307] = \<const0> ;
  assign dout[306] = \<const0> ;
  assign dout[305] = \<const0> ;
  assign dout[304] = \<const0> ;
  assign dout[303] = \<const0> ;
  assign dout[302] = \<const0> ;
  assign dout[301] = \<const0> ;
  assign dout[300] = \<const0> ;
  assign dout[299] = \<const0> ;
  assign dout[298] = \<const0> ;
  assign dout[297] = \<const0> ;
  assign dout[296] = \<const0> ;
  assign dout[295] = \<const0> ;
  assign dout[294] = \<const0> ;
  assign dout[293] = \<const0> ;
  assign dout[292] = \<const0> ;
  assign dout[291] = \<const0> ;
  assign dout[290] = \<const0> ;
  assign dout[289] = \<const0> ;
  assign dout[288] = \<const0> ;
  assign dout[287] = \<const0> ;
  assign dout[286] = \<const0> ;
  assign dout[285] = \<const0> ;
  assign dout[284] = \<const0> ;
  assign dout[283] = \<const0> ;
  assign dout[282] = \<const0> ;
  assign dout[281] = \<const0> ;
  assign dout[280] = \<const0> ;
  assign dout[279] = \<const0> ;
  assign dout[278] = \<const0> ;
  assign dout[277] = \<const0> ;
  assign dout[276] = \<const0> ;
  assign dout[275] = \<const0> ;
  assign dout[274] = \<const0> ;
  assign dout[273] = \<const0> ;
  assign dout[272] = \<const0> ;
  assign dout[271] = \<const0> ;
  assign dout[270] = \<const0> ;
  assign dout[269] = \<const0> ;
  assign dout[268] = \<const0> ;
  assign dout[267] = \<const0> ;
  assign dout[266] = \<const0> ;
  assign dout[265] = \<const0> ;
  assign dout[264] = \<const0> ;
  assign dout[263] = \<const0> ;
  assign dout[262] = \<const0> ;
  assign dout[261] = \<const0> ;
  assign dout[260] = \<const0> ;
  assign dout[259] = \<const0> ;
  assign dout[258] = \<const0> ;
  assign dout[257] = \<const0> ;
  assign dout[256] = \<const0> ;
  assign dout[255:0] = \^dout [255:0];
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_13),
        .Q(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_14),
        .Q(full_n),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "12" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "324" *) 
  (* BYTE_WRITE_WIDTH_B = "324" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "1327104" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "324" *) 
  (* P_MIN_WIDTH_DATA_A = "324" *) 
  (* P_MIN_WIDTH_DATA_B = "324" *) 
  (* P_MIN_WIDTH_DATA_ECC = "324" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "324" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "12" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "12" *) 
  (* P_WIDTH_COL_WRITE_A = "324" *) 
  (* P_WIDTH_COL_WRITE_B = "324" *) 
  (* READ_DATA_WIDTH_A = "324" *) 
  (* READ_DATA_WIDTH_B = "324" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "324" *) 
  (* WRITE_DATA_WIDTH_B = "324" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "324" *) 
  (* rstb_loop_iter = "324" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_memory_base__parameterized2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[255:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [323:0]),
        .doutb({\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [323:256],\^dout }),
        .ena(1'b0),
        .enb(rdpp1_inst_n_12),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized3 rdp_inst
       (.Q(rd_pntr_ext),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (rdpp1_inst_n_12),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_13),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0 (count_value_i__0),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized4 rdpp1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdpp1_inst_n_12),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized3_3 wrp_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[11]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10,rdpp1_inst_n_11}),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_12),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  top_level_rfsoc_data_pipeline_4_0_xpm_counter_updn__parameterized4_4 wrpp1_inst
       (.Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[11] (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_wr_en_i(ram_wr_en_i),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit_14
   (rst_d1,
    clr_full,
    wrst_busy,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input rst;

  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit_20
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_bit_6
   (rst_d1,
    clr_full,
    wrst_busy,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input rst;

  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
endmodule

module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec
   (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \syncstages_ff_reg[2] ,
    \reg_out_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    E,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1 ,
    clr_full,
    wrst_busy,
    D,
    wr_clk);
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  output \syncstages_ff_reg[2] ;
  output [0:0]\reg_out_i_reg[3]_0 ;
  input [2:0]Q;
  input [2:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input [0:0]E;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1 ;
  input clr_full;
  input wrst_busy;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clr_full;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire [2:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [0:0]\reg_out_i_reg[3]_0 ;
  wire \reg_out_i_reg_n_0_[0] ;
  wire \reg_out_i_reg_n_0_[1] ;
  wire \reg_out_i_reg_n_0_[2] ;
  wire \syncstages_ff_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h00000000FF808080)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(clr_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hAABFBFBFBFBFBFBF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(E),
        .O(\syncstages_ff_reg[2] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [0]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg_n_0_[1] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg[3]_0 ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec_10
   (ram_empty_i0,
    E,
    Q,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    SR,
    D,
    rd_clk);
  output ram_empty_i0;
  input [0:0]E;
  input [3:0]Q;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [0:0]SR;
  input [3:0]D;
  input rd_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]reg_out_i;

  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(E),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(reg_out_i[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(reg_out_i[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(reg_out_i[2]),
        .I4(Q[1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(reg_out_i[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(reg_out_i[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(reg_out_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(reg_out_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(reg_out_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(reg_out_i[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec_5
   (ram_empty_i0,
    E,
    Q,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    SR,
    D,
    rd_clk);
  output ram_empty_i0;
  input [0:0]E;
  input [3:0]Q;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [0:0]SR;
  input [3:0]D;
  input rd_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]reg_out_i;

  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(E),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(reg_out_i[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(reg_out_i[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(reg_out_i[2]),
        .I4(Q[1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(reg_out_i[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(reg_out_i[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(reg_out_i[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(reg_out_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(reg_out_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(reg_out_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(reg_out_i[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_reg_vec_9
   (\state_reg[1] ,
    \syncstages_ff_reg[2] ,
    \reg_out_i_reg[3]_0 ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    E,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ,
    clr_full,
    wrst_busy,
    D,
    wr_clk);
  output \state_reg[1] ;
  output \syncstages_ff_reg[2] ;
  output [0:0]\reg_out_i_reg[3]_0 ;
  input [2:0]Q;
  input [2:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input [0:0]E;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  input clr_full;
  input wrst_busy;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clr_full;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire [2:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [0:0]\reg_out_i_reg[3]_0 ;
  wire \reg_out_i_reg_n_0_[0] ;
  wire \reg_out_i_reg_n_0_[1] ;
  wire \reg_out_i_reg_n_0_[2] ;
  wire \state_reg[1] ;
  wire \syncstages_ff_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h00000000FF808080)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(clr_full),
        .O(\state_reg[1] ));
  LUT6 #(
    .INIT(64'hAABFBFBFBFBFBFBF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I5(E),
        .O(\syncstages_ff_reg[2] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [0]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg [1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\reg_out_i_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\reg_out_i_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg_n_0_[1] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg[3]_0 ),
        .R(wrst_busy));
endmodule

module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst
   (ram_wr_en_i,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[11] ,
    rst_d1,
    wr_clk);
  output ram_wr_en_i;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[11] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i_reg[11] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_wr_en_i;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[11] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_i));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst_23
   (E,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[3] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst__parameterized0
   (SR,
    wrst_busy,
    E,
    \gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    ram_empty_i,
    Q);
  output [0:0]SR;
  output wrst_busy;
  output [0:0]E;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input ram_empty_i;
  input [1:0]Q;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[3] ;
  wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h03000200)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(rst),
        .I2(p_0_in),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(SR),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(SR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(SR));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__10 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_fifo_rst__parameterized0__xdcDup__1
   (SR,
    wrst_busy,
    E,
    \gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    ram_empty_i,
    Q);
  output [0:0]SR;
  output wrst_busy;
  output [0:0]E;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input ram_empty_i;
  input [1:0]Q;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[3] ;
  wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h03000200)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(rst),
        .I2(p_0_in),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(SR),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(SR),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__8 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(SR));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_level_rfsoc_data_pipeline_4_0_xpm_cdc_sync_rst__parameterized0__7 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "44" *) (* BYTE_WRITE_WIDTH_B = "44" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "704" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) (* P_MIN_WIDTH_DATA = "44" *) 
(* P_MIN_WIDTH_DATA_A = "44" *) (* P_MIN_WIDTH_DATA_B = "44" *) (* P_MIN_WIDTH_DATA_ECC = "44" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "44" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "44" *) 
(* P_WIDTH_COL_WRITE_B = "44" *) (* READ_DATA_WIDTH_A = "44" *) (* READ_DATA_WIDTH_B = "44" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "44" *) 
(* WRITE_DATA_WIDTH_B = "44" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "44" *) (* rstb_loop_iter = "44" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [43:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [43:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [43:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [43:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [43:0]dina;
  wire [43:0]doutb;
  wire enb;
  wire [43:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[16] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[17] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[18] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[19] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[20] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[21] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[22] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[23] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[24] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[25] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[26] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[27] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[28] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[29] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[30] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[31] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[32] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[33] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[34] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[35] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[36] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[37] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[38] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[39] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[40] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[41] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[42] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[43] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "43" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[43:42]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "324" *) (* BYTE_WRITE_WIDTH_B = "324" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "5184" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "324" *) (* P_MIN_WIDTH_DATA_A = "324" *) (* P_MIN_WIDTH_DATA_B = "324" *) 
(* P_MIN_WIDTH_DATA_ECC = "324" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "324" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "324" *) (* P_WIDTH_COL_WRITE_B = "324" *) (* READ_DATA_WIDTH_A = "324" *) 
(* READ_DATA_WIDTH_B = "324" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "324" *) (* WRITE_DATA_WIDTH_B = "324" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "324" *) 
(* rstb_loop_iter = "324" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [323:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [323:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [323:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [323:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [323:0]dina;
  wire [323:0]doutb;
  wire enb;
  wire [323:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[100] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[101] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[102] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[103] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[104] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[105] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[106] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[107] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[108] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[109] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[110] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[111] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[112] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[113] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[114] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[115] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[116] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[117] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[118] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[119] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[120] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[121] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[122] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[123] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[124] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[125] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[126] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[127] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[128] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[129] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[130] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[131] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[132] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[133] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[134] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[135] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[136] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[137] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[138] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[139] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[140] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[141] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[142] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[143] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[144] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[145] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[146] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[147] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[148] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[149] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[150] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[151] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[152] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[153] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[154] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[155] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[156] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[157] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[158] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[159] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[160] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[161] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[162] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[163] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[164] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[165] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[166] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[167] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[168] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[169] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[16] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[170] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[171] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[172] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[173] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[174] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[175] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[176] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[177] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[178] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[179] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[17] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[180] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[181] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[182] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[183] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[184] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[185] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[186] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[187] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[188] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[189] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[18] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[190] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[191] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[192] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[193] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[194] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[195] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[196] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[197] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[198] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[199] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[19] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[200] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[201] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[202] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[203] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[204] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[205] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[206] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[207] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[208] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[209] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[20] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[210] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[211] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[212] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[213] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[214] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[215] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[216] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[217] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[218] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[219] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[21] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[220] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[221] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[222] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[223] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[224] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[225] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[226] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[227] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[228] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[229] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[22] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[230] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[231] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[232] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[233] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[234] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[235] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[236] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[237] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[238] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[239] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[23] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[240] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[241] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[242] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[243] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[244] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[245] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[246] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[247] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[248] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[249] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[24] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[250] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[251] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[252] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[253] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[254] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[255] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[256] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[257] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[258] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[259] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[25] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[260] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[261] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[262] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[263] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[264] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[265] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[266] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[267] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[268] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[269] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[26] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[270] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[271] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[272] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[273] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[274] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[275] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[276] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[277] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[278] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[279] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[27] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[280] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[281] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[282] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[283] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[284] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[285] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[286] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[287] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[288] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[289] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[28] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[290] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[291] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[292] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[293] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[294] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[295] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[296] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[297] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[298] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[299] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[29] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[300] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[301] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[302] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[303] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[304] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[305] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[306] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[307] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[308] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[309] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[30] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[310] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[311] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[312] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[313] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[314] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[315] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[316] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[317] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[318] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[319] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[31] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[320] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[321] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[322] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[323] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[32] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[33] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[34] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[35] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[36] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[37] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[38] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[39] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[40] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[41] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[42] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[43] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[44] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[45] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[46] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[47] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[48] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[49] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[50] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[51] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[52] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[53] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[54] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[55] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[56] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[57] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[58] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[59] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[60] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[61] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[62] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[63] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[64] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[65] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[66] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[67] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[68] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[69] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[70] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[71] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[72] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[73] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[74] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[75] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[76] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[77] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[78] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[79] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[80] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[81] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[82] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[83] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[84] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[85] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[86] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[87] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[88] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[89] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[90] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[91] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[92] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[93] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[94] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[95] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[96] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[97] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[98] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[99] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_154_167_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_168_181_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_182_195_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_196_209_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_210_223_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_238_251_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_252_265_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_266_279_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_280_293_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_294_307_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_308_321_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[323] = \<const0> ;
  assign douta[322] = \<const0> ;
  assign douta[321] = \<const0> ;
  assign douta[320] = \<const0> ;
  assign douta[319] = \<const0> ;
  assign douta[318] = \<const0> ;
  assign douta[317] = \<const0> ;
  assign douta[316] = \<const0> ;
  assign douta[315] = \<const0> ;
  assign douta[314] = \<const0> ;
  assign douta[313] = \<const0> ;
  assign douta[312] = \<const0> ;
  assign douta[311] = \<const0> ;
  assign douta[310] = \<const0> ;
  assign douta[309] = \<const0> ;
  assign douta[308] = \<const0> ;
  assign douta[307] = \<const0> ;
  assign douta[306] = \<const0> ;
  assign douta[305] = \<const0> ;
  assign douta[304] = \<const0> ;
  assign douta[303] = \<const0> ;
  assign douta[302] = \<const0> ;
  assign douta[301] = \<const0> ;
  assign douta[300] = \<const0> ;
  assign douta[299] = \<const0> ;
  assign douta[298] = \<const0> ;
  assign douta[297] = \<const0> ;
  assign douta[296] = \<const0> ;
  assign douta[295] = \<const0> ;
  assign douta[294] = \<const0> ;
  assign douta[293] = \<const0> ;
  assign douta[292] = \<const0> ;
  assign douta[291] = \<const0> ;
  assign douta[290] = \<const0> ;
  assign douta[289] = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[100] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [100]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[100] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[101] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [101]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[101] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[102] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [102]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[102] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[103] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [103]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[103] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[104] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [104]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[104] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[105] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [105]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[105] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[106] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [106]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[106] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[107] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [107]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[107] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[108] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [108]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[108] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[109] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [109]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[109] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[110] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [110]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[110] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[111] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [111]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[111] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[112] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [112]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[112] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[113] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [113]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[113] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[114] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [114]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[114] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[115] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [115]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[115] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[116] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [116]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[116] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[117] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [117]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[117] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[118] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [118]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[118] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[119] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [119]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[119] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[120] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [120]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[120] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[121] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [121]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[121] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[122] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [122]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[122] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[123] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [123]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[123] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[124] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [124]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[124] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[125] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [125]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[125] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[126] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [126]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[126] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[127] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [127]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[127] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[128] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [128]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[128] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[129] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [129]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[129] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[130] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [130]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[130] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[131] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [131]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[131] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[132] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [132]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[132] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[133] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [133]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[133] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[134] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [134]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[134] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[135] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [135]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[135] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[136] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [136]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[136] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[137] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [137]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[137] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[138] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [138]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[138] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[139] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [139]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[139] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[140] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [140]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[140] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[141] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [141]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[141] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[142] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [142]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[142] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[143] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [143]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[143] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[144] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [144]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[144] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[145] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [145]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[145] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[146] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [146]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[146] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[147] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [147]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[147] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[148] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [148]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[148] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[149] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [149]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[149] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[150] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [150]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[150] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[151] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [151]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[151] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[152] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [152]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[152] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[153] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [153]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[153] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[154] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [154]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[154] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[155] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [155]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[155] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[156] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [156]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[156] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[157] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [157]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[157] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[158] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [158]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[158] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[159] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [159]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[159] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[160] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [160]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[160] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[161] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [161]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[161] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[162] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [162]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[162] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[163] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [163]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[163] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[164] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [164]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[164] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[165] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [165]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[165] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[166] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [166]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[166] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[167] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [167]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[167] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[168] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [168]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[168] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[169] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [169]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[169] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[170] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [170]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[170] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[171] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [171]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[171] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[172] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [172]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[172] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[173] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [173]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[173] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[174] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [174]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[174] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[175] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [175]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[175] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[176] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [176]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[176] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[177] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [177]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[177] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[178] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [178]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[178] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[179] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [179]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[179] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[180] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [180]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[180] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[181] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [181]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[181] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[182] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [182]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[182] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[183] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [183]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[183] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[184] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [184]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[184] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[185] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [185]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[185] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[186] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [186]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[186] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[187] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [187]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[187] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[188] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [188]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[188] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[189] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [189]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[189] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[190] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [190]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[190] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[191] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [191]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[191] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[192] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [192]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[192] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[193] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [193]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[193] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[194] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [194]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[194] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[195] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [195]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[195] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[196] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [196]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[196] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[197] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [197]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[197] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[198] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [198]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[198] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[199] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [199]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[199] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[200] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [200]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[200] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[201] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [201]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[201] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[202] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [202]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[202] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[203] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [203]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[203] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[204] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [204]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[204] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[205] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [205]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[205] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[206] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [206]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[206] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[207] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [207]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[207] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[208] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [208]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[208] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[209] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [209]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[209] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[210] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [210]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[210] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[211] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [211]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[211] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[212] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [212]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[212] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[213] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [213]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[213] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[214] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [214]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[214] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[215] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [215]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[215] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[216] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [216]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[216] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[217] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [217]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[217] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[218] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [218]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[218] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[219] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [219]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[219] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[220] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [220]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[220] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[221] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [221]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[221] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[222] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [222]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[222] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[223] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [223]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[223] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[224] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [224]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[224] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[225] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [225]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[225] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[226] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [226]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[226] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[227] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [227]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[227] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[228] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [228]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[228] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[229] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [229]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[229] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[230] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [230]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[230] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[231] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [231]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[231] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[232] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [232]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[232] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[233] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [233]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[233] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[234] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [234]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[234] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[235] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [235]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[235] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[236] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [236]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[236] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[237] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [237]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[237] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[238] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [238]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[238] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[239] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [239]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[239] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[240] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [240]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[240] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[241] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [241]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[241] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[242] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [242]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[242] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[243] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [243]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[243] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[244] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [244]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[244] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[245] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [245]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[245] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[246] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [246]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[246] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[247] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [247]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[247] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[248] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [248]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[248] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[249] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [249]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[249] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[250] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [250]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[250] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[251] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [251]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[251] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[252] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [252]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[252] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[253] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [253]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[253] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[254] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [254]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[254] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[255] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [255]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[255] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[256] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [256]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[256] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[257] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [257]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[257] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[258] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [258]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[258] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[259] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [259]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[259] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[260] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [260]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[260] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[261] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [261]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[261] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[262] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [262]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[262] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[263] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [263]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[263] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[264] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [264]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[264] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[265] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [265]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[265] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[266] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [266]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[266] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[267] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [267]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[267] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[268] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [268]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[268] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[269] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [269]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[269] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[270] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [270]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[270] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[271] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [271]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[271] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[272] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [272]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[272] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[273] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [273]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[273] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[274] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [274]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[274] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[275] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [275]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[275] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[276] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [276]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[276] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[277] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [277]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[277] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[278] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [278]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[278] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[279] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [279]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[279] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[280] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [280]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[280] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[281] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [281]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[281] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[282] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [282]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[282] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[283] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [283]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[283] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[284] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [284]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[284] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[285] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [285]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[285] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[286] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [286]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[286] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[287] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [287]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[287] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[288] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [288]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[288] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[289] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [289]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[289] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[290] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [290]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[290] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[291] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [291]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[291] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[292] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [292]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[292] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[293] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [293]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[293] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[294] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [294]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[294] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[295] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [295]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[295] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[296] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [296]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[296] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[297] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [297]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[297] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[298] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [298]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[298] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[299] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [299]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[299] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[300] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [300]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[300] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[301] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [301]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[301] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[302] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [302]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[302] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[303] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [303]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[303] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[304] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [304]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[304] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[305] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [305]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[305] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[306] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [306]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[306] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[307] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [307]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[307] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[308] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [308]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[308] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[309] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [309]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[309] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[310] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [310]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[310] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[311] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [311]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[311] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[312] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [312]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[312] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[313] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [313]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[313] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[314] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [314]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[314] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[315] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [315]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[315] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[316] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [316]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[316] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[317] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [317]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[317] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[318] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [318]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[318] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[319] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [319]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[319] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[320] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [320]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[320] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[321] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [321]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[321] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[322] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [322]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[322] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[323] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [323]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[323] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[44] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[45] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[46] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[47] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[48] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[49] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[50] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[51] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[52] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[53] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[54] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[55] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[56] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [56]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[56] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[57] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [57]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[57] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[58] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [58]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[58] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[59] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [59]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[59] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[60] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [60]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[60] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[61] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [61]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[61] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[62] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [62]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[62] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[63] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [63]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[63] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[64] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [64]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[64] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[65] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [65]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[65] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[66] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [66]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[66] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[67] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [67]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[67] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[68] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [68]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[68] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[69] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [69]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[69] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[70] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [70]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[70] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[71] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [71]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[71] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[72] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [72]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[72] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[73] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [73]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[73] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[74] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [74]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[74] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[75] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [75]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[75] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[76] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [76]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[76] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[77] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [77]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[77] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[78] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [78]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[78] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[79] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [79]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[79] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[80] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [80]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[80] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[81] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [81]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[81] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[82] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [82]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[82] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[83] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [83]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[83] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[84] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [84]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[84] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[85] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [85]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[85] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[86] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [86]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[86] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[87] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [87]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[87] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[88] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [88]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[88] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[89] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [89]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[89] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[90] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [90]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[90] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[91] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [91]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[91] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[92] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [92]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[92] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[93] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [93]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[93] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[94] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [94]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[94] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[95] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [95]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[95] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[96] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [96]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[96] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[97] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [97]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[97] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[98] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [98]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[98] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[99] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [99]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[99] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[100] ),
        .Q(doutb[100]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[101] ),
        .Q(doutb[101]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[102] ),
        .Q(doutb[102]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[103] ),
        .Q(doutb[103]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[104] ),
        .Q(doutb[104]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[105] ),
        .Q(doutb[105]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[106] ),
        .Q(doutb[106]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[107] ),
        .Q(doutb[107]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[108] ),
        .Q(doutb[108]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[109] ),
        .Q(doutb[109]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[110] ),
        .Q(doutb[110]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[111] ),
        .Q(doutb[111]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[112] ),
        .Q(doutb[112]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[113] ),
        .Q(doutb[113]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[114] ),
        .Q(doutb[114]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[115] ),
        .Q(doutb[115]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[116] ),
        .Q(doutb[116]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[117] ),
        .Q(doutb[117]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[118] ),
        .Q(doutb[118]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[119] ),
        .Q(doutb[119]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[120] ),
        .Q(doutb[120]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[121] ),
        .Q(doutb[121]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[122] ),
        .Q(doutb[122]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[123] ),
        .Q(doutb[123]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[124] ),
        .Q(doutb[124]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[125] ),
        .Q(doutb[125]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[126] ),
        .Q(doutb[126]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[127] ),
        .Q(doutb[127]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[128] ),
        .Q(doutb[128]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[129] ),
        .Q(doutb[129]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[130] ),
        .Q(doutb[130]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[131] ),
        .Q(doutb[131]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[132] ),
        .Q(doutb[132]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[133] ),
        .Q(doutb[133]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[134] ),
        .Q(doutb[134]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[135] ),
        .Q(doutb[135]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[136] ),
        .Q(doutb[136]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[137] ),
        .Q(doutb[137]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[138] ),
        .Q(doutb[138]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[139] ),
        .Q(doutb[139]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[140] ),
        .Q(doutb[140]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[141] ),
        .Q(doutb[141]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[142] ),
        .Q(doutb[142]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[143] ),
        .Q(doutb[143]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[144] ),
        .Q(doutb[144]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[145] ),
        .Q(doutb[145]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][146] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[146] ),
        .Q(doutb[146]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][147] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[147] ),
        .Q(doutb[147]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][148] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[148] ),
        .Q(doutb[148]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][149] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[149] ),
        .Q(doutb[149]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][150] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[150] ),
        .Q(doutb[150]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][151] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[151] ),
        .Q(doutb[151]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[152] ),
        .Q(doutb[152]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[153] ),
        .Q(doutb[153]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][154] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[154] ),
        .Q(doutb[154]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][155] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[155] ),
        .Q(doutb[155]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][156] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[156] ),
        .Q(doutb[156]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][157] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[157] ),
        .Q(doutb[157]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[158] ),
        .Q(doutb[158]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][159] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[159] ),
        .Q(doutb[159]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][160] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[160] ),
        .Q(doutb[160]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][161] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[161] ),
        .Q(doutb[161]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][162] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[162] ),
        .Q(doutb[162]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[163] ),
        .Q(doutb[163]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[164] ),
        .Q(doutb[164]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][165] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[165] ),
        .Q(doutb[165]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][166] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[166] ),
        .Q(doutb[166]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][167] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[167] ),
        .Q(doutb[167]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][168] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[168] ),
        .Q(doutb[168]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][169] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[169] ),
        .Q(doutb[169]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][170] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[170] ),
        .Q(doutb[170]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][171] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[171] ),
        .Q(doutb[171]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[172] ),
        .Q(doutb[172]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[173] ),
        .Q(doutb[173]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][174] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[174] ),
        .Q(doutb[174]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[175] ),
        .Q(doutb[175]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[176] ),
        .Q(doutb[176]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][177] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[177] ),
        .Q(doutb[177]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][178] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[178] ),
        .Q(doutb[178]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[179] ),
        .Q(doutb[179]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][180] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[180] ),
        .Q(doutb[180]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][181] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[181] ),
        .Q(doutb[181]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][182] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[182] ),
        .Q(doutb[182]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][183] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[183] ),
        .Q(doutb[183]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][184] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[184] ),
        .Q(doutb[184]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][185] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[185] ),
        .Q(doutb[185]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][186] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[186] ),
        .Q(doutb[186]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][187] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[187] ),
        .Q(doutb[187]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][188] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[188] ),
        .Q(doutb[188]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][189] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[189] ),
        .Q(doutb[189]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][190] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[190] ),
        .Q(doutb[190]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][191] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[191] ),
        .Q(doutb[191]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][192] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[192] ),
        .Q(doutb[192]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][193] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[193] ),
        .Q(doutb[193]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][194] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[194] ),
        .Q(doutb[194]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[195] ),
        .Q(doutb[195]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][196] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[196] ),
        .Q(doutb[196]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][197] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[197] ),
        .Q(doutb[197]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][198] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[198] ),
        .Q(doutb[198]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][199] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[199] ),
        .Q(doutb[199]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][200] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[200] ),
        .Q(doutb[200]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[201] ),
        .Q(doutb[201]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[202] ),
        .Q(doutb[202]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][203] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[203] ),
        .Q(doutb[203]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][204] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[204] ),
        .Q(doutb[204]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][205] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[205] ),
        .Q(doutb[205]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[206] ),
        .Q(doutb[206]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[207] ),
        .Q(doutb[207]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][208] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[208] ),
        .Q(doutb[208]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[209] ),
        .Q(doutb[209]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][210] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[210] ),
        .Q(doutb[210]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][211] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[211] ),
        .Q(doutb[211]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][212] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[212] ),
        .Q(doutb[212]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][213] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[213] ),
        .Q(doutb[213]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][214] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[214] ),
        .Q(doutb[214]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[215] ),
        .Q(doutb[215]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][216] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[216] ),
        .Q(doutb[216]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][217] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[217] ),
        .Q(doutb[217]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][218] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[218] ),
        .Q(doutb[218]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][219] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[219] ),
        .Q(doutb[219]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[220] ),
        .Q(doutb[220]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][221] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[221] ),
        .Q(doutb[221]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][222] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[222] ),
        .Q(doutb[222]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[223] ),
        .Q(doutb[223]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][224] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[224] ),
        .Q(doutb[224]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][225] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[225] ),
        .Q(doutb[225]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][226] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[226] ),
        .Q(doutb[226]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][227] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[227] ),
        .Q(doutb[227]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][228] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[228] ),
        .Q(doutb[228]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][229] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[229] ),
        .Q(doutb[229]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][230] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[230] ),
        .Q(doutb[230]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[231] ),
        .Q(doutb[231]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][232] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[232] ),
        .Q(doutb[232]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][233] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[233] ),
        .Q(doutb[233]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][234] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[234] ),
        .Q(doutb[234]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][235] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[235] ),
        .Q(doutb[235]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[236] ),
        .Q(doutb[236]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[237] ),
        .Q(doutb[237]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][238] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[238] ),
        .Q(doutb[238]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[239] ),
        .Q(doutb[239]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][240] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[240] ),
        .Q(doutb[240]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][241] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[241] ),
        .Q(doutb[241]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][242] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[242] ),
        .Q(doutb[242]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[243] ),
        .Q(doutb[243]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[244] ),
        .Q(doutb[244]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[245] ),
        .Q(doutb[245]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[246] ),
        .Q(doutb[246]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][247] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[247] ),
        .Q(doutb[247]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[248] ),
        .Q(doutb[248]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][249] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[249] ),
        .Q(doutb[249]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][250] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[250] ),
        .Q(doutb[250]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][251] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[251] ),
        .Q(doutb[251]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][252] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[252] ),
        .Q(doutb[252]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][253] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[253] ),
        .Q(doutb[253]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][254] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[254] ),
        .Q(doutb[254]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[255] ),
        .Q(doutb[255]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][256] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[256] ),
        .Q(doutb[256]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][257] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[257] ),
        .Q(doutb[257]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][258] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[258] ),
        .Q(doutb[258]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][259] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[259] ),
        .Q(doutb[259]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][260] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[260] ),
        .Q(doutb[260]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][261] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[261] ),
        .Q(doutb[261]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][262] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[262] ),
        .Q(doutb[262]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][263] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[263] ),
        .Q(doutb[263]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][264] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[264] ),
        .Q(doutb[264]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][265] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[265] ),
        .Q(doutb[265]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][266] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[266] ),
        .Q(doutb[266]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][267] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[267] ),
        .Q(doutb[267]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][268] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[268] ),
        .Q(doutb[268]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][269] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[269] ),
        .Q(doutb[269]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][270] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[270] ),
        .Q(doutb[270]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][271] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[271] ),
        .Q(doutb[271]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][272] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[272] ),
        .Q(doutb[272]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][273] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[273] ),
        .Q(doutb[273]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][274] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[274] ),
        .Q(doutb[274]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][275] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[275] ),
        .Q(doutb[275]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][276] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[276] ),
        .Q(doutb[276]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][277] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[277] ),
        .Q(doutb[277]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][278] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[278] ),
        .Q(doutb[278]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][279] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[279] ),
        .Q(doutb[279]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][280] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[280] ),
        .Q(doutb[280]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][281] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[281] ),
        .Q(doutb[281]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][282] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[282] ),
        .Q(doutb[282]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][283] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[283] ),
        .Q(doutb[283]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][284] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[284] ),
        .Q(doutb[284]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][285] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[285] ),
        .Q(doutb[285]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][286] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[286] ),
        .Q(doutb[286]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][287] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[287] ),
        .Q(doutb[287]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][288] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[288] ),
        .Q(doutb[288]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][289] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[289] ),
        .Q(doutb[289]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][290] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[290] ),
        .Q(doutb[290]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][291] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[291] ),
        .Q(doutb[291]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][292] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[292] ),
        .Q(doutb[292]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][293] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[293] ),
        .Q(doutb[293]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][294] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[294] ),
        .Q(doutb[294]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][295] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[295] ),
        .Q(doutb[295]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][296] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[296] ),
        .Q(doutb[296]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][297] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[297] ),
        .Q(doutb[297]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][298] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[298] ),
        .Q(doutb[298]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][299] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[299] ),
        .Q(doutb[299]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][300] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[300] ),
        .Q(doutb[300]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][301] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[301] ),
        .Q(doutb[301]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][302] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[302] ),
        .Q(doutb[302]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][303] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[303] ),
        .Q(doutb[303]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][304] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[304] ),
        .Q(doutb[304]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][305] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[305] ),
        .Q(doutb[305]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][306] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[306] ),
        .Q(doutb[306]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][307] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[307] ),
        .Q(doutb[307]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][308] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[308] ),
        .Q(doutb[308]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][309] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[309] ),
        .Q(doutb[309]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][310] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[310] ),
        .Q(doutb[310]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][311] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[311] ),
        .Q(doutb[311]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][312] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[312] ),
        .Q(doutb[312]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][313] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[313] ),
        .Q(doutb[313]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][314] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[314] ),
        .Q(doutb[314]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][315] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[315] ),
        .Q(doutb[315]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][316] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[316] ),
        .Q(doutb[316]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][317] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[317] ),
        .Q(doutb[317]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][318] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[318] ),
        .Q(doutb[318]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][319] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[319] ),
        .Q(doutb[319]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][320] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[320] ),
        .Q(doutb[320]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][321] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[321] ),
        .Q(doutb[321]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][322] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[322] ),
        .Q(doutb[322]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][323] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[323] ),
        .Q(doutb[323]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[44] ),
        .Q(doutb[44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[45] ),
        .Q(doutb[45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[46] ),
        .Q(doutb[46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[47] ),
        .Q(doutb[47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[48] ),
        .Q(doutb[48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[49] ),
        .Q(doutb[49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[50] ),
        .Q(doutb[50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[51] ),
        .Q(doutb[51]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[52] ),
        .Q(doutb[52]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[53] ),
        .Q(doutb[53]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[54] ),
        .Q(doutb[54]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[55] ),
        .Q(doutb[55]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[56] ),
        .Q(doutb[56]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[57] ),
        .Q(doutb[57]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[58] ),
        .Q(doutb[58]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[59] ),
        .Q(doutb[59]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[60] ),
        .Q(doutb[60]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[61] ),
        .Q(doutb[61]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[62] ),
        .Q(doutb[62]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[63] ),
        .Q(doutb[63]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[64] ),
        .Q(doutb[64]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[65] ),
        .Q(doutb[65]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[66] ),
        .Q(doutb[66]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[67] ),
        .Q(doutb[67]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[68] ),
        .Q(doutb[68]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[69] ),
        .Q(doutb[69]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[70] ),
        .Q(doutb[70]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[71] ),
        .Q(doutb[71]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[72] ),
        .Q(doutb[72]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[73] ),
        .Q(doutb[73]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[74] ),
        .Q(doutb[74]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[75] ),
        .Q(doutb[75]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[76] ),
        .Q(doutb[76]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[77] ),
        .Q(doutb[77]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[78] ),
        .Q(doutb[78]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[79] ),
        .Q(doutb[79]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[80] ),
        .Q(doutb[80]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[81] ),
        .Q(doutb[81]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[82] ),
        .Q(doutb[82]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[83] ),
        .Q(doutb[83]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[84] ),
        .Q(doutb[84]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[85] ),
        .Q(doutb[85]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[86] ),
        .Q(doutb[86]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[87] ),
        .Q(doutb[87]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[88] ),
        .Q(doutb[88]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[89] ),
        .Q(doutb[89]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[90] ),
        .Q(doutb[90]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[91] ),
        .Q(doutb[91]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[92] ),
        .Q(doutb[92]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[93] ),
        .Q(doutb[93]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[94] ),
        .Q(doutb[94]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[95] ),
        .Q(doutb[95]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[96] ),
        .Q(doutb[96]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[97] ),
        .Q(doutb[97]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[98] ),
        .Q(doutb[98]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[99] ),
        .Q(doutb[99]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[113:112]),
        .DIB(dina[115:114]),
        .DIC(dina[117:116]),
        .DID(dina[119:118]),
        .DIE(dina[121:120]),
        .DIF(dina[123:122]),
        .DIG(dina[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [113:112]),
        .DOB(\gen_rd_b.doutb_reg0 [115:114]),
        .DOC(\gen_rd_b.doutb_reg0 [117:116]),
        .DOD(\gen_rd_b.doutb_reg0 [119:118]),
        .DOE(\gen_rd_b.doutb_reg0 [121:120]),
        .DOF(\gen_rd_b.doutb_reg0 [123:122]),
        .DOG(\gen_rd_b.doutb_reg0 [125:124]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "139" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[127:126]),
        .DIB(dina[129:128]),
        .DIC(dina[131:130]),
        .DID(dina[133:132]),
        .DIE(dina[135:134]),
        .DIF(dina[137:136]),
        .DIG(dina[139:138]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [127:126]),
        .DOB(\gen_rd_b.doutb_reg0 [129:128]),
        .DOC(\gen_rd_b.doutb_reg0 [131:130]),
        .DOD(\gen_rd_b.doutb_reg0 [133:132]),
        .DOE(\gen_rd_b.doutb_reg0 [135:134]),
        .DOF(\gen_rd_b.doutb_reg0 [137:136]),
        .DOG(\gen_rd_b.doutb_reg0 [139:138]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "140" *) 
  (* ram_slice_end = "153" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[141:140]),
        .DIB(dina[143:142]),
        .DIC(dina[145:144]),
        .DID(dina[147:146]),
        .DIE(dina[149:148]),
        .DIF(dina[151:150]),
        .DIG(dina[153:152]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [141:140]),
        .DOB(\gen_rd_b.doutb_reg0 [143:142]),
        .DOC(\gen_rd_b.doutb_reg0 [145:144]),
        .DOD(\gen_rd_b.doutb_reg0 [147:146]),
        .DOE(\gen_rd_b.doutb_reg0 [149:148]),
        .DOF(\gen_rd_b.doutb_reg0 [151:150]),
        .DOG(\gen_rd_b.doutb_reg0 [153:152]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_153_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "154" *) 
  (* ram_slice_end = "167" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_154_167 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[155:154]),
        .DIB(dina[157:156]),
        .DIC(dina[159:158]),
        .DID(dina[161:160]),
        .DIE(dina[163:162]),
        .DIF(dina[165:164]),
        .DIG(dina[167:166]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [155:154]),
        .DOB(\gen_rd_b.doutb_reg0 [157:156]),
        .DOC(\gen_rd_b.doutb_reg0 [159:158]),
        .DOD(\gen_rd_b.doutb_reg0 [161:160]),
        .DOE(\gen_rd_b.doutb_reg0 [163:162]),
        .DOF(\gen_rd_b.doutb_reg0 [165:164]),
        .DOG(\gen_rd_b.doutb_reg0 [167:166]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_154_167_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "168" *) 
  (* ram_slice_end = "181" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_168_181 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[169:168]),
        .DIB(dina[171:170]),
        .DIC(dina[173:172]),
        .DID(dina[175:174]),
        .DIE(dina[177:176]),
        .DIF(dina[179:178]),
        .DIG(dina[181:180]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [169:168]),
        .DOB(\gen_rd_b.doutb_reg0 [171:170]),
        .DOC(\gen_rd_b.doutb_reg0 [173:172]),
        .DOD(\gen_rd_b.doutb_reg0 [175:174]),
        .DOE(\gen_rd_b.doutb_reg0 [177:176]),
        .DOF(\gen_rd_b.doutb_reg0 [179:178]),
        .DOG(\gen_rd_b.doutb_reg0 [181:180]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_168_181_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "182" *) 
  (* ram_slice_end = "195" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_182_195 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[183:182]),
        .DIB(dina[185:184]),
        .DIC(dina[187:186]),
        .DID(dina[189:188]),
        .DIE(dina[191:190]),
        .DIF(dina[193:192]),
        .DIG(dina[195:194]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [183:182]),
        .DOB(\gen_rd_b.doutb_reg0 [185:184]),
        .DOC(\gen_rd_b.doutb_reg0 [187:186]),
        .DOD(\gen_rd_b.doutb_reg0 [189:188]),
        .DOE(\gen_rd_b.doutb_reg0 [191:190]),
        .DOF(\gen_rd_b.doutb_reg0 [193:192]),
        .DOG(\gen_rd_b.doutb_reg0 [195:194]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_182_195_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "196" *) 
  (* ram_slice_end = "209" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_196_209 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[197:196]),
        .DIB(dina[199:198]),
        .DIC(dina[201:200]),
        .DID(dina[203:202]),
        .DIE(dina[205:204]),
        .DIF(dina[207:206]),
        .DIG(dina[209:208]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [197:196]),
        .DOB(\gen_rd_b.doutb_reg0 [199:198]),
        .DOC(\gen_rd_b.doutb_reg0 [201:200]),
        .DOD(\gen_rd_b.doutb_reg0 [203:202]),
        .DOE(\gen_rd_b.doutb_reg0 [205:204]),
        .DOF(\gen_rd_b.doutb_reg0 [207:206]),
        .DOG(\gen_rd_b.doutb_reg0 [209:208]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_196_209_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "210" *) 
  (* ram_slice_end = "223" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_210_223 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[211:210]),
        .DIB(dina[213:212]),
        .DIC(dina[215:214]),
        .DID(dina[217:216]),
        .DIE(dina[219:218]),
        .DIF(dina[221:220]),
        .DIG(dina[223:222]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [211:210]),
        .DOB(\gen_rd_b.doutb_reg0 [213:212]),
        .DOC(\gen_rd_b.doutb_reg0 [215:214]),
        .DOD(\gen_rd_b.doutb_reg0 [217:216]),
        .DOE(\gen_rd_b.doutb_reg0 [219:218]),
        .DOF(\gen_rd_b.doutb_reg0 [221:220]),
        .DOG(\gen_rd_b.doutb_reg0 [223:222]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_210_223_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "224" *) 
  (* ram_slice_end = "237" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[225:224]),
        .DIB(dina[227:226]),
        .DIC(dina[229:228]),
        .DID(dina[231:230]),
        .DIE(dina[233:232]),
        .DIF(dina[235:234]),
        .DIG(dina[237:236]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [225:224]),
        .DOB(\gen_rd_b.doutb_reg0 [227:226]),
        .DOC(\gen_rd_b.doutb_reg0 [229:228]),
        .DOD(\gen_rd_b.doutb_reg0 [231:230]),
        .DOE(\gen_rd_b.doutb_reg0 [233:232]),
        .DOF(\gen_rd_b.doutb_reg0 [235:234]),
        .DOG(\gen_rd_b.doutb_reg0 [237:236]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "238" *) 
  (* ram_slice_end = "251" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_238_251 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[239:238]),
        .DIB(dina[241:240]),
        .DIC(dina[243:242]),
        .DID(dina[245:244]),
        .DIE(dina[247:246]),
        .DIF(dina[249:248]),
        .DIG(dina[251:250]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [239:238]),
        .DOB(\gen_rd_b.doutb_reg0 [241:240]),
        .DOC(\gen_rd_b.doutb_reg0 [243:242]),
        .DOD(\gen_rd_b.doutb_reg0 [245:244]),
        .DOE(\gen_rd_b.doutb_reg0 [247:246]),
        .DOF(\gen_rd_b.doutb_reg0 [249:248]),
        .DOG(\gen_rd_b.doutb_reg0 [251:250]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_238_251_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "252" *) 
  (* ram_slice_end = "265" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_252_265 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[253:252]),
        .DIB(dina[255:254]),
        .DIC(dina[257:256]),
        .DID(dina[259:258]),
        .DIE(dina[261:260]),
        .DIF(dina[263:262]),
        .DIG(dina[265:264]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [253:252]),
        .DOB(\gen_rd_b.doutb_reg0 [255:254]),
        .DOC(\gen_rd_b.doutb_reg0 [257:256]),
        .DOD(\gen_rd_b.doutb_reg0 [259:258]),
        .DOE(\gen_rd_b.doutb_reg0 [261:260]),
        .DOF(\gen_rd_b.doutb_reg0 [263:262]),
        .DOG(\gen_rd_b.doutb_reg0 [265:264]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_252_265_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "266" *) 
  (* ram_slice_end = "279" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_266_279 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[267:266]),
        .DIB(dina[269:268]),
        .DIC(dina[271:270]),
        .DID(dina[273:272]),
        .DIE(dina[275:274]),
        .DIF(dina[277:276]),
        .DIG(dina[279:278]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [267:266]),
        .DOB(\gen_rd_b.doutb_reg0 [269:268]),
        .DOC(\gen_rd_b.doutb_reg0 [271:270]),
        .DOD(\gen_rd_b.doutb_reg0 [273:272]),
        .DOE(\gen_rd_b.doutb_reg0 [275:274]),
        .DOF(\gen_rd_b.doutb_reg0 [277:276]),
        .DOG(\gen_rd_b.doutb_reg0 [279:278]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_266_279_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "280" *) 
  (* ram_slice_end = "293" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_280_293 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[281:280]),
        .DIB(dina[283:282]),
        .DIC(dina[285:284]),
        .DID(dina[287:286]),
        .DIE(dina[289:288]),
        .DIF(dina[291:290]),
        .DIG(dina[293:292]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [281:280]),
        .DOB(\gen_rd_b.doutb_reg0 [283:282]),
        .DOC(\gen_rd_b.doutb_reg0 [285:284]),
        .DOD(\gen_rd_b.doutb_reg0 [287:286]),
        .DOE(\gen_rd_b.doutb_reg0 [289:288]),
        .DOF(\gen_rd_b.doutb_reg0 [291:290]),
        .DOG(\gen_rd_b.doutb_reg0 [293:292]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_280_293_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "294" *) 
  (* ram_slice_end = "307" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_294_307 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[295:294]),
        .DIB(dina[297:296]),
        .DIC(dina[299:298]),
        .DID(dina[301:300]),
        .DIE(dina[303:302]),
        .DIF(dina[305:304]),
        .DIG(dina[307:306]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [295:294]),
        .DOB(\gen_rd_b.doutb_reg0 [297:296]),
        .DOC(\gen_rd_b.doutb_reg0 [299:298]),
        .DOD(\gen_rd_b.doutb_reg0 [301:300]),
        .DOE(\gen_rd_b.doutb_reg0 [303:302]),
        .DOF(\gen_rd_b.doutb_reg0 [305:304]),
        .DOG(\gen_rd_b.doutb_reg0 [307:306]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_294_307_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "308" *) 
  (* ram_slice_end = "321" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_308_321 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[309:308]),
        .DIB(dina[311:310]),
        .DIC(dina[313:312]),
        .DID(dina[315:314]),
        .DIE(dina[317:316]),
        .DIF(dina[319:318]),
        .DIG(dina[321:320]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [309:308]),
        .DOB(\gen_rd_b.doutb_reg0 [311:310]),
        .DOC(\gen_rd_b.doutb_reg0 [313:312]),
        .DOD(\gen_rd_b.doutb_reg0 [315:314]),
        .DOE(\gen_rd_b.doutb_reg0 [317:316]),
        .DOF(\gen_rd_b.doutb_reg0 [319:318]),
        .DOG(\gen_rd_b.doutb_reg0 [321:320]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_308_321_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "322" *) 
  (* ram_slice_end = "323" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[323:322]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [323:322]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_322_323_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[43:42]),
        .DIB(dina[45:44]),
        .DIC(dina[47:46]),
        .DID(dina[49:48]),
        .DIE(dina[51:50]),
        .DIF(dina[53:52]),
        .DIG(dina[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\gen_rd_b.doutb_reg0 [45:44]),
        .DOC(\gen_rd_b.doutb_reg0 [47:46]),
        .DOD(\gen_rd_b.doutb_reg0 [49:48]),
        .DOE(\gen_rd_b.doutb_reg0 [51:50]),
        .DOF(\gen_rd_b.doutb_reg0 [53:52]),
        .DOG(\gen_rd_b.doutb_reg0 [55:54]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[57:56]),
        .DIB(dina[59:58]),
        .DIC(dina[61:60]),
        .DID(dina[63:62]),
        .DIE(dina[65:64]),
        .DIF(dina[67:66]),
        .DIG(dina[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [57:56]),
        .DOB(\gen_rd_b.doutb_reg0 [59:58]),
        .DOC(\gen_rd_b.doutb_reg0 [61:60]),
        .DOD(\gen_rd_b.doutb_reg0 [63:62]),
        .DOE(\gen_rd_b.doutb_reg0 [65:64]),
        .DOF(\gen_rd_b.doutb_reg0 [67:66]),
        .DOG(\gen_rd_b.doutb_reg0 [69:68]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[71:70]),
        .DIB(dina[73:72]),
        .DIC(dina[75:74]),
        .DID(dina[77:76]),
        .DIE(dina[79:78]),
        .DIF(dina[81:80]),
        .DIG(dina[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [71:70]),
        .DOB(\gen_rd_b.doutb_reg0 [73:72]),
        .DOC(\gen_rd_b.doutb_reg0 [75:74]),
        .DOD(\gen_rd_b.doutb_reg0 [77:76]),
        .DOE(\gen_rd_b.doutb_reg0 [79:78]),
        .DOF(\gen_rd_b.doutb_reg0 [81:80]),
        .DOG(\gen_rd_b.doutb_reg0 [83:82]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[85:84]),
        .DIB(dina[87:86]),
        .DIC(dina[89:88]),
        .DID(dina[91:90]),
        .DIE(dina[93:92]),
        .DIF(dina[95:94]),
        .DIG(dina[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [85:84]),
        .DOB(\gen_rd_b.doutb_reg0 [87:86]),
        .DOC(\gen_rd_b.doutb_reg0 [89:88]),
        .DOD(\gen_rd_b.doutb_reg0 [91:90]),
        .DOE(\gen_rd_b.doutb_reg0 [93:92]),
        .DOF(\gen_rd_b.doutb_reg0 [95:94]),
        .DOG(\gen_rd_b.doutb_reg0 [97:96]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "5184" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[99:98]),
        .DIB(dina[101:100]),
        .DIC(dina[103:102]),
        .DID(dina[105:104]),
        .DIE(dina[107:106]),
        .DIF(dina[109:108]),
        .DIG(dina[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [99:98]),
        .DOB(\gen_rd_b.doutb_reg0 [101:100]),
        .DOC(\gen_rd_b.doutb_reg0 [103:102]),
        .DOD(\gen_rd_b.doutb_reg0 [105:104]),
        .DOE(\gen_rd_b.doutb_reg0 [107:106]),
        .DOF(\gen_rd_b.doutb_reg0 [109:108]),
        .DOG(\gen_rd_b.doutb_reg0 [111:110]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "44" *) (* BYTE_WRITE_WIDTH_B = "44" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "704" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "44" *) (* P_MIN_WIDTH_DATA_A = "44" *) (* P_MIN_WIDTH_DATA_B = "44" *) 
(* P_MIN_WIDTH_DATA_ECC = "44" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "44" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "44" *) (* P_WIDTH_COL_WRITE_B = "44" *) (* READ_DATA_WIDTH_A = "44" *) 
(* READ_DATA_WIDTH_B = "44" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "44" *) (* WRITE_DATA_WIDTH_B = "44" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "44" *) 
(* rstb_loop_iter = "44" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [43:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [43:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [43:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [43:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [43:0]dina;
  wire [43:0]doutb;
  wire enb;
  wire [43:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[16] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[17] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[18] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[19] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[20] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[21] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[22] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[23] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[24] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[25] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[26] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[27] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[28] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[29] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[30] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[31] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[32] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[33] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[34] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[35] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[36] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[37] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[38] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[39] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[40] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[41] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[42] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[43] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[33] ),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[34] ),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[35] ),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[36] ),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[37] ),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[38] ),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[39] ),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[40] ),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[41] ),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[42] ),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[43] ),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "704" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "43" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[43:42]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_43_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "12" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "324" *) (* BYTE_WRITE_WIDTH_B = "324" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "1327104" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "324" *) (* P_MIN_WIDTH_DATA_A = "324" *) (* P_MIN_WIDTH_DATA_B = "324" *) 
(* P_MIN_WIDTH_DATA_ECC = "324" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "324" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "12" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "12" *) 
(* P_WIDTH_COL_WRITE_A = "324" *) (* P_WIDTH_COL_WRITE_B = "324" *) (* READ_DATA_WIDTH_A = "324" *) 
(* READ_DATA_WIDTH_B = "324" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "324" *) (* WRITE_DATA_WIDTH_B = "324" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "324" *) 
(* rstb_loop_iter = "324" *) 
module top_level_rfsoc_data_pipeline_4_0_xpm_memory_base__parameterized2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [323:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [323:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [323:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [323:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire [323:0]dina;
  wire [255:0]\^doutb ;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_350 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_351 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_352 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_353 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_354 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_355 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_356 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_357 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_358 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_359 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_360 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_361 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_362 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_363 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_364 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_365 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_366 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_367 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_368 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_369 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_370 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_371 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_372 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_373 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_374 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_375 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_376 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_377 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_378 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_379 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_380 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_381 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_421 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_350 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_351 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_352 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_353 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_354 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_355 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_356 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_357 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_358 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_359 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_360 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_361 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_362 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_363 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_364 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_365 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_366 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_367 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_368 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_369 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_370 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_371 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_372 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_373 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_374 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_375 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_376 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_377 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_378 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_379 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_380 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_381 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_421 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_350 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_351 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_352 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_353 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_354 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_355 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_356 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_357 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_358 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_359 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_360 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_361 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_362 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_363 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_364 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_365 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_366 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_367 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_368 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_369 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_370 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_371 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_372 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_373 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_374 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_375 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_376 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_377 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_378 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_379 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_380 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_381 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_421 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_382 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_383 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_384 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_385 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_386 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_387 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_388 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_389 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_390 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_391 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_392 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_393 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_394 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_395 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_396 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_397 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_398 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_399 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_400 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_401 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_402 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_403 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_404 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_405 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_406 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_407 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_408 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_409 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_410 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_411 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_412 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_413 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_414 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_415 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_416 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_417 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_418 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_419 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_420 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_421 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DOUT_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DOUT_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DOUT_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_B_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_A_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_B_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_A_UNCONNECTED ;
  wire [22:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_B_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_A_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_B_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_B_UNCONNECTED ;
  wire [71:40]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DOUT_A_UNCONNECTED ;
  wire [71:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DOUT_B_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[323] = \<const0> ;
  assign douta[322] = \<const0> ;
  assign douta[321] = \<const0> ;
  assign douta[320] = \<const0> ;
  assign douta[319] = \<const0> ;
  assign douta[318] = \<const0> ;
  assign douta[317] = \<const0> ;
  assign douta[316] = \<const0> ;
  assign douta[315] = \<const0> ;
  assign douta[314] = \<const0> ;
  assign douta[313] = \<const0> ;
  assign douta[312] = \<const0> ;
  assign douta[311] = \<const0> ;
  assign douta[310] = \<const0> ;
  assign douta[309] = \<const0> ;
  assign douta[308] = \<const0> ;
  assign douta[307] = \<const0> ;
  assign douta[306] = \<const0> ;
  assign douta[305] = \<const0> ;
  assign douta[304] = \<const0> ;
  assign douta[303] = \<const0> ;
  assign douta[302] = \<const0> ;
  assign douta[301] = \<const0> ;
  assign douta[300] = \<const0> ;
  assign douta[299] = \<const0> ;
  assign douta[298] = \<const0> ;
  assign douta[297] = \<const0> ;
  assign douta[296] = \<const0> ;
  assign douta[295] = \<const0> ;
  assign douta[294] = \<const0> ;
  assign douta[293] = \<const0> ;
  assign douta[292] = \<const0> ;
  assign douta[291] = \<const0> ;
  assign douta[290] = \<const0> ;
  assign douta[289] = \<const0> ;
  assign douta[288] = \<const0> ;
  assign douta[287] = \<const0> ;
  assign douta[286] = \<const0> ;
  assign douta[285] = \<const0> ;
  assign douta[284] = \<const0> ;
  assign douta[283] = \<const0> ;
  assign douta[282] = \<const0> ;
  assign douta[281] = \<const0> ;
  assign douta[280] = \<const0> ;
  assign douta[279] = \<const0> ;
  assign douta[278] = \<const0> ;
  assign douta[277] = \<const0> ;
  assign douta[276] = \<const0> ;
  assign douta[275] = \<const0> ;
  assign douta[274] = \<const0> ;
  assign douta[273] = \<const0> ;
  assign douta[272] = \<const0> ;
  assign douta[271] = \<const0> ;
  assign douta[270] = \<const0> ;
  assign douta[269] = \<const0> ;
  assign douta[268] = \<const0> ;
  assign douta[267] = \<const0> ;
  assign douta[266] = \<const0> ;
  assign douta[265] = \<const0> ;
  assign douta[264] = \<const0> ;
  assign douta[263] = \<const0> ;
  assign douta[262] = \<const0> ;
  assign douta[261] = \<const0> ;
  assign douta[260] = \<const0> ;
  assign douta[259] = \<const0> ;
  assign douta[258] = \<const0> ;
  assign douta[257] = \<const0> ;
  assign douta[256] = \<const0> ;
  assign douta[255] = \<const0> ;
  assign douta[254] = \<const0> ;
  assign douta[253] = \<const0> ;
  assign douta[252] = \<const0> ;
  assign douta[251] = \<const0> ;
  assign douta[250] = \<const0> ;
  assign douta[249] = \<const0> ;
  assign douta[248] = \<const0> ;
  assign douta[247] = \<const0> ;
  assign douta[246] = \<const0> ;
  assign douta[245] = \<const0> ;
  assign douta[244] = \<const0> ;
  assign douta[243] = \<const0> ;
  assign douta[242] = \<const0> ;
  assign douta[241] = \<const0> ;
  assign douta[240] = \<const0> ;
  assign douta[239] = \<const0> ;
  assign douta[238] = \<const0> ;
  assign douta[237] = \<const0> ;
  assign douta[236] = \<const0> ;
  assign douta[235] = \<const0> ;
  assign douta[234] = \<const0> ;
  assign douta[233] = \<const0> ;
  assign douta[232] = \<const0> ;
  assign douta[231] = \<const0> ;
  assign douta[230] = \<const0> ;
  assign douta[229] = \<const0> ;
  assign douta[228] = \<const0> ;
  assign douta[227] = \<const0> ;
  assign douta[226] = \<const0> ;
  assign douta[225] = \<const0> ;
  assign douta[224] = \<const0> ;
  assign douta[223] = \<const0> ;
  assign douta[222] = \<const0> ;
  assign douta[221] = \<const0> ;
  assign douta[220] = \<const0> ;
  assign douta[219] = \<const0> ;
  assign douta[218] = \<const0> ;
  assign douta[217] = \<const0> ;
  assign douta[216] = \<const0> ;
  assign douta[215] = \<const0> ;
  assign douta[214] = \<const0> ;
  assign douta[213] = \<const0> ;
  assign douta[212] = \<const0> ;
  assign douta[211] = \<const0> ;
  assign douta[210] = \<const0> ;
  assign douta[209] = \<const0> ;
  assign douta[208] = \<const0> ;
  assign douta[207] = \<const0> ;
  assign douta[206] = \<const0> ;
  assign douta[205] = \<const0> ;
  assign douta[204] = \<const0> ;
  assign douta[203] = \<const0> ;
  assign douta[202] = \<const0> ;
  assign douta[201] = \<const0> ;
  assign douta[200] = \<const0> ;
  assign douta[199] = \<const0> ;
  assign douta[198] = \<const0> ;
  assign douta[197] = \<const0> ;
  assign douta[196] = \<const0> ;
  assign douta[195] = \<const0> ;
  assign douta[194] = \<const0> ;
  assign douta[193] = \<const0> ;
  assign douta[192] = \<const0> ;
  assign douta[191] = \<const0> ;
  assign douta[190] = \<const0> ;
  assign douta[189] = \<const0> ;
  assign douta[188] = \<const0> ;
  assign douta[187] = \<const0> ;
  assign douta[186] = \<const0> ;
  assign douta[185] = \<const0> ;
  assign douta[184] = \<const0> ;
  assign douta[183] = \<const0> ;
  assign douta[182] = \<const0> ;
  assign douta[181] = \<const0> ;
  assign douta[180] = \<const0> ;
  assign douta[179] = \<const0> ;
  assign douta[178] = \<const0> ;
  assign douta[177] = \<const0> ;
  assign douta[176] = \<const0> ;
  assign douta[175] = \<const0> ;
  assign douta[174] = \<const0> ;
  assign douta[173] = \<const0> ;
  assign douta[172] = \<const0> ;
  assign douta[171] = \<const0> ;
  assign douta[170] = \<const0> ;
  assign douta[169] = \<const0> ;
  assign douta[168] = \<const0> ;
  assign douta[167] = \<const0> ;
  assign douta[166] = \<const0> ;
  assign douta[165] = \<const0> ;
  assign douta[164] = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[323] = \<const0> ;
  assign doutb[322] = \<const0> ;
  assign doutb[321] = \<const0> ;
  assign doutb[320] = \<const0> ;
  assign doutb[319] = \<const0> ;
  assign doutb[318] = \<const0> ;
  assign doutb[317] = \<const0> ;
  assign doutb[316] = \<const0> ;
  assign doutb[315] = \<const0> ;
  assign doutb[314] = \<const0> ;
  assign doutb[313] = \<const0> ;
  assign doutb[312] = \<const0> ;
  assign doutb[311] = \<const0> ;
  assign doutb[310] = \<const0> ;
  assign doutb[309] = \<const0> ;
  assign doutb[308] = \<const0> ;
  assign doutb[307] = \<const0> ;
  assign doutb[306] = \<const0> ;
  assign doutb[305] = \<const0> ;
  assign doutb[304] = \<const0> ;
  assign doutb[303] = \<const0> ;
  assign doutb[302] = \<const0> ;
  assign doutb[301] = \<const0> ;
  assign doutb[300] = \<const0> ;
  assign doutb[299] = \<const0> ;
  assign doutb[298] = \<const0> ;
  assign doutb[297] = \<const0> ;
  assign doutb[296] = \<const0> ;
  assign doutb[295] = \<const0> ;
  assign doutb[294] = \<const0> ;
  assign doutb[293] = \<const0> ;
  assign doutb[292] = \<const0> ;
  assign doutb[291] = \<const0> ;
  assign doutb[290] = \<const0> ;
  assign doutb[289] = \<const0> ;
  assign doutb[288] = \<const0> ;
  assign doutb[287] = \<const0> ;
  assign doutb[286] = \<const0> ;
  assign doutb[285] = \<const0> ;
  assign doutb[284] = \<const0> ;
  assign doutb[283] = \<const0> ;
  assign doutb[282] = \<const0> ;
  assign doutb[281] = \<const0> ;
  assign doutb[280] = \<const0> ;
  assign doutb[279] = \<const0> ;
  assign doutb[278] = \<const0> ;
  assign doutb[277] = \<const0> ;
  assign doutb[276] = \<const0> ;
  assign doutb[275] = \<const0> ;
  assign doutb[274] = \<const0> ;
  assign doutb[273] = \<const0> ;
  assign doutb[272] = \<const0> ;
  assign doutb[271] = \<const0> ;
  assign doutb[270] = \<const0> ;
  assign doutb[269] = \<const0> ;
  assign doutb[268] = \<const0> ;
  assign doutb[267] = \<const0> ;
  assign doutb[266] = \<const0> ;
  assign doutb[265] = \<const0> ;
  assign doutb[264] = \<const0> ;
  assign doutb[263] = \<const0> ;
  assign doutb[262] = \<const0> ;
  assign doutb[261] = \<const0> ;
  assign doutb[260] = \<const0> ;
  assign doutb[259] = \<const0> ;
  assign doutb[258] = \<const0> ;
  assign doutb[257] = \<const0> ;
  assign doutb[256] = \<const0> ;
  assign doutb[255:0] = \^doutb [255:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_421 ),
        .Q(\^doutb [0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_393 ),
        .Q(\^doutb [100]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_392 ),
        .Q(\^doutb [101]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_391 ),
        .Q(\^doutb [102]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_390 ),
        .Q(\^doutb [103]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_389 ),
        .Q(\^doutb [104]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_388 ),
        .Q(\^doutb [105]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_387 ),
        .Q(\^doutb [106]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_386 ),
        .Q(\^doutb [107]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_385 ),
        .Q(\^doutb [108]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_384 ),
        .Q(\^doutb [109]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_411 ),
        .Q(\^doutb [10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_383 ),
        .Q(\^doutb [110]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_382 ),
        .Q(\^doutb [111]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_381 ),
        .Q(\^doutb [112]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_380 ),
        .Q(\^doutb [113]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_379 ),
        .Q(\^doutb [114]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_378 ),
        .Q(\^doutb [115]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_377 ),
        .Q(\^doutb [116]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_376 ),
        .Q(\^doutb [117]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_375 ),
        .Q(\^doutb [118]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_374 ),
        .Q(\^doutb [119]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_410 ),
        .Q(\^doutb [11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_373 ),
        .Q(\^doutb [120]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_372 ),
        .Q(\^doutb [121]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_371 ),
        .Q(\^doutb [122]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_370 ),
        .Q(\^doutb [123]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_369 ),
        .Q(\^doutb [124]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_368 ),
        .Q(\^doutb [125]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_367 ),
        .Q(\^doutb [126]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_366 ),
        .Q(\^doutb [127]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_365 ),
        .Q(\^doutb [128]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_364 ),
        .Q(\^doutb [129]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_409 ),
        .Q(\^doutb [12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_363 ),
        .Q(\^doutb [130]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_362 ),
        .Q(\^doutb [131]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_361 ),
        .Q(\^doutb [132]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_360 ),
        .Q(\^doutb [133]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_359 ),
        .Q(\^doutb [134]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_358 ),
        .Q(\^doutb [135]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_357 ),
        .Q(\^doutb [136]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_356 ),
        .Q(\^doutb [137]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_355 ),
        .Q(\^doutb [138]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_354 ),
        .Q(\^doutb [139]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_408 ),
        .Q(\^doutb [13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_353 ),
        .Q(\^doutb [140]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_352 ),
        .Q(\^doutb [141]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_351 ),
        .Q(\^doutb [142]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_350 ),
        .Q(\^doutb [143]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_421 ),
        .Q(\^doutb [144]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_420 ),
        .Q(\^doutb [145]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][146] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_419 ),
        .Q(\^doutb [146]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][147] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_418 ),
        .Q(\^doutb [147]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][148] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_417 ),
        .Q(\^doutb [148]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][149] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_416 ),
        .Q(\^doutb [149]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_407 ),
        .Q(\^doutb [14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][150] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_415 ),
        .Q(\^doutb [150]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][151] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_414 ),
        .Q(\^doutb [151]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_413 ),
        .Q(\^doutb [152]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][153] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_412 ),
        .Q(\^doutb [153]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][154] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_411 ),
        .Q(\^doutb [154]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][155] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_410 ),
        .Q(\^doutb [155]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][156] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_409 ),
        .Q(\^doutb [156]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][157] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_408 ),
        .Q(\^doutb [157]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_407 ),
        .Q(\^doutb [158]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][159] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_406 ),
        .Q(\^doutb [159]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_406 ),
        .Q(\^doutb [15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][160] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_405 ),
        .Q(\^doutb [160]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][161] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_404 ),
        .Q(\^doutb [161]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][162] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_403 ),
        .Q(\^doutb [162]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_402 ),
        .Q(\^doutb [163]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_401 ),
        .Q(\^doutb [164]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][165] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_400 ),
        .Q(\^doutb [165]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][166] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_399 ),
        .Q(\^doutb [166]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][167] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_398 ),
        .Q(\^doutb [167]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][168] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_397 ),
        .Q(\^doutb [168]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][169] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_396 ),
        .Q(\^doutb [169]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_405 ),
        .Q(\^doutb [16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][170] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_395 ),
        .Q(\^doutb [170]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][171] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_394 ),
        .Q(\^doutb [171]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][172] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_393 ),
        .Q(\^doutb [172]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][173] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_392 ),
        .Q(\^doutb [173]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][174] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_391 ),
        .Q(\^doutb [174]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][175] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_390 ),
        .Q(\^doutb [175]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][176] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_389 ),
        .Q(\^doutb [176]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][177] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_388 ),
        .Q(\^doutb [177]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][178] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_387 ),
        .Q(\^doutb [178]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][179] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_386 ),
        .Q(\^doutb [179]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_404 ),
        .Q(\^doutb [17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][180] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_385 ),
        .Q(\^doutb [180]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][181] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_384 ),
        .Q(\^doutb [181]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][182] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_383 ),
        .Q(\^doutb [182]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][183] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_382 ),
        .Q(\^doutb [183]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][184] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_381 ),
        .Q(\^doutb [184]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][185] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_380 ),
        .Q(\^doutb [185]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][186] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_379 ),
        .Q(\^doutb [186]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][187] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_378 ),
        .Q(\^doutb [187]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][188] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_377 ),
        .Q(\^doutb [188]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][189] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_376 ),
        .Q(\^doutb [189]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_403 ),
        .Q(\^doutb [18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][190] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_375 ),
        .Q(\^doutb [190]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][191] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_374 ),
        .Q(\^doutb [191]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][192] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_373 ),
        .Q(\^doutb [192]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][193] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_372 ),
        .Q(\^doutb [193]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][194] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_371 ),
        .Q(\^doutb [194]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_370 ),
        .Q(\^doutb [195]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][196] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_369 ),
        .Q(\^doutb [196]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][197] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_368 ),
        .Q(\^doutb [197]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][198] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_367 ),
        .Q(\^doutb [198]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][199] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_366 ),
        .Q(\^doutb [199]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_402 ),
        .Q(\^doutb [19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_420 ),
        .Q(\^doutb [1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][200] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_365 ),
        .Q(\^doutb [200]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][201] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_364 ),
        .Q(\^doutb [201]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][202] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_363 ),
        .Q(\^doutb [202]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][203] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_362 ),
        .Q(\^doutb [203]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][204] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_361 ),
        .Q(\^doutb [204]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][205] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_360 ),
        .Q(\^doutb [205]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][206] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_359 ),
        .Q(\^doutb [206]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][207] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_358 ),
        .Q(\^doutb [207]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][208] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_357 ),
        .Q(\^doutb [208]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_356 ),
        .Q(\^doutb [209]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_401 ),
        .Q(\^doutb [20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][210] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_355 ),
        .Q(\^doutb [210]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][211] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_354 ),
        .Q(\^doutb [211]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][212] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_353 ),
        .Q(\^doutb [212]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][213] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_352 ),
        .Q(\^doutb [213]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][214] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_351 ),
        .Q(\^doutb [214]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][215] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_350 ),
        .Q(\^doutb [215]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][216] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_421 ),
        .Q(\^doutb [216]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][217] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_420 ),
        .Q(\^doutb [217]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][218] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_419 ),
        .Q(\^doutb [218]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][219] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_418 ),
        .Q(\^doutb [219]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_400 ),
        .Q(\^doutb [21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_417 ),
        .Q(\^doutb [220]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][221] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_416 ),
        .Q(\^doutb [221]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][222] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_415 ),
        .Q(\^doutb [222]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][223] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_414 ),
        .Q(\^doutb [223]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][224] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_413 ),
        .Q(\^doutb [224]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][225] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_412 ),
        .Q(\^doutb [225]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][226] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_411 ),
        .Q(\^doutb [226]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][227] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_410 ),
        .Q(\^doutb [227]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][228] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_409 ),
        .Q(\^doutb [228]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][229] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_408 ),
        .Q(\^doutb [229]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_399 ),
        .Q(\^doutb [22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][230] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_407 ),
        .Q(\^doutb [230]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][231] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_406 ),
        .Q(\^doutb [231]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][232] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_405 ),
        .Q(\^doutb [232]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][233] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_404 ),
        .Q(\^doutb [233]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][234] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_403 ),
        .Q(\^doutb [234]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][235] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_402 ),
        .Q(\^doutb [235]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][236] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_401 ),
        .Q(\^doutb [236]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][237] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_400 ),
        .Q(\^doutb [237]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][238] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_399 ),
        .Q(\^doutb [238]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][239] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_398 ),
        .Q(\^doutb [239]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_398 ),
        .Q(\^doutb [23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][240] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_397 ),
        .Q(\^doutb [240]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][241] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_396 ),
        .Q(\^doutb [241]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][242] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_395 ),
        .Q(\^doutb [242]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][243] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_394 ),
        .Q(\^doutb [243]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][244] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_393 ),
        .Q(\^doutb [244]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_392 ),
        .Q(\^doutb [245]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][246] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_391 ),
        .Q(\^doutb [246]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][247] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_390 ),
        .Q(\^doutb [247]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_389 ),
        .Q(\^doutb [248]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][249] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_388 ),
        .Q(\^doutb [249]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_397 ),
        .Q(\^doutb [24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][250] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_387 ),
        .Q(\^doutb [250]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][251] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_386 ),
        .Q(\^doutb [251]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][252] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_385 ),
        .Q(\^doutb [252]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][253] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_384 ),
        .Q(\^doutb [253]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][254] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_383 ),
        .Q(\^doutb [254]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][255] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_382 ),
        .Q(\^doutb [255]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_396 ),
        .Q(\^doutb [25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_395 ),
        .Q(\^doutb [26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_394 ),
        .Q(\^doutb [27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_393 ),
        .Q(\^doutb [28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_392 ),
        .Q(\^doutb [29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_419 ),
        .Q(\^doutb [2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_391 ),
        .Q(\^doutb [30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_390 ),
        .Q(\^doutb [31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_389 ),
        .Q(\^doutb [32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_388 ),
        .Q(\^doutb [33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_387 ),
        .Q(\^doutb [34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_386 ),
        .Q(\^doutb [35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_385 ),
        .Q(\^doutb [36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_384 ),
        .Q(\^doutb [37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_383 ),
        .Q(\^doutb [38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_382 ),
        .Q(\^doutb [39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_418 ),
        .Q(\^doutb [3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_381 ),
        .Q(\^doutb [40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_380 ),
        .Q(\^doutb [41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_379 ),
        .Q(\^doutb [42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_378 ),
        .Q(\^doutb [43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_377 ),
        .Q(\^doutb [44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_376 ),
        .Q(\^doutb [45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_375 ),
        .Q(\^doutb [46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_374 ),
        .Q(\^doutb [47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_373 ),
        .Q(\^doutb [48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_372 ),
        .Q(\^doutb [49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_417 ),
        .Q(\^doutb [4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_371 ),
        .Q(\^doutb [50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_370 ),
        .Q(\^doutb [51]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_369 ),
        .Q(\^doutb [52]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_368 ),
        .Q(\^doutb [53]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_367 ),
        .Q(\^doutb [54]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_366 ),
        .Q(\^doutb [55]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_365 ),
        .Q(\^doutb [56]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_364 ),
        .Q(\^doutb [57]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_363 ),
        .Q(\^doutb [58]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_362 ),
        .Q(\^doutb [59]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_416 ),
        .Q(\^doutb [5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_361 ),
        .Q(\^doutb [60]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_360 ),
        .Q(\^doutb [61]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_359 ),
        .Q(\^doutb [62]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_358 ),
        .Q(\^doutb [63]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_357 ),
        .Q(\^doutb [64]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_356 ),
        .Q(\^doutb [65]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_355 ),
        .Q(\^doutb [66]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_354 ),
        .Q(\^doutb [67]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_353 ),
        .Q(\^doutb [68]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_352 ),
        .Q(\^doutb [69]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_415 ),
        .Q(\^doutb [6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_351 ),
        .Q(\^doutb [70]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_350 ),
        .Q(\^doutb [71]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_421 ),
        .Q(\^doutb [72]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_420 ),
        .Q(\^doutb [73]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_419 ),
        .Q(\^doutb [74]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_418 ),
        .Q(\^doutb [75]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_417 ),
        .Q(\^doutb [76]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_416 ),
        .Q(\^doutb [77]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_415 ),
        .Q(\^doutb [78]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_414 ),
        .Q(\^doutb [79]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_414 ),
        .Q(\^doutb [7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_413 ),
        .Q(\^doutb [80]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_412 ),
        .Q(\^doutb [81]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_411 ),
        .Q(\^doutb [82]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_410 ),
        .Q(\^doutb [83]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_409 ),
        .Q(\^doutb [84]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_408 ),
        .Q(\^doutb [85]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_407 ),
        .Q(\^doutb [86]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_406 ),
        .Q(\^doutb [87]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_405 ),
        .Q(\^doutb [88]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_404 ),
        .Q(\^doutb [89]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_413 ),
        .Q(\^doutb [8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_403 ),
        .Q(\^doutb [90]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_402 ),
        .Q(\^doutb [91]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_401 ),
        .Q(\^doutb [92]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_400 ),
        .Q(\^doutb [93]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_399 ),
        .Q(\^doutb [94]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_398 ),
        .Q(\^doutb [95]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_397 ),
        .Q(\^doutb [96]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_396 ),
        .Q(\^doutb [97]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_395 ),
        .Q(\^doutb [98]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_394 ),
        .Q(\^doutb [99]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_412 ),
        .Q(\^doutb [9]),
        .R(rstb));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INDEPENDENT"),
    .BWE_MODE_B("PARITY_INDEPENDENT"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M0"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_0 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({wea,wea,wea,wea,wea,wea,wea,wea,wea}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B(dina[71:0]),
        .DOUT_A({\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_350 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_351 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_352 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_353 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_354 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_355 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_356 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_357 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_358 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_359 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_360 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_361 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_362 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_363 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_364 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_365 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_366 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_367 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_368 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_369 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_370 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_371 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_372 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_373 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_374 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_375 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_376 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_377 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_378 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_379 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_380 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_381 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(1'b1),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_0_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INDEPENDENT"),
    .BWE_MODE_B("PARITY_INDEPENDENT"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M1"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_1 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({wea,wea,wea,wea,wea,wea,wea,wea,wea}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B(dina[143:72]),
        .DOUT_A({\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_350 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_351 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_352 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_353 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_354 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_355 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_356 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_357 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_358 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_359 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_360 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_361 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_362 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_363 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_364 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_365 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_366 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_367 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_368 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_369 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_370 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_371 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_372 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_373 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_374 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_375 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_376 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_377 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_378 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_379 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_380 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_381 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_1_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(1'b1),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_1_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "215" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "215" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "215" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INDEPENDENT"),
    .BWE_MODE_B("PARITY_INDEPENDENT"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M2"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_2 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({wea,wea,wea,wea,wea,wea,wea,wea,wea}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B(dina[215:144]),
        .DOUT_A({\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_350 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_351 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_352 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_353 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_354 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_355 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_356 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_357 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_358 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_359 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_360 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_361 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_362 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_363 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_364 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_365 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_366 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_367 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_368 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_369 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_370 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_371 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_372 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_373 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_374 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_375 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_376 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_377 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_378 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_379 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_380 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_381 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_2_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(1'b1),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_2_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "216" *) 
  (* \MEM.PORTA.DATA_MSB  = "255" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "216" *) 
  (* \MEM.PORTB.DATA_MSB  = "255" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1327104" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "216" *) 
  (* ram_slice_end = "255" *) 
  URAM288 #(
    .AVG_CONS_INACTIVE_CYCLES(10),
    .BWE_MODE_A("PARITY_INTERLEAVED"),
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .EN_ECC_RD_A("FALSE"),
    .EN_ECC_RD_B("FALSE"),
    .EN_ECC_WR_A("FALSE"),
    .EN_ECC_WR_B("FALSE"),
    .IREG_PRE_A("FALSE"),
    .IREG_PRE_B("FALSE"),
    .IS_CLK_INVERTED(1'b0),
    .IS_EN_A_INVERTED(1'b0),
    .IS_EN_B_INVERTED(1'b0),
    .IS_RDB_WR_A_INVERTED(1'b0),
    .IS_RDB_WR_B_INVERTED(1'b0),
    .IS_RST_A_INVERTED(1'b0),
    .IS_RST_B_INVERTED(1'b0),
    .MATRIX_ID("gen_wr_a.gen_word_narrow.mem_reg_B13_M3"),
    .NUM_UNIQUE_SELF_ADDR_A(1),
    .NUM_UNIQUE_SELF_ADDR_B(1),
    .NUM_URAM_IN_MATRIX(1),
    .OREG_A("FALSE"),
    .OREG_B("FALSE"),
    .OREG_ECC_A("FALSE"),
    .OREG_ECC_B("FALSE"),
    .REG_CAS_A("FALSE"),
    .REG_CAS_B("FALSE"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SELF_ADDR_A(11'h000),
    .SELF_ADDR_B(11'h000),
    .SELF_MASK_A(11'h7FF),
    .SELF_MASK_B(11'h7FF),
    .USE_EXT_CE_A("FALSE"),
    .USE_EXT_CE_B("FALSE")) 
    \gen_wr_a.gen_word_narrow.mem_reg_uram_3 
       (.ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb}),
        .ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra}),
        .BWE_A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BWE_B({1'b1,wea,wea,wea,wea,wea,wea,wea,wea}),
        .CAS_IN_ADDR_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_ADDR_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_BWE_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DBITERR_A(1'b0),
        .CAS_IN_DBITERR_B(1'b0),
        .CAS_IN_DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_DOUT_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CAS_IN_EN_A(1'b0),
        .CAS_IN_EN_B(1'b0),
        .CAS_IN_RDACCESS_A(1'b0),
        .CAS_IN_RDACCESS_B(1'b0),
        .CAS_IN_RDB_WR_A(1'b0),
        .CAS_IN_RDB_WR_B(1'b0),
        .CAS_IN_SBITERR_A(1'b0),
        .CAS_IN_SBITERR_B(1'b0),
        .CAS_OUT_ADDR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_A_UNCONNECTED [22:0]),
        .CAS_OUT_ADDR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_ADDR_B_UNCONNECTED [22:0]),
        .CAS_OUT_BWE_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_A_UNCONNECTED [8:0]),
        .CAS_OUT_BWE_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_BWE_B_UNCONNECTED [8:0]),
        .CAS_OUT_DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_A_UNCONNECTED ),
        .CAS_OUT_DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DBITERR_B_UNCONNECTED ),
        .CAS_OUT_DIN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_A_UNCONNECTED [71:0]),
        .CAS_OUT_DIN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DIN_B_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_A_UNCONNECTED [71:0]),
        .CAS_OUT_DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_DOUT_B_UNCONNECTED [71:0]),
        .CAS_OUT_EN_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_A_UNCONNECTED ),
        .CAS_OUT_EN_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_EN_B_UNCONNECTED ),
        .CAS_OUT_RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_A_UNCONNECTED ),
        .CAS_OUT_RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDACCESS_B_UNCONNECTED ),
        .CAS_OUT_RDB_WR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_A_UNCONNECTED ),
        .CAS_OUT_RDB_WR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_RDB_WR_B_UNCONNECTED ),
        .CAS_OUT_SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_A_UNCONNECTED ),
        .CAS_OUT_SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_CAS_OUT_SBITERR_B_UNCONNECTED ),
        .CLK(clka),
        .DBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_A_UNCONNECTED ),
        .DBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DBITERR_B_UNCONNECTED ),
        .DIN_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIN_B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[255:216]}),
        .DOUT_A({\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DOUT_A_UNCONNECTED [71:40],\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_382 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_383 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_384 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_385 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_386 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_387 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_388 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_389 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_390 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_391 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_392 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_393 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_394 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_395 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_396 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_397 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_398 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_399 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_400 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_401 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_402 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_403 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_404 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_405 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_406 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_407 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_408 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_409 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_410 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_411 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_412 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_413 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_414 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_415 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_416 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_417 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_418 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_419 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_420 ,\gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_421 }),
        .DOUT_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_DOUT_B_UNCONNECTED [71:0]),
        .EN_A(enb),
        .EN_B(1'b1),
        .INJECT_DBITERR_A(1'b0),
        .INJECT_DBITERR_B(1'b0),
        .INJECT_SBITERR_A(1'b0),
        .INJECT_SBITERR_B(1'b0),
        .OREG_CE_A(1'b1),
        .OREG_CE_B(1'b1),
        .OREG_ECC_CE_A(1'b1),
        .OREG_ECC_CE_B(1'b1),
        .RDACCESS_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_A_UNCONNECTED ),
        .RDACCESS_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_RDACCESS_B_UNCONNECTED ),
        .RDB_WR_A(1'b0),
        .RDB_WR_B(1'b1),
        .RST_A(1'b0),
        .RST_B(1'b0),
        .SBITERR_A(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_A_UNCONNECTED ),
        .SBITERR_B(\NLW_gen_wr_a.gen_word_narrow.mem_reg_uram_3_SBITERR_B_UNCONNECTED ),
        .SLEEP(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
