# Generated by Yosys 0.9+932 (git sha1 4072a966, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 189
attribute \src "memory.sv:32"
module \memory
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank0$memory.sv:48$12_ADDR[7:0]$17
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank0$memory.sv:48$12_DATA[7:0]$18
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank1$memory.sv:49$13_ADDR[7:0]$20
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank1$memory.sv:49$13_DATA[7:0]$21
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank1$memory.sv:50$14_ADDR[7:0]$23
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank1$memory.sv:50$14_DATA[7:0]$24
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank3$memory.sv:51$15_ADDR[7:0]$26
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank3$memory.sv:51$15_DATA[7:0]$27
  attribute \src "memory.sv:46"
  wire width 8 $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28
  wire width 8 $auto$rtlil.cc:2318:Anyseq$158
  wire width 8 $auto$rtlil.cc:2318:Anyseq$160
  wire width 8 $auto$rtlil.cc:2318:Anyseq$162
  wire width 8 $auto$rtlil.cc:2318:Anyseq$164
  wire width 8 $auto$rtlil.cc:2318:Anyseq$166
  wire width 8 $auto$rtlil.cc:2318:Anyseq$168
  wire width 8 $auto$rtlil.cc:2318:Anyseq$170
  wire width 8 $auto$rtlil.cc:2318:Anyseq$172
  wire width 8 $auto$rtlil.cc:2318:Anyseq$174
  wire width 8 $auto$rtlil.cc:2318:Anyseq$176
  wire width 8 $auto$rtlil.cc:2318:Anyseq$178
  attribute \src "memory.sv:59"
  wire width 32 $auto$wreduce.cc:454:run$147
  attribute \src "memory.sv:59"
  wire width 32 $auto$wreduce.cc:454:run$148
  attribute \src "memory.sv:59"
  wire width 32 $auto$wreduce.cc:454:run$149
  attribute \src "memory.sv:59"
  wire width 32 $auto$wreduce.cc:454:run$150
  attribute \src "memory.sv:59"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$151
  attribute \src "memory.sv:59"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$152
  attribute \src "memory.sv:56"
  wire $eq$memory.sv:56$29_Y
  attribute \src "memory.sv:57"
  wire $eq$memory.sv:57$31_Y
  attribute \src "memory.sv:58"
  wire $eq$memory.sv:58$33_Y
  attribute \src "memory.sv:59"
  wire $eq$memory.sv:59$35_Y
  wire width 8 $procmux$103_Y
  wire width 8 $procmux$107_Y
  wire width 8 $procmux$111_Y
  attribute \src "memory.sv:59"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$memory.sv:59$42_Y
  attribute \src "memory.sv:34"
  wire width 10 input 3 \addr
  attribute \src "memory.sv:33"
  wire input 1 \clk
  attribute \src "memory.sv:44"
  wire width 8 \mem_addr
  attribute \src "memory.sv:43"
  wire width 2 \mem_sel
  attribute \src "memory.sv:36"
  wire width 8 output 5 \rdata
  attribute \src "memory.sv:35"
  wire width 8 input 4 \wdata
  attribute \src "memory.sv:33"
  wire input 2 \wen
  cell $anyseq $auto$setundef.cc:524:execute$157
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$158
  end
  cell $anyseq $auto$setundef.cc:524:execute$159
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$160
  end
  cell $anyseq $auto$setundef.cc:524:execute$161
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$162
  end
  cell $anyseq $auto$setundef.cc:524:execute$163
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$164
  end
  cell $anyseq $auto$setundef.cc:524:execute$165
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$166
  end
  cell $anyseq $auto$setundef.cc:524:execute$167
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$168
  end
  cell $anyseq $auto$setundef.cc:524:execute$169
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$170
  end
  cell $anyseq $auto$setundef.cc:524:execute$171
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$172
  end
  cell $anyseq $auto$setundef.cc:524:execute$173
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$174
  end
  cell $anyseq $auto$setundef.cc:524:execute$175
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$176
  end
  cell $anyseq $auto$setundef.cc:524:execute$177
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2318:Anyseq$178
  end
  attribute \src "memory.sv:56"
  cell $logic_not $eq$memory.sv:56$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \addr [9:8]
    connect \Y $eq$memory.sv:56$29_Y
  end
  attribute \src "memory.sv:57"
  cell $eq $eq$memory.sv:57$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addr [9:8]
    connect \B 1'1
    connect \Y $eq$memory.sv:57$31_Y
  end
  attribute \src "memory.sv:58"
  cell $eq $eq$memory.sv:58$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \addr [9:8]
    connect \B 2'10
    connect \Y $eq$memory.sv:58$33_Y
  end
  attribute \src "memory.sv:59"
  cell $eq $eq$memory.sv:59$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \addr [9:8]
    connect \B 2'11
    connect \Y $eq$memory.sv:59$35_Y
  end
  attribute \full_case 1
  attribute \src "memory.sv:50|memory.sv:47"
  cell $mux $procmux$101
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$158
    connect \B $procmux$111_Y
    connect \S $eq$memory.sv:58$33_Y
    connect \Y $0$memwr$\bank1$memory.sv:50$14_ADDR[7:0]$23
  end
  attribute \src "memory.sv:51"
  cell $mux $procmux$103
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wen
    connect \Y $procmux$103_Y [7]
  end
  attribute \full_case 1
  attribute \src "memory.sv:51|memory.sv:47"
  cell $mux $procmux$105
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$103_Y [7]
    connect \S $eq$memory.sv:59$35_Y
    connect \Y $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7]
  end
  attribute \src "memory.sv:51"
  cell $mux $procmux$107
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$160
    connect \B \wdata
    connect \S \wen
    connect \Y $procmux$107_Y
  end
  attribute \full_case 1
  attribute \src "memory.sv:51|memory.sv:47"
  cell $mux $procmux$109
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$162
    connect \B $procmux$107_Y
    connect \S $eq$memory.sv:59$35_Y
    connect \Y $0$memwr$\bank3$memory.sv:51$15_DATA[7:0]$27
  end
  attribute \src "memory.sv:51"
  cell $mux $procmux$111
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$164
    connect \B \addr [7:0]
    connect \S \wen
    connect \Y $procmux$111_Y
  end
  attribute \full_case 1
  attribute \src "memory.sv:51|memory.sv:47"
  cell $mux $procmux$113
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$166
    connect \B $procmux$111_Y
    connect \S $eq$memory.sv:59$35_Y
    connect \Y $0$memwr$\bank3$memory.sv:51$15_ADDR[7:0]$26
  end
  attribute \full_case 1
  attribute \src "memory.sv:48|memory.sv:47"
  cell $mux $procmux$54
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$103_Y [7]
    connect \S $eq$memory.sv:56$29_Y
    connect \Y $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7]
  end
  attribute \full_case 1
  attribute \src "memory.sv:48|memory.sv:47"
  cell $mux $procmux$61
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$168
    connect \B $procmux$107_Y
    connect \S $eq$memory.sv:56$29_Y
    connect \Y $0$memwr$\bank0$memory.sv:48$12_DATA[7:0]$18
  end
  attribute \full_case 1
  attribute \src "memory.sv:48|memory.sv:47"
  cell $mux $procmux$68
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$170
    connect \B $procmux$111_Y
    connect \S $eq$memory.sv:56$29_Y
    connect \Y $0$memwr$\bank0$memory.sv:48$12_ADDR[7:0]$17
  end
  attribute \full_case 1
  attribute \src "memory.sv:49|memory.sv:47"
  cell $mux $procmux$74
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$103_Y [7]
    connect \S $eq$memory.sv:57$31_Y
    connect \Y $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7]
  end
  attribute \full_case 1
  attribute \src "memory.sv:49|memory.sv:47"
  cell $mux $procmux$80
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$172
    connect \B $procmux$107_Y
    connect \S $eq$memory.sv:57$31_Y
    connect \Y $0$memwr$\bank1$memory.sv:49$13_DATA[7:0]$21
  end
  attribute \full_case 1
  attribute \src "memory.sv:49|memory.sv:47"
  cell $mux $procmux$86
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$174
    connect \B $procmux$111_Y
    connect \S $eq$memory.sv:57$31_Y
    connect \Y $0$memwr$\bank1$memory.sv:49$13_ADDR[7:0]$20
  end
  attribute \full_case 1
  attribute \src "memory.sv:50|memory.sv:47"
  cell $mux $procmux$91
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$103_Y [7]
    connect \S $eq$memory.sv:58$33_Y
    connect \Y $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7]
  end
  attribute \full_case 1
  attribute \src "memory.sv:50|memory.sv:47"
  cell $mux $procmux$96
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$176
    connect \B $procmux$107_Y
    connect \S $eq$memory.sv:58$33_Y
    connect \Y $0$memwr$\bank1$memory.sv:50$14_DATA[7:0]$24
  end
  attribute \src "memory.sv:59"
  cell $mux $ternary$memory.sv:59$38
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2318:Anyseq$178
    connect \B $auto$wreduce.cc:454:run$147 [7:0]
    connect \S $eq$memory.sv:59$35_Y
    connect \Y $auto$wreduce.cc:454:run$151 [7:0]
  end
  attribute \src "memory.sv:59"
  cell $mux $ternary$memory.sv:59$40
    parameter \WIDTH 8
    connect \A $auto$wreduce.cc:454:run$151 [7:0]
    connect \B $auto$wreduce.cc:454:run$148 [7:0]
    connect \S $eq$memory.sv:58$33_Y
    connect \Y $auto$wreduce.cc:454:run$152 [7:0]
  end
  attribute \src "memory.sv:59"
  cell $mux $ternary$memory.sv:59$42
    parameter \WIDTH 8
    connect \A $auto$wreduce.cc:454:run$152 [7:0]
    connect \B $auto$wreduce.cc:454:run$149 [7:0]
    connect \S $eq$memory.sv:57$31_Y
    connect \Y $ternary$memory.sv:59$42_Y [7:0]
  end
  attribute \src "memory.sv:59"
  cell $mux $ternary$memory.sv:59$44
    parameter \WIDTH 8
    connect \A $ternary$memory.sv:59$42_Y [7:0]
    connect \B $auto$wreduce.cc:454:run$150 [7:0]
    connect \S $eq$memory.sv:56$29_Y
    connect \Y \rdata
  end
  cell $mem \bank0
    parameter \ABITS 8
    parameter \INIT 2048'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \MEMID "\\bank0"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_PORTS 1
    parameter \RD_TRANSPARENT 1'0
    parameter \SIZE 256
    parameter \WIDTH 8
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR \addr [7:0]
    connect \RD_CLK 1'0
    connect \RD_DATA $auto$wreduce.cc:454:run$150 [7:0]
    connect \RD_EN 1'1
    connect \WR_ADDR $0$memwr$\bank0$memory.sv:48$12_ADDR[7:0]$17
    connect \WR_CLK \clk
    connect \WR_DATA $0$memwr$\bank0$memory.sv:48$12_DATA[7:0]$18
    connect \WR_EN { $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] }
  end
  cell $mem \bank1
    parameter \ABITS 8
    parameter \INIT 2048'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \MEMID "\\bank1"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_PORTS 1
    parameter \RD_TRANSPARENT 1'0
    parameter \SIZE 256
    parameter \WIDTH 8
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    connect \RD_ADDR \addr [7:0]
    connect \RD_CLK 1'0
    connect \RD_DATA $auto$wreduce.cc:454:run$149 [7:0]
    connect \RD_EN 1'1
    connect \WR_ADDR { $0$memwr$\bank1$memory.sv:50$14_ADDR[7:0]$23 $0$memwr$\bank1$memory.sv:49$13_ADDR[7:0]$20 }
    connect \WR_CLK { \clk \clk }
    connect \WR_DATA { $0$memwr$\bank1$memory.sv:50$14_DATA[7:0]$24 $0$memwr$\bank1$memory.sv:49$13_DATA[7:0]$21 }
    connect \WR_EN { $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] }
  end
  cell $mem \bank2
    parameter \ABITS 8
    parameter \INIT 2048'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \MEMID "\\bank2"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_PORTS 1
    parameter \RD_TRANSPARENT 1'0
    parameter \SIZE 256
    parameter \WIDTH 8
    parameter \WR_CLK_ENABLE 1'0
    parameter \WR_CLK_POLARITY 1'0
    parameter \WR_PORTS 0
    connect \RD_ADDR \addr [7:0]
    connect \RD_CLK 1'0
    connect \RD_DATA $auto$wreduce.cc:454:run$148 [7:0]
    connect \RD_EN 1'1
    connect \WR_ADDR { }
    connect \WR_CLK { }
    connect \WR_DATA { }
    connect \WR_EN { }
  end
  cell $mem \bank3
    parameter \ABITS 8
    parameter \INIT 2048'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    parameter \MEMID "\\bank3"
    parameter \OFFSET 0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'1
    parameter \RD_PORTS 1
    parameter \RD_TRANSPARENT 1'0
    parameter \SIZE 256
    parameter \WIDTH 8
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    connect \RD_ADDR \addr [7:0]
    connect \RD_CLK 1'0
    connect \RD_DATA $auto$wreduce.cc:454:run$147 [7:0]
    connect \RD_EN 1'1
    connect \WR_ADDR $0$memwr$\bank3$memory.sv:51$15_ADDR[7:0]$26
    connect \WR_CLK \clk
    connect \WR_DATA $0$memwr$\bank3$memory.sv:51$15_DATA[7:0]$27
    connect \WR_EN { $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] }
  end
  connect $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [6:0] { $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] $0$memwr$\bank0$memory.sv:48$12_EN[7:0]$19 [7] }
  connect $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [6:0] { $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] $0$memwr$\bank1$memory.sv:49$13_EN[7:0]$22 [7] }
  connect $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [6:0] { $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] $0$memwr$\bank1$memory.sv:50$14_EN[7:0]$25 [7] }
  connect $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [6:0] { $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] $0$memwr$\bank3$memory.sv:51$15_EN[7:0]$28 [7] }
  connect $auto$wreduce.cc:454:run$147 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$148 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$149 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$150 [31:8] 24'000000000000000000000000
  connect $procmux$103_Y [6:0] { $procmux$103_Y [7] $procmux$103_Y [7] $procmux$103_Y [7] $procmux$103_Y [7] $procmux$103_Y [7] $procmux$103_Y [7] $procmux$103_Y [7] }
  connect \mem_addr \addr [7:0]
  connect \mem_sel \addr [9:8]
end
attribute \keep 1
attribute \top 1
attribute \src "memory.sv:1"
module \testbench
  attribute \src "memory.sv:19"
  wire $0$formal$memory.sv:26$1_CHECK[0:0]$4
  attribute \src "memory.sv:19"
  wire $0$formal$memory.sv:26$1_EN[0:0]$5
  attribute \src "memory.sv:19"
  wire width 8 $0\test_data[7:0]
  attribute \src "memory.sv:19"
  wire $0\test_data_valid[0:0]
  wire $auto$rtlil.cc:2318:Anyseq$186
  wire $auto$rtlil.cc:2318:Anyseq$188
  attribute \src "memory.sv:20"
  wire $eq$memory.sv:20$6_Y
  attribute \src "memory.sv:26"
  wire $eq$memory.sv:26$7_Y
  attribute \src "memory.sv:26"
  wire $formal$memory.sv:26$1_CHECK
  attribute \init 1'0
  attribute \src "memory.sv:26"
  wire $formal$memory.sv:26$1_EN
  wire $procmux$115_Y
  wire $procmux$119_Y
  wire width 8 $procmux$123_Y
  wire $procmux$127_Y
  attribute \src "memory.sv:3"
  wire width 10 input 3 \addr
  attribute \src "memory.sv:2"
  wire input 1 \clk
  attribute \src "memory.sv:5"
  wire width 8 output 5 \rdata
  attribute \src "memory.sv:15"
  wire width 10 \test_addr
  attribute \src "memory.sv:17"
  wire width 8 \test_data
  attribute \init 1'0
  attribute \src "memory.sv:16"
  wire \test_data_valid
  attribute \src "memory.sv:4"
  wire width 8 input 4 \wdata
  attribute \src "memory.sv:2"
  wire input 2 \wen
  attribute \reg "test_addr"
  attribute \src "memory.sv:15"
  cell $anyconst $anyconst$2
    parameter \WIDTH 10
    connect \Y \test_addr
  end
  attribute \src "memory.sv:26"
  cell $assert $assert$memory.sv:26$8
    connect \A $formal$memory.sv:26$1_CHECK
    connect \EN $formal$memory.sv:26$1_EN
  end
  cell $anyseq $auto$setundef.cc:524:execute$185
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2318:Anyseq$186
  end
  cell $anyseq $auto$setundef.cc:524:execute$187
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2318:Anyseq$188
  end
  attribute \src "memory.sv:20"
  cell $eq $eq$memory.sv:20$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \addr
    connect \B \test_addr
    connect \Y $eq$memory.sv:20$6_Y
  end
  attribute \src "memory.sv:26"
  cell $eq $eq$memory.sv:26$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \test_data
    connect \B \rdata
    connect \Y $eq$memory.sv:26$7_Y
  end
  attribute \src "memory.sv:19"
  cell $dff $procdff$143
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\test_data_valid[0:0]
    connect \Q \test_data_valid
  end
  attribute \src "memory.sv:19"
  cell $dff $procdff$144
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\test_data[7:0]
    connect \Q \test_data
  end
  attribute \src "memory.sv:19"
  cell $dff $procdff$145
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$memory.sv:26$1_CHECK[0:0]$4
    connect \Q $formal$memory.sv:26$1_CHECK
  end
  attribute \src "memory.sv:19"
  cell $dff $procdff$146
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$memory.sv:26$1_EN[0:0]$5
    connect \Q $formal$memory.sv:26$1_EN
  end
  attribute \src "memory.sv:25"
  cell $mux $procmux$115
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \test_data_valid
    connect \Y $procmux$115_Y
  end
  attribute \src "memory.sv:20"
  cell $mux $procmux$117
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$115_Y
    connect \S $eq$memory.sv:20$6_Y
    connect \Y $0$formal$memory.sv:26$1_EN[0:0]$5
  end
  attribute \src "memory.sv:25"
  cell $mux $procmux$119
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2318:Anyseq$186
    connect \B $eq$memory.sv:26$7_Y
    connect \S \test_data_valid
    connect \Y $procmux$119_Y
  end
  attribute \src "memory.sv:20"
  cell $mux $procmux$121
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2318:Anyseq$188
    connect \B $procmux$119_Y
    connect \S $eq$memory.sv:20$6_Y
    connect \Y $0$formal$memory.sv:26$1_CHECK[0:0]$4
  end
  attribute \src "memory.sv:21"
  cell $mux $procmux$123
    parameter \WIDTH 8
    connect \A \test_data
    connect \B \wdata
    connect \S \wen
    connect \Y $procmux$123_Y
  end
  attribute \src "memory.sv:20"
  cell $mux $procmux$125
    parameter \WIDTH 8
    connect \A \test_data
    connect \B $procmux$123_Y
    connect \S $eq$memory.sv:20$6_Y
    connect \Y $0\test_data[7:0]
  end
  attribute \src "memory.sv:21"
  cell $mux $procmux$127
    parameter \WIDTH 1
    connect \A \test_data_valid
    connect \B 1'1
    connect \S \wen
    connect \Y $procmux$127_Y
  end
  attribute \src "memory.sv:20"
  cell $mux $procmux$129
    parameter \WIDTH 1
    connect \A \test_data_valid
    connect \B $procmux$127_Y
    connect \S $eq$memory.sv:20$6_Y
    connect \Y $0\test_data_valid[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "memory.sv:7"
  cell \memory \uut
    connect \addr \addr
    connect \clk \clk
    connect \rdata \rdata
    connect \wdata \wdata
    connect \wen \wen
  end
end
