0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sim_1/new/mux_test.v,1646281913,verilog,,,,mux_test,,,,,,,,
D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/mux.v,1646281067,verilog,,D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sim_1/new/mux_test.v,,mux,,,,,,,,
