# MUX used with NAND gates
# 6 inputs
# 1 outputs
# 7 gates
# assuming INPUT ordered
# from LSB to MSB: 21DCBA =

# INPUTS:
INPUT(A)
INPUT(B)
INPUT(C)
INPUT(D)
INPUT(1)
INPUT(2)

# OUTPUTS:
OUTPUT(Y)

# GATES:
E = NAND(A, J, K)
F = NAND(B, J, 2)
G = NAND(C, K, 1)
H = NAND(D, 2, 1)
Y = NAND(E, F, G, H)
J = NOT(1)
K = NOT(2)
