
#
# Preferences
#
preferences set txe-locate-add-fibers 1
preferences set signal-type-colors {assertion #FF0000 output #FFA500 group #0099FF inout #00FFFF input #FFFF00 fiber #00EEEE errorsignal #FF0000 unknown #FFFFFF overlay #0099FF internal #00FF00 reference #FFFFFF}
preferences set txe-navigate-search-locate 0
preferences set txe-view-hold 0
preferences set plugin-enable-svdatabrowser-new 1
preferences set verilog-colors {Su #ff0099 0 {} 1 {} HiZ #ff9900 We #00ffff Pu #9900ff Sm #00ff99 X #ff0000 StrX #ff0000 other #ffff00 Z #ff9900 Me #0000ff La #ff00ff St {}}
preferences set toolbar-sendToIndago-WaveWindow {
  usual
  position -pos 1
}
preferences set txe-navigate-waveform-locate 1
preferences set txe-view-hidden 0
preferences set toolbar-Standard-Console {
  usual
  position -pos 1
}
preferences set toolbar-SignalTrace-SrcBrowser {
  usual
  position -row 1 -pos 2
}
preferences set txe-search-show-linenumbers 1
preferences set toolbar-Search-Console {
  usual
  position -pos 2
}
preferences set toolbar-OperatingMode-WaveWindow {
  usual
  position -pos 4
  name OperatingMode
}
preferences set plugin-enable-svdatabrowser 0
preferences set toolbar-Windows-SrcBrowser {
  usual
  position -pos 1
}
preferences set toolbar-Standard-WaveWindow {
  usual
  position -pos 4
}
preferences set plugin-enable-groupscope 0
preferences set key-bindings {Edit>Undo Ctrl+z PageUp PageUp View>Zoom>Next {Alt+Right arrow} View>Zoom>In Alt+i PageDown PageDown Edit>Copy Ctrl+c ScrollDown {Down arrow} Edit>Create>Group Ctrl+g View>Zoom>FullY_widget y Simulation>NextInScope F7 Edit>Select>All Ctrl+a Format>Radix>Decimal Ctrl+Shift+D Edit>Ungroup Ctrl+Shift+G TopOfPage Home Edit>Create>Condition Ctrl+e {command -console SimVision {%w sidebar access designbrowser selectall}} Alt+a ScrollLeft {Left arrow} Edit>SelectAllText Alt+a Edit>TextSearchConsole Alt+s View>Zoom>FullX_widget = Windows>SendTo>Waveform Ctrl+w Simulation>Return Shift+F5 View>CallstackDown {Ctrl+Down arrow} Select>All Ctrl+a Edit>Delete Del Format>Radix>Octal Ctrl+Shift+O Edit>Cut Ctrl+x Simulation>Run F2 Edit>Create>Marker Ctrl+m View>Center Alt+c View>CallstackInWindow Ctrl+k Edit>SelectAll Ctrl+a File>OpenDatabase Ctrl+o Edit>Redo Ctrl+y Format>Radix>Binary Ctrl+Shift+B View>ExpandSequenceTime>AtCursor Alt+x ScrollUp {Up arrow} File>CloseWindow Ctrl+Shift+w ScrollRight {Right arrow} View>Zoom>FullX Alt+= Edit>Create>Bus Ctrl+b Explore>NextEdge Ctrl+\] View>Zoom>Cursor-Baseline Alt+z View>Zoom>OutX Alt+o Edit>GoToLine Ctrl+g View>Zoom>Fit Alt+= View>Zoom>OutX_widget o View>CallstackUp {Ctrl+Up arrow} View>Bookmarks>Add Ctrl+b View>ShowValues Ctrl+s Simulation>Next F6 Edit>Search Ctrl+f Format>Radix>Hexadecimal Ctrl+Shift+H Edit>Create>MarkerAtCursor Ctrl+Shift+M View>Zoom>InX Alt+i View>Zoom>Out Alt+o Edit>TextSearch Ctrl+f View>Zoom>Previous {Alt+Left arrow} Edit>Paste Ctrl+v Format>Signed Ctrl+Shift+S View>CollapseSequenceTime>AtCursor Alt+s View>Zoom>InX_widget i Format>Radix>ASCII Ctrl+Shift+A Simulation>Step F5 Explore>PreviousEdge {Ctrl+[} BottomOfPage End}
preferences set plugin-enable-interleaveandcompare 0
preferences set plugin-enable-waveformfrequencyplot 0
preferences set txe-navigate-waveform-next-child 1
preferences set memviewer-radix decimal
preferences set toolbar-Windows-WatchList {
  usual
  position -pos 2 -anchor w
}
preferences set vhdl-colors {H #00ffff L #00ffff 0 {} X #ff0000 - {} 1 {} U #9900ff Z #ff9900 W #ff0000}
preferences set txe-locate-scroll-x 1
preferences set txe-locate-scroll-y 1
preferences set txe-locate-pop-waveform 1
preferences set whats-new-dont-show-at-startup 1
preferences set key-bindings {PageUp PageUp Edit>Undo Ctrl+z View>Zoom>In Alt+i View>Zoom>Next {Alt+Right arrow} PageDown PageDown ScrollDown {Down arrow} Edit>Copy Ctrl+c Edit>Select>All Ctrl+a Simulation>NextInScope F7 View>Zoom>FullY_widget y Edit>Create>Group Ctrl+g Format>Radix>Decimal Ctrl+Shift+D Edit>Ungroup Ctrl+Shift+G TopOfPage Home Edit>Create>Condition Ctrl+e {command -console SimVision {%w sidebar access designbrowser selectall}} Alt+a ScrollLeft {Left arrow} Edit>SelectAllText Alt+a Edit>TextSearchConsole Alt+s View>Zoom>FullX_widget = Windows>SendTo>Waveform Ctrl+w Simulation>Return Shift+F5 View>CallstackDown {Ctrl+Down arrow} Select>All Ctrl+a Edit>Delete Del Format>Radix>Octal Ctrl+Shift+O Edit>Cut Ctrl+x Simulation>Run F2 Edit>Create>Marker Ctrl+m View>Center Alt+c View>CallstackInWindow Ctrl+k Edit>SelectAll Ctrl+a File>OpenDatabase Ctrl+o Edit>Redo Ctrl+y Format>Radix>Binary Ctrl+Shift+B View>ExpandSequenceTime>AtCursor Alt+x ScrollUp {Up arrow} File>CloseWindow Ctrl+Shift+w ScrollRight {Right arrow} View>Zoom>FullX Alt+= Edit>Create>Bus Ctrl+b Explore>NextEdge Ctrl+\] View>Zoom>Cursor-Baseline Alt+z View>Zoom>OutX Alt+o Edit>GoToLine Ctrl+g View>Zoom>Fit Alt+= View>Zoom>OutX_widget o View>CallstackUp {Ctrl+Up arrow} View>Bookmarks>Add Ctrl+b Format>Radix>Hexadecimal Ctrl+Shift+H Edit>Search Ctrl+f Simulation>Next F6 View>ShowValues Ctrl+s View>Zoom>InX Alt+i Edit>Create>MarkerAtCursor Ctrl+Shift+M View>Zoom>Out Alt+o Edit>TextSearch Ctrl+f Format>Signed Ctrl+Shift+S Edit>Paste Ctrl+v View>Zoom>Previous {Alt+Left arrow} View>CollapseSequenceTime>AtCursor Alt+s Format>Radix>ASCII Ctrl+Shift+A View>Zoom>InX_widget i BottomOfPage End Explore>PreviousEdge {Ctrl+[} Simulation>Step F5}

#
# Databases
#
database require dump -search {
	./dump.shm/dump.trn
	/afs/ece.cmu.edu/project/km_group/.vol12/spinalhdl/sim_vexriscv/chiptop_scan_core_test_efpga/dump.shm/dump.trn
}
#
# Groups
#
catch {group new -name {Group 1} -overlay 0}
group using {Group 1}
group set -overlay 0
group set -comment {}
group clear 0 end


#
# Mnemonic Maps
#
mmap new  -reuse -name {Boolean as Logic} -radix %b -contents {{%c=FALSE -edgepriority 1 -shape low}
{%c=TRUE -edgepriority 1 -shape high}}
mmap new  -reuse -name {Example Map} -radix %x -contents {{%b=11???? -bgcolor orange -label REG:%x -linecolor yellow -shape bus}
{%x=1F -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=2C -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=* -label %x -linecolor gray -shape bus}}

#
# Waveform windows
#
if {[catch {window new WaveWindow -name "Waveform 1" -geometry 2450x1173+85+94}] != ""} {
    window geometry "Waveform 1" 2450x1173+85+94
}
window target "Waveform 1" on
waveform using {Waveform 1}
waveform sidebar select designbrowser
waveform set \
    -primarycursor TimeA \
    -signalnames name \
    -signalwidth 328 \
    -units ns \
    -valuewidth 118
waveform baseline set -time 2,086,100,000fs

set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.io_gpioA_write[31:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_gpio_read[7:0]}
	} ]
waveform format $id -radix %b
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_gpio_write[7:0]}
	} ]
waveform format $id -radix %b
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_gpio_writeEnable[7:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_cmd_ready
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_cmd_valid
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_cmd_payload_inputs_0[31:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_cmd_payload_inputs_1[31:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_rsp_payload_outputs_0[31:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_rsp_payload_status[2:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_rsp_ready
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_cfu_rsp_valid
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.io_axiClk
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.clock
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.io_asyncReset
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.io_fpgaReset
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_11_6_iotile.OUT_OPIN_N22577_33
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_11_3_iotile.CBMux_IPIN0_N22160_io_out
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_11_6_iotile.ioPad_o[31:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_11_6_iotile.ioPad_i[31:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_11_6_iotile.logicBlock.ioPad_i[31:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.io_latchEn
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.io_ctrlSignals_arst
	} ]

set groupId0 [waveform add -groups {{Group 1}}]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdWrite_payload_address[8:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdWrite_payload_data[31:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdWrite_payload_mask[3:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdWrite_ready
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdWrite_valid
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdRead_payload_address[8:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdRead_ready
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_cmdRead_valid
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_rsp_payload_data[31:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_rsp_ready
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_bramMemBuses_12_rsp_valid
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_10_4_clbmemtileio.logicBlock.ioPad_i[15:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.io_bramIO_12_i[15:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_10_4_clbmemtileio.logicBlock.ioPad_o[39:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.Tile_10_4_clbmemtileio.logicBlock.configBits[162:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.flatFabric_1.io_bramIO_12_o[39:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_cfuAccel.fpga.io_fpgaCtrl_statusOuts[31:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_sharedMem.io_axiClk
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_sharedMem.io_fpgaClk
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_rd_clk
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_rd_addr[8:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_rd_data[31:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_rd_en
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_wr_clk
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_wr_addr[8:0]}
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_wr_data[31:0]}
	} ]
set id [waveform add -signals  {
	dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_wr_en
	} ]
set id [waveform add -signals  {
	{dump::chip_top_ring.core_south.soc.axi_sharedMem.fpgaBrams_12.io_wr_mask[3:0]}
	} ]

waveform xview limits 1962.994436ns 2589.591356ns
waveform set -signalfilterentry *reset*
waveform set -signalfilter *clk*

#
# Waveform Window Links
#

#
# Console windows
#
console set -windowname Console
window geometry Console 600x250+977+561

#
# Layout selection
#
