Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Fri Jun 25 05:50:47 2021
| Host              : xcofisapps001 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xqvu3p-ffrc1517
| Speed File        : -2LV  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.168      -78.372                   1513                18399        0.003        0.000                      0                18399        0.288        0.000                       0                 10411  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clkin                {0.000 5.000}        10.000          100.000         
  clk_300_clk_wiz_0  {0.000 1.667}        3.333           300.000         
  clk_600_clk_wiz_0  {0.000 0.833}        1.667           600.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_300_clk_wiz_0        0.086        0.000                      0                 8032        0.010        0.000                      0                 8032        1.392        0.000                       0                  6038  
  clk_600_clk_wiz_0       -0.116       -1.062                     33                 6365        0.022        0.000                      0                 6365        0.288        0.000                       0                  4372  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_600_clk_wiz_0  clk_300_clk_wiz_0       -0.168      -37.298                    690                 2001        0.005        0.000                      0                 2001  
clk_300_clk_wiz_0  clk_600_clk_wiz_0       -0.134      -40.012                    790                 2001        0.003        0.000                      0                 2001  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_300_clk_wiz_0
  To Clock:  clk_300_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.114ns (3.645%)  route 3.014ns (96.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 8.660 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.429ns (routing 1.539ns, distribution 1.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.014     8.357    clk300_to_clk600_ffs_i/expanded_sig0[132]
    SLICE_X6Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.429     8.660    clk300_to_clk600_ffs_i/clka
    SLICE_X6Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[132]/C
                         clock pessimism             -0.208     8.453    
                         clock uncertainty           -0.052     8.400    
    SLICE_X6Y39          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     8.443    clk300_to_clk600_ffs_i/expanded_sig1_reg[132]
  -------------------------------------------------------------------
                         required time                          8.443    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.114ns (3.649%)  route 3.010ns (96.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 8.660 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.429ns (routing 1.539ns, distribution 1.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.010     8.353    clk300_to_clk600_ffs_i/expanded_sig0[131]
    SLICE_X6Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.429     8.660    clk300_to_clk600_ffs_i/clka
    SLICE_X6Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[131]/C
                         clock pessimism             -0.208     8.453    
                         clock uncertainty           -0.052     8.400    
    SLICE_X6Y39          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     8.443    clk300_to_clk600_ffs_i/expanded_sig1_reg[131]
  -------------------------------------------------------------------
                         required time                          8.443    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[482]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.114ns (3.670%)  route 2.992ns (96.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 8.657 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.426ns (routing 1.539ns, distribution 1.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.992     8.335    clk300_to_clk600_ffs_i/expanded_sig0[482]
    SLICE_X9Y35          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[482]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.426     8.657    clk300_to_clk600_ffs_i/clka
    SLICE_X9Y35          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[482]/C
                         clock pessimism             -0.208     8.450    
                         clock uncertainty           -0.052     8.397    
    SLICE_X9Y35          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     8.443    clk300_to_clk600_ffs_i/expanded_sig1_reg[482]
  -------------------------------------------------------------------
                         required time                          8.443    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[800]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.114ns (3.670%)  route 2.992ns (96.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 8.657 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.426ns (routing 1.539ns, distribution 1.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.992     8.335    clk300_to_clk600_ffs_i/expanded_sig0[800]
    SLICE_X9Y35          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[800]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.426     8.657    clk300_to_clk600_ffs_i/clka
    SLICE_X9Y35          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[800]/C
                         clock pessimism             -0.208     8.450    
                         clock uncertainty           -0.052     8.397    
    SLICE_X9Y35          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046     8.443    clk300_to_clk600_ffs_i/expanded_sig1_reg[800]
  -------------------------------------------------------------------
                         required time                          8.443    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[705]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.114ns (3.669%)  route 2.993ns (96.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 8.664 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.539ns, distribution 1.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.993     8.336    clk300_to_clk600_ffs_i/expanded_sig0[705]
    SLICE_X3Y36          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[705]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.433     8.664    clk300_to_clk600_ffs_i/clka
    SLICE_X3Y36          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[705]/C
                         clock pessimism             -0.208     8.457    
                         clock uncertainty           -0.052     8.404    
    SLICE_X3Y36          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.448    clk300_to_clk600_ffs_i/expanded_sig1_reg[705]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.114ns (3.680%)  route 2.984ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 8.661 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.430ns (routing 1.539ns, distribution 1.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.984     8.327    clk300_to_clk600_ffs_i/expanded_sig0[232]
    SLICE_X4Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.430     8.661    clk300_to_clk600_ffs_i/clka
    SLICE_X4Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[232]/C
                         clock pessimism             -0.208     8.454    
                         clock uncertainty           -0.052     8.401    
    SLICE_X4Y39          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     8.444    clk300_to_clk600_ffs_i/expanded_sig1_reg[232]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[707]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.114ns (3.682%)  route 2.982ns (96.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 8.656 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.425ns (routing 1.539ns, distribution 1.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.982     8.325    clk300_to_clk600_ffs_i/expanded_sig0[707]
    SLICE_X3Y37          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[707]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.425     8.656    clk300_to_clk600_ffs_i/clka
    SLICE_X3Y37          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[707]/C
                         clock pessimism             -0.208     8.449    
                         clock uncertainty           -0.052     8.396    
    SLICE_X3Y37          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046     8.442    clk300_to_clk600_ffs_i/expanded_sig1_reg[707]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.114ns (3.680%)  route 2.984ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 8.663 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.432ns (routing 1.539ns, distribution 1.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.984     8.327    clk300_to_clk600_ffs_i/expanded_sig0[247]
    SLICE_X3Y38          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.432     8.663    clk300_to_clk600_ffs_i/clka
    SLICE_X3Y38          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[247]/C
                         clock pessimism             -0.208     8.456    
                         clock uncertainty           -0.052     8.403    
    SLICE_X3Y38          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046     8.449    clk300_to_clk600_ffs_i/expanded_sig1_reg[247]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[743]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.114ns (3.681%)  route 2.983ns (96.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 8.664 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.539ns, distribution 1.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.983     8.326    clk300_to_clk600_ffs_i/expanded_sig0[743]
    SLICE_X3Y36          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[743]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.433     8.664    clk300_to_clk600_ffs_i/clka
    SLICE_X3Y36          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[743]/C
                         clock pessimism             -0.208     8.457    
                         clock uncertainty           -0.052     8.404    
    SLICE_X3Y36          FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.450    clk300_to_clk600_ffs_i/expanded_sig1_reg[743]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[742]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.114ns (3.683%)  route 2.981ns (96.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 8.664 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.762ns (routing 1.684ns, distribution 2.078ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.539ns, distribution 1.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.762     5.229    clk_300
    SLICE_X10Y50         FDRE                                         r  data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.343 r  data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        2.981     8.324    clk300_to_clk600_ffs_i/expanded_sig0[742]
    SLICE_X3Y36          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[742]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.433     8.664    clk300_to_clk600_ffs_i/clka
    SLICE_X3Y36          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[742]/C
                         clock pessimism             -0.208     8.457    
                         clock uncertainty           -0.052     8.404    
    SLICE_X3Y36          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     8.450    clk300_to_clk600_ffs_i/expanded_sig1_reg[742]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[892]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[892]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.113ns (53.810%)  route 0.097ns (46.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.180ns
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      3.393ns (routing 1.539ns, distribution 1.854ns)
  Clock Net Delay (Destination): 3.713ns (routing 1.684ns, distribution 2.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.393     5.291    clk600_to_clk300_ffs_i/clkb
    SLICE_X13Y32         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[892]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.404 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[892]/Q
                         net (fo=1, routed)           0.097     5.501    clk600_to_clk300_ffs_i/expanded_sig2[892]
    SLICE_X12Y32         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[892]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.713     5.180    clk600_to_clk300_ffs_i/clkb
    SLICE_X12Y32         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[892]/C
                         clock pessimism              0.207     5.388    
    SLICE_X12Y32         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.491    clk600_to_clk300_ffs_i/expanded_sig3_reg[892]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                           5.501    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[374]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[374]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.112ns (50.224%)  route 0.111ns (49.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.176ns
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      3.379ns (routing 1.539ns, distribution 1.840ns)
  Clock Net Delay (Destination): 3.709ns (routing 1.684ns, distribution 2.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.379     5.277    clk600_to_clk300_ffs_i/clkb
    SLICE_X15Y26         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[374]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.389 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[374]/Q
                         net (fo=1, routed)           0.111     5.500    clk600_to_clk300_ffs_i/expanded_sig2[374]
    SLICE_X16Y26         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[374]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.709     5.176    clk600_to_clk300_ffs_i/clkb
    SLICE_X16Y26         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[374]/C
                         clock pessimism              0.207     5.384    
    SLICE_X16Y26         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.486    clk600_to_clk300_ffs_i/expanded_sig3_reg[374]
  -------------------------------------------------------------------
                         required time                         -5.486    
                         arrival time                           5.500    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1576]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1576]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.113ns (45.020%)  route 0.138ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.215ns
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      3.390ns (routing 1.539ns, distribution 1.851ns)
  Clock Net Delay (Destination): 3.748ns (routing 1.684ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.390     5.288    clk600_to_clk300_ffs_i/clkb
    SLICE_X15Y16         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1576]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.401 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1576]/Q
                         net (fo=1, routed)           0.138     5.539    clk600_to_clk300_ffs_i/expanded_sig2[1576]
    SLICE_X14Y16         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1576]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.748     5.215    clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y16         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1576]/C
                         clock pessimism              0.208     5.423    
    SLICE_X14Y16         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.524    clk600_to_clk300_ffs_i/expanded_sig3_reg[1576]
  -------------------------------------------------------------------
                         required time                         -5.524    
                         arrival time                           5.539    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1709]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1709]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.113ns (48.707%)  route 0.119ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      3.390ns (routing 1.539ns, distribution 1.851ns)
  Clock Net Delay (Destination): 3.727ns (routing 1.684ns, distribution 2.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.390     5.288    clk600_to_clk300_ffs_i/clkb
    SLICE_X16Y17         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1709]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.401 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1709]/Q
                         net (fo=1, routed)           0.119     5.520    clk600_to_clk300_ffs_i/expanded_sig2[1709]
    SLICE_X17Y17         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1709]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.727     5.194    clk600_to_clk300_ffs_i/clkb
    SLICE_X17Y17         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1709]/C
                         clock pessimism              0.207     5.402    
    SLICE_X17Y17         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.504    clk600_to_clk300_ffs_i/expanded_sig3_reg[1709]
  -------------------------------------------------------------------
                         required time                         -5.504    
                         arrival time                           5.520    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1493]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1493]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      3.446ns (routing 1.539ns, distribution 1.907ns)
  Clock Net Delay (Destination): 3.797ns (routing 1.684ns, distribution 2.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.446     5.344    clk600_to_clk300_ffs_i/clkb
    SLICE_X7Y10          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1493]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.456 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1493]/Q
                         net (fo=1, routed)           0.136     5.592    clk600_to_clk300_ffs_i/expanded_sig2[1493]
    SLICE_X4Y10          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1493]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.797     5.264    clk600_to_clk300_ffs_i/clkb
    SLICE_X4Y10          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1493]/C
                         clock pessimism              0.208     5.472    
    SLICE_X4Y10          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     5.574    clk600_to_clk300_ffs_i/expanded_sig3_reg[1493]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           5.592    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1766]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1766]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.113ns (53.302%)  route 0.099ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      3.453ns (routing 1.539ns, distribution 1.914ns)
  Clock Net Delay (Destination): 3.768ns (routing 1.684ns, distribution 2.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.453     5.351    clk600_to_clk300_ffs_i/clkb
    SLICE_X7Y9           FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1766]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.464 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1766]/Q
                         net (fo=1, routed)           0.099     5.563    clk600_to_clk300_ffs_i/expanded_sig2[1766]
    SLICE_X9Y9           FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1766]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.768     5.235    clk600_to_clk300_ffs_i/clkb
    SLICE_X9Y9           FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1766]/C
                         clock pessimism              0.208     5.443    
    SLICE_X9Y9           FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     5.545    clk600_to_clk300_ffs_i/expanded_sig3_reg[1766]
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           5.563    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1491]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1491]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.800%)  route 0.138ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      3.446ns (routing 1.539ns, distribution 1.907ns)
  Clock Net Delay (Destination): 3.797ns (routing 1.684ns, distribution 2.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.446     5.344    clk600_to_clk300_ffs_i/clkb
    SLICE_X7Y10          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.456 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1491]/Q
                         net (fo=1, routed)           0.138     5.594    clk600_to_clk300_ffs_i/expanded_sig2[1491]
    SLICE_X4Y10          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1491]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.797     5.264    clk600_to_clk300_ffs_i/clkb
    SLICE_X4Y10          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1491]/C
                         clock pessimism              0.208     5.472    
    SLICE_X4Y10          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.574    clk600_to_clk300_ffs_i/expanded_sig3_reg[1491]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[893]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[893]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.294%)  route 0.104ns (47.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.180ns
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      3.393ns (routing 1.539ns, distribution 1.854ns)
  Clock Net Delay (Destination): 3.713ns (routing 1.684ns, distribution 2.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.393     5.291    clk600_to_clk300_ffs_i/clkb
    SLICE_X13Y32         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[893]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.405 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[893]/Q
                         net (fo=1, routed)           0.104     5.509    clk600_to_clk300_ffs_i/expanded_sig2[893]
    SLICE_X12Y32         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[893]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.713     5.180    clk600_to_clk300_ffs_i/clkb
    SLICE_X12Y32         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[893]/C
                         clock pessimism              0.207     5.388    
    SLICE_X12Y32         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.489    clk600_to_clk300_ffs_i/expanded_sig3_reg[893]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           5.509    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1767]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1767]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.114ns (52.778%)  route 0.102ns (47.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      3.453ns (routing 1.539ns, distribution 1.914ns)
  Clock Net Delay (Destination): 3.768ns (routing 1.684ns, distribution 2.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.453     5.351    clk600_to_clk300_ffs_i/clkb
    SLICE_X7Y9           FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1767]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     5.465 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1767]/Q
                         net (fo=1, routed)           0.102     5.567    clk600_to_clk300_ffs_i/expanded_sig2[1767]
    SLICE_X9Y9           FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1767]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.768     5.235    clk600_to_clk300_ffs_i/clkb
    SLICE_X9Y9           FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1767]/C
                         clock pessimism              0.208     5.443    
    SLICE_X9Y9           FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.546    clk600_to_clk300_ffs_i/expanded_sig3_reg[1767]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.567    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1301]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1301]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.114ns (49.782%)  route 0.115ns (50.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      3.415ns (routing 1.539ns, distribution 1.876ns)
  Clock Net Delay (Destination): 3.744ns (routing 1.684ns, distribution 2.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.415     5.313    clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y1          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     5.427 r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1301]/Q
                         net (fo=1, routed)           0.115     5.542    clk600_to_clk300_ffs_i/expanded_sig2[1301]
    SLICE_X12Y1          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1301]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.744     5.211    clk600_to_clk300_ffs_i/clkb
    SLICE_X12Y1          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig3_reg[1301]/C
                         clock pessimism              0.208     5.419    
    SLICE_X12Y1          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.520    clk600_to_clk300_ffs_i/expanded_sig3_reg[1301]
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.542    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { mmcm_inst/MMCME4_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         3.333       1.954      BUFGCE_X1Y119  mmcm_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.333       2.262      MMCM_X1Y4      mmcm_inst/MMCME4_ADV_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X10Y50   data_in_300_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X20Y50   data_in_300_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X20Y50   data_in_300_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X13Y33   data_out_300_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X17Y44   clk300_to_clk600_ffs_i/a1_2r_reg_fret/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X9Y43    clk300_to_clk600_ffs_i/a1_2r_reg_fret_replica/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X18Y50   clk300_to_clk600_ffs_i/a1_2r_reg_fret_replica_1/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X17Y44   clk300_to_clk600_ffs_i/a1_2r_reg_fret_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y50   data_in_300_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y50   data_in_300_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X13Y33   data_out_300_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X13Y33   data_out_300_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y44   clk300_to_clk600_ffs_i/a1_2r_reg_fret/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y44   clk300_to_clk600_ffs_i/a1_2r_reg_fret/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y50   data_in_300_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X10Y50   data_in_300_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X20Y50   data_in_300_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X13Y33   data_out_300_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X13Y33   data_out_300_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y44   clk300_to_clk600_ffs_i/a1_2r_reg_fret/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y44   clk300_to_clk600_ffs_i/a1_2r_reg_fret/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_600_clk_wiz_0
  To Clock:  clk_600_clk_wiz_0

Setup :           33  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -1.062ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/a_r2_reg_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[579]/CE
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.113ns (8.048%)  route 1.291ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 6.920 - 1.667 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.827ns (routing 1.694ns, distribution 2.133ns)
  Clock Net Delay (Destination): 3.360ns (routing 1.556ns, distribution 1.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/a_r2_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.400 r  clk300_to_clk600_ffs_i/a_r2_reg_replica_8/Q
                         net (fo=233, routed)         1.291     6.691    clk300_to_clk600_ffs_i/a_r2_repN_8
    SLICE_X16Y38         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[579]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.360     6.920    clk300_to_clk600_ffs_i/clkb
    SLICE_X16Y38         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[579]/C
                         clock pessimism             -0.215     6.705    
                         clock uncertainty           -0.049     6.656    
    SLICE_X16Y38         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080     6.576    clk300_to_clk600_ffs_i/expanded_sig2_reg[579]
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/a_r2_reg_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[578]/CE
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.113ns (8.060%)  route 1.289ns (91.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 6.920 - 1.667 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.827ns (routing 1.694ns, distribution 2.133ns)
  Clock Net Delay (Destination): 3.360ns (routing 1.556ns, distribution 1.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/a_r2_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.400 r  clk300_to_clk600_ffs_i/a_r2_reg_replica_8/Q
                         net (fo=233, routed)         1.289     6.689    clk300_to_clk600_ffs_i/a_r2_repN_8
    SLICE_X16Y38         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[578]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.360     6.920    clk300_to_clk600_ffs_i/clkb
    SLICE_X16Y38         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[578]/C
                         clock pessimism             -0.215     6.705    
                         clock uncertainty           -0.049     6.656    
    SLICE_X16Y38         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081     6.575    clk300_to_clk600_ffs_i/expanded_sig2_reg[578]
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[932]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.114ns (6.620%)  route 1.608ns (93.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 6.954 - 1.667 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.691ns (routing 1.694ns, distribution 1.997ns)
  Clock Net Delay (Destination): 3.394ns (routing 1.556ns, distribution 1.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.691     5.151    clk_600
    SLICE_X14Y16         FDRE                                         r  data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.265 r  data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.608     6.873    clk600_to_clk300_ffs_i/expanded_sig0[932]
    SLICE_X14Y5          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[932]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.394     6.954    clk600_to_clk300_ffs_i/clka
    SLICE_X14Y5          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[932]/C
                         clock pessimism             -0.153     6.800    
                         clock uncertainty           -0.049     6.751    
    SLICE_X14Y5          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     6.795    clk600_to_clk300_ffs_i/expanded_sig1_reg[932]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1980]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.114ns (6.994%)  route 1.516ns (93.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 6.935 - 1.667 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.691ns (routing 1.694ns, distribution 1.997ns)
  Clock Net Delay (Destination): 3.375ns (routing 1.556ns, distribution 1.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.691     5.151    clk_600
    SLICE_X14Y16         FDRE                                         r  data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.265 r  data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.516     6.781    clk600_to_clk300_ffs_i/expanded_sig0[1980]
    SLICE_X15Y5          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1980]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.375     6.935    clk600_to_clk300_ffs_i/clka
    SLICE_X15Y5          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1980]/C
                         clock pessimism             -0.214     6.720    
                         clock uncertainty           -0.049     6.671    
    SLICE_X15Y5          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     6.715    clk600_to_clk300_ffs_i/expanded_sig1_reg[1980]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1978]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.114ns (7.007%)  route 1.513ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 6.935 - 1.667 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.691ns (routing 1.694ns, distribution 1.997ns)
  Clock Net Delay (Destination): 3.375ns (routing 1.556ns, distribution 1.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.691     5.151    clk_600
    SLICE_X14Y16         FDRE                                         r  data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.265 r  data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.513     6.778    clk600_to_clk300_ffs_i/expanded_sig0[1978]
    SLICE_X15Y5          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1978]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.375     6.935    clk600_to_clk300_ffs_i/clka
    SLICE_X15Y5          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1978]/C
                         clock pessimism             -0.214     6.720    
                         clock uncertainty           -0.049     6.671    
    SLICE_X15Y5          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     6.715    clk600_to_clk300_ffs_i/expanded_sig1_reg[1978]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[500]/CE
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.112ns (8.181%)  route 1.257ns (91.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 6.948 - 1.667 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.827ns (routing 1.694ns, distribution 2.133ns)
  Clock Net Delay (Destination): 3.388ns (routing 1.556ns, distribution 1.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.399 r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/Q
                         net (fo=46, routed)          1.257     6.656    clk300_to_clk600_ffs_i/a_r2_repN_7
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[500]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.388     6.948    clk300_to_clk600_ffs_i/clkb
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[500]/C
                         clock pessimism             -0.215     6.733    
                         clock uncertainty           -0.049     6.684    
    SLICE_X12Y44         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078     6.606    clk300_to_clk600_ffs_i/expanded_sig2_reg[500]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[501]/CE
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.112ns (8.181%)  route 1.257ns (91.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 6.948 - 1.667 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.827ns (routing 1.694ns, distribution 2.133ns)
  Clock Net Delay (Destination): 3.388ns (routing 1.556ns, distribution 1.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.399 r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/Q
                         net (fo=46, routed)          1.257     6.656    clk300_to_clk600_ffs_i/a_r2_repN_7
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[501]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.388     6.948    clk300_to_clk600_ffs_i/clkb
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[501]/C
                         clock pessimism             -0.215     6.733    
                         clock uncertainty           -0.049     6.684    
    SLICE_X12Y44         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078     6.606    clk300_to_clk600_ffs_i/expanded_sig2_reg[501]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[502]/CE
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.112ns (8.181%)  route 1.257ns (91.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 6.948 - 1.667 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.827ns (routing 1.694ns, distribution 2.133ns)
  Clock Net Delay (Destination): 3.388ns (routing 1.556ns, distribution 1.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.399 r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/Q
                         net (fo=46, routed)          1.257     6.656    clk300_to_clk600_ffs_i/a_r2_repN_7
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[502]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.388     6.948    clk300_to_clk600_ffs_i/clkb
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[502]/C
                         clock pessimism             -0.215     6.733    
                         clock uncertainty           -0.049     6.684    
    SLICE_X12Y44         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.078     6.606    clk300_to_clk600_ffs_i/expanded_sig2_reg[502]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[503]/CE
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.112ns (8.181%)  route 1.257ns (91.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 6.948 - 1.667 ) 
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.827ns (routing 1.694ns, distribution 2.133ns)
  Clock Net Delay (Destination): 3.388ns (routing 1.556ns, distribution 1.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.399 r  clk300_to_clk600_ffs_i/a_r2_reg_replica_7/Q
                         net (fo=46, routed)          1.257     6.656    clk300_to_clk600_ffs_i/a_r2_repN_7
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[503]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.388     6.948    clk300_to_clk600_ffs_i/clkb
    SLICE_X12Y44         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[503]/C
                         clock pessimism             -0.215     6.733    
                         clock uncertainty           -0.049     6.684    
    SLICE_X12Y44         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.078     6.606    clk300_to_clk600_ffs_i/expanded_sig2_reg[503]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1983]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.114ns (7.063%)  route 1.500ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 6.935 - 1.667 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.691ns (routing 1.694ns, distribution 1.997ns)
  Clock Net Delay (Destination): 3.375ns (routing 1.556ns, distribution 1.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.691     5.151    clk_600
    SLICE_X14Y16         FDRE                                         r  data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.265 r  data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.500     6.765    clk600_to_clk300_ffs_i/expanded_sig0[1983]
    SLICE_X15Y4          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1983]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.375     6.935    clk600_to_clk300_ffs_i/clka
    SLICE_X15Y4          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1983]/C
                         clock pessimism             -0.214     6.720    
                         clock uncertainty           -0.049     6.671    
    SLICE_X15Y4          FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046     6.717    clk600_to_clk300_ffs_i/expanded_sig1_reg[1983]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                 -0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[856]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[859]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.144ns (55.814%)  route 0.114ns (44.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.214ns
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.401ns (routing 1.556ns, distribution 1.845ns)
  Clock Net Delay (Destination): 3.754ns (routing 1.694ns, distribution 2.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.401     5.294    clk300_to_clk600_ffs_i/clkb
    SLICE_X4Y30          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[856]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.406 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[856]/Q
                         net (fo=1, routed)           0.083     5.489    clk300_to_clk600_ffs_i/bit_reducer_i/Q[856]
    SLICE_X3Y31          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.032     5.521 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[859]_fret_i_1/O
                         net (fo=1, routed)           0.031     5.552    clk300_to_clk600_ffs_i/bit_reducer_i_n_278
    SLICE_X3Y31          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[859]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.754     5.214    clk300_to_clk600_ffs_i/clkb
    SLICE_X3Y31          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[859]_fret/C
                         clock pessimism              0.215     5.429    
    SLICE_X3Y31          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.530    clk300_to_clk600_ffs_i/expanded_sig3_reg[859]_fret
  -------------------------------------------------------------------
                         required time                         -5.530    
                         arrival time                           5.552    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[91]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.149ns (58.661%)  route 0.105ns (41.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.420ns (routing 1.556ns, distribution 1.864ns)
  Clock Net Delay (Destination): 3.767ns (routing 1.694ns, distribution 2.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.420     5.313    clk300_to_clk600_ffs_i/clkb
    SLICE_X6Y43          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.428 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[88]/Q
                         net (fo=1, routed)           0.076     5.504    clk300_to_clk600_ffs_i/bit_reducer_i/Q[88]
    SLICE_X5Y43          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.034     5.538 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[91]_fret_i_1/O
                         net (fo=1, routed)           0.029     5.567    clk300_to_clk600_ffs_i/bit_reducer_i_n_40
    SLICE_X5Y43          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[91]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.767     5.227    clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y43          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[91]_fret/C
                         clock pessimism              0.215     5.442    
    SLICE_X5Y43          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.543    clk300_to_clk600_ffs_i/expanded_sig3_reg[91]_fret
  -------------------------------------------------------------------
                         required time                         -5.543    
                         arrival time                           5.567    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[1304]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[1309]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.480%)  route 0.108ns (42.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.424ns (routing 1.556ns, distribution 1.868ns)
  Clock Net Delay (Destination): 3.757ns (routing 1.694ns, distribution 2.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.424     5.317    clk300_to_clk600_ffs_i/clkb
    SLICE_X7Y52          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.431 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1304]/Q
                         net (fo=1, routed)           0.077     5.508    clk300_to_clk600_ffs_i/bit_reducer_i/Q[1304]
    SLICE_X5Y52          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.032     5.540 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[1309]_fret_i_1/O
                         net (fo=1, routed)           0.031     5.571    clk300_to_clk600_ffs_i/bit_reducer_i_n_89
    SLICE_X5Y52          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1309]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.757     5.217    clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y52          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1309]_fret/C
                         clock pessimism              0.215     5.432    
    SLICE_X5Y52          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.533    clk300_to_clk600_ffs_i/expanded_sig3_reg[1309]_fret
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                           5.571    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[661]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[661]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.015%)  route 0.126ns (45.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.377ns (routing 1.556ns, distribution 1.821ns)
  Clock Net Delay (Destination): 3.731ns (routing 1.694ns, distribution 2.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.377     5.270    clk300_to_clk600_ffs_i/clkb
    SLICE_X12Y36         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[661]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     5.385 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[661]/Q
                         net (fo=1, routed)           0.078     5.463    clk300_to_clk600_ffs_i/bit_reducer_i/Q[661]
    SLICE_X13Y36         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.033     5.496 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[661]_fret_i_1/O
                         net (fo=1, routed)           0.048     5.544    clk300_to_clk600_ffs_i/bit_reducer_i_n_311
    SLICE_X13Y36         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[661]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.731     5.191    clk300_to_clk600_ffs_i/clkb
    SLICE_X13Y36         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[661]_fret/C
                         clock pessimism              0.215     5.406    
    SLICE_X13Y36         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.506    clk300_to_clk600_ffs_i/expanded_sig3_reg[661]_fret
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.544    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[1356]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[1357]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.149ns (51.557%)  route 0.140ns (48.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      3.408ns (routing 1.556ns, distribution 1.852ns)
  Clock Net Delay (Destination): 3.779ns (routing 1.694ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.408     5.301    clk300_to_clk600_ffs_i/clkb
    SLICE_X10Y61         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1356]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     5.416 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1356]/Q
                         net (fo=1, routed)           0.108     5.524    clk300_to_clk600_ffs_i/bit_reducer_i/Q[1356]
    SLICE_X9Y60          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     5.558 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[1357]_fret_i_1/O
                         net (fo=1, routed)           0.032     5.590    clk300_to_clk600_ffs_i/bit_reducer_i_n_231
    SLICE_X9Y60          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1357]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.779     5.239    clk300_to_clk600_ffs_i/clkb
    SLICE_X9Y60          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1357]_fret/C
                         clock pessimism              0.209     5.448    
    SLICE_X9Y60          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.549    clk300_to_clk600_ffs_i/expanded_sig3_reg[1357]_fret
  -------------------------------------------------------------------
                         required time                         -5.549    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[1390]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[1393]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.555%)  route 0.170ns (50.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      3.411ns (routing 1.556ns, distribution 1.855ns)
  Clock Net Delay (Destination): 3.758ns (routing 1.694ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.411     5.304    clk300_to_clk600_ffs_i/clkb
    SLICE_X7Y60          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.419 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1390]/Q
                         net (fo=1, routed)           0.141     5.560    clk300_to_clk600_ffs_i/bit_reducer_i/Q[1390]
    SLICE_X7Y57          LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.052     5.612 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[1393]_fret_i_1/O
                         net (fo=1, routed)           0.029     5.641    clk300_to_clk600_ffs_i/bit_reducer_i_n_225
    SLICE_X7Y57          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1393]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.758     5.218    clk300_to_clk600_ffs_i/clkb
    SLICE_X7Y57          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1393]_fret/C
                         clock pessimism              0.279     5.497    
    SLICE_X7Y57          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     5.598    clk300_to_clk600_ffs_i/expanded_sig3_reg[1393]_fret
  -------------------------------------------------------------------
                         required time                         -5.598    
                         arrival time                           5.641    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[1363]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[1363]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.198ns (57.225%)  route 0.148ns (42.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      3.425ns (routing 1.556ns, distribution 1.869ns)
  Clock Net Delay (Destination): 3.779ns (routing 1.694ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.425     5.318    clk300_to_clk600_ffs_i/clkb
    SLICE_X7Y58          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1363]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.431 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1363]/Q
                         net (fo=1, routed)           0.119     5.550    clk300_to_clk600_ffs_i/bit_reducer_i/Q[1363]
    SLICE_X9Y60          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.085     5.635 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[1363]_fret_i_1/O
                         net (fo=1, routed)           0.029     5.664    clk300_to_clk600_ffs_i/bit_reducer_i_n_230
    SLICE_X9Y60          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1363]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.779     5.239    clk300_to_clk600_ffs_i/clkb
    SLICE_X9Y60          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1363]_fret/C
                         clock pessimism              0.279     5.518    
    SLICE_X9Y60          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.619    clk300_to_clk600_ffs_i/expanded_sig3_reg[1363]_fret
  -------------------------------------------------------------------
                         required time                         -5.619    
                         arrival time                           5.664    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[1046]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[1051]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.167ns (52.187%)  route 0.153ns (47.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      3.389ns (routing 1.556ns, distribution 1.833ns)
  Clock Net Delay (Destination): 3.714ns (routing 1.694ns, distribution 2.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.389     5.282    clk300_to_clk600_ffs_i/clkb
    SLICE_X13Y61         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1046]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.394 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1046]/Q
                         net (fo=1, routed)           0.115     5.509    clk300_to_clk600_ffs_i/bit_reducer_i/Q[1046]
    SLICE_X13Y58         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.055     5.564 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[1051]_fret_i_1/O
                         net (fo=1, routed)           0.038     5.602    clk300_to_clk600_ffs_i/bit_reducer_i_n_126
    SLICE_X13Y58         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1051]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.714     5.174    clk300_to_clk600_ffs_i/clkb
    SLICE_X13Y58         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1051]_fret/C
                         clock pessimism              0.279     5.453    
    SLICE_X13Y58         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.554    clk300_to_clk600_ffs_i/expanded_sig3_reg[1051]_fret
  -------------------------------------------------------------------
                         required time                         -5.554    
                         arrival time                           5.602    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[963]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[967]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.149ns (59.127%)  route 0.103ns (40.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.171ns
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.393ns (routing 1.556ns, distribution 1.837ns)
  Clock Net Delay (Destination): 3.711ns (routing 1.694ns, distribution 2.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.393     5.286    clk300_to_clk600_ffs_i/clkb
    SLICE_X13Y53         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[963]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.401 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[963]/Q
                         net (fo=1, routed)           0.074     5.475    clk300_to_clk600_ffs_i/bit_reducer_i/Q[963]
    SLICE_X12Y53         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.034     5.509 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[967]_fret_i_1/O
                         net (fo=1, routed)           0.029     5.538    clk300_to_clk600_ffs_i/bit_reducer_i_n_110
    SLICE_X12Y53         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[967]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.711     5.171    clk300_to_clk600_ffs_i/clkb
    SLICE_X12Y53         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[967]_fret/C
                         clock pessimism              0.215     5.386    
    SLICE_X12Y53         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.487    clk300_to_clk600_ffs_i/expanded_sig3_reg[967]_fret
  -------------------------------------------------------------------
                         required time                         -5.487    
                         arrival time                           5.538    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig2_reg[1708]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig3_reg[1711]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.364%)  route 0.110ns (42.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.190ns
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.407ns (routing 1.556ns, distribution 1.851ns)
  Clock Net Delay (Destination): 3.730ns (routing 1.694ns, distribution 2.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.407     5.300    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y45         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1708]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.415 r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1708]/Q
                         net (fo=1, routed)           0.081     5.496    clk300_to_clk600_ffs_i/bit_reducer_i/Q[1708]
    SLICE_X10Y45         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.033     5.529 r  clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[1711]_fret_i_1/O
                         net (fo=1, routed)           0.029     5.558    clk300_to_clk600_ffs_i/bit_reducer_i_n_208
    SLICE_X10Y45         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1711]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.730     5.190    clk300_to_clk600_ffs_i/clkb
    SLICE_X10Y45         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig3_reg[1711]_fret/C
                         clock pessimism              0.215     5.405    
    SLICE_X10Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.506    clk300_to_clk600_ffs_i/expanded_sig3_reg[1711]_fret
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.558    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_600_clk_wiz_0
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { mmcm_inst/MMCME4_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         1.667       0.288      BUFGCE_X1Y113  mmcm_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.667       0.596      MMCM_X1Y4      mmcm_inst/MMCME4_ADV_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X14Y16   data_in_600_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X9Y18    data_in_600_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X9Y17    data_in_600_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X10Y42   data_out_600_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X12Y50   clk300_to_clk600_ffs_i/a_r2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X11Y48   clk300_to_clk600_ffs_i/a_r2_reg_replica/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X10Y43   clk300_to_clk600_ffs_i/a_r2_reg_replica_1/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X11Y48   clk300_to_clk600_ffs_i/a_r2_reg_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X14Y16   data_in_600_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X14Y16   data_in_600_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y18    data_in_600_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y18    data_in_600_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y17    data_in_600_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y17    data_in_600_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X10Y42   data_out_600_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X10Y42   data_out_600_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X12Y50   clk300_to_clk600_ffs_i/a_r2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X12Y50   clk300_to_clk600_ffs_i/a_r2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X14Y16   data_in_600_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X14Y16   data_in_600_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y18    data_in_600_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y18    data_in_600_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y17    data_in_600_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X9Y17    data_in_600_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X10Y42   data_out_600_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X10Y42   data_out_600_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X12Y50   clk300_to_clk600_ffs_i/a_r2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X12Y50   clk300_to_clk600_ffs_i/a_r2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_600_clk_wiz_0
  To Clock:  clk_300_clk_wiz_0

Setup :          690  Failing Endpoints,  Worst Slack       -0.168ns,  Total Violation      -37.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[489]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[489]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.368ns  (logic 0.116ns (8.480%)  route 1.252ns (91.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 8.666 - 3.333 ) 
    Source Clock Delay      (SCD):    5.192ns = ( 6.859 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.732ns (routing 1.694ns, distribution 2.038ns)
  Clock Net Delay (Destination): 3.435ns (routing 1.539ns, distribution 1.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.732     6.859    clk600_to_clk300_ffs_i/clka
    SLICE_X7Y24          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[489]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     6.975 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[489]/Q
                         net (fo=1, routed)           1.252     8.227    clk600_to_clk300_ffs_i/expanded_sig1[489]
    SLICE_X7Y24          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[489]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.435     8.666    clk600_to_clk300_ffs_i/clkb
    SLICE_X7Y24          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[489]/C
                         clock pessimism             -0.479     8.188    
                         clock uncertainty           -0.172     8.015    
    SLICE_X7Y24          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.059    clk600_to_clk300_ffs_i/expanded_sig2_reg[489]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1117]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1117]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.370ns  (logic 0.115ns (8.394%)  route 1.255ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 8.618 - 3.333 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 6.810 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.683ns (routing 1.694ns, distribution 1.989ns)
  Clock Net Delay (Destination): 3.387ns (routing 1.539ns, distribution 1.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.683     6.810    clk600_to_clk300_ffs_i/clka
    SLICE_X18Y10         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     6.925 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1117]/Q
                         net (fo=1, routed)           1.255     8.180    clk600_to_clk300_ffs_i/expanded_sig1[1117]
    SLICE_X18Y10         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.387     8.618    clk600_to_clk300_ffs_i/clkb
    SLICE_X18Y10         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1117]/C
                         clock pessimism             -0.479     8.140    
                         clock uncertainty           -0.172     7.967    
    SLICE_X18Y10         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.013    clk600_to_clk300_ffs_i/expanded_sig2_reg[1117]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[731]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[731]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.376ns  (logic 0.116ns (8.430%)  route 1.260ns (91.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 8.630 - 3.333 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 6.815 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.688ns (routing 1.694ns, distribution 1.994ns)
  Clock Net Delay (Destination): 3.399ns (routing 1.539ns, distribution 1.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.688     6.815    clk600_to_clk300_ffs_i/clka
    SLICE_X12Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[731]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     6.931 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[731]/Q
                         net (fo=1, routed)           1.260     8.191    clk600_to_clk300_ffs_i/expanded_sig1[731]
    SLICE_X12Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[731]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.399     8.630    clk600_to_clk300_ffs_i/clkb
    SLICE_X12Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[731]/C
                         clock pessimism             -0.479     8.152    
                         clock uncertainty           -0.172     7.979    
    SLICE_X12Y23         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.025    clk600_to_clk300_ffs_i/expanded_sig2_reg[731]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1471]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1471]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.374ns  (logic 0.115ns (8.370%)  route 1.259ns (91.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 8.687 - 3.333 ) 
    Source Clock Delay      (SCD):    5.205ns = ( 6.872 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.745ns (routing 1.694ns, distribution 2.051ns)
  Clock Net Delay (Destination): 3.456ns (routing 1.539ns, distribution 1.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.745     6.872    clk600_to_clk300_ffs_i/clka
    SLICE_X6Y20          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1471]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     6.987 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1471]/Q
                         net (fo=1, routed)           1.259     8.246    clk600_to_clk300_ffs_i/expanded_sig1[1471]
    SLICE_X6Y22          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1471]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.456     8.687    clk600_to_clk300_ffs_i/clkb
    SLICE_X6Y22          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1471]/C
                         clock pessimism             -0.479     8.209    
                         clock uncertainty           -0.172     8.036    
    SLICE_X6Y22          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     8.081    clk600_to_clk300_ffs_i/expanded_sig2_reg[1471]
  -------------------------------------------------------------------
                         required time                          8.081    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[815]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[815]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.373ns  (logic 0.114ns (8.303%)  route 1.259ns (91.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 8.662 - 3.333 ) 
    Source Clock Delay      (SCD):    5.182ns = ( 6.849 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.722ns (routing 1.694ns, distribution 2.028ns)
  Clock Net Delay (Destination): 3.431ns (routing 1.539ns, distribution 1.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.722     6.849    clk600_to_clk300_ffs_i/clka
    SLICE_X11Y19         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[815]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     6.963 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[815]/Q
                         net (fo=1, routed)           1.259     8.222    clk600_to_clk300_ffs_i/expanded_sig1[815]
    SLICE_X11Y19         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[815]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.431     8.662    clk600_to_clk300_ffs_i/clkb
    SLICE_X11Y19         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[815]/C
                         clock pessimism             -0.479     8.184    
                         clock uncertainty           -0.172     8.011    
    SLICE_X11Y19         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.057    clk600_to_clk300_ffs_i/expanded_sig2_reg[815]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1792]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1792]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.371ns  (logic 0.115ns (8.388%)  route 1.256ns (91.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 8.669 - 3.333 ) 
    Source Clock Delay      (SCD):    5.188ns = ( 6.855 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.728ns (routing 1.694ns, distribution 2.034ns)
  Clock Net Delay (Destination): 3.438ns (routing 1.539ns, distribution 1.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.728     6.855    clk600_to_clk300_ffs_i/clka
    SLICE_X9Y12          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1792]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     6.970 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1792]/Q
                         net (fo=1, routed)           1.256     8.226    clk600_to_clk300_ffs_i/expanded_sig1[1792]
    SLICE_X9Y12          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1792]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.438     8.669    clk600_to_clk300_ffs_i/clkb
    SLICE_X9Y12          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1792]/C
                         clock pessimism             -0.479     8.191    
                         clock uncertainty           -0.172     8.018    
    SLICE_X9Y12          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.062    clk600_to_clk300_ffs_i/expanded_sig2_reg[1792]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1257]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1257]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.375ns  (logic 0.114ns (8.291%)  route 1.261ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 8.589 - 3.333 ) 
    Source Clock Delay      (SCD):    5.105ns = ( 6.772 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.645ns (routing 1.694ns, distribution 1.951ns)
  Clock Net Delay (Destination): 3.358ns (routing 1.539ns, distribution 1.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.645     6.772    clk600_to_clk300_ffs_i/clka
    SLICE_X24Y15         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     6.886 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1257]/Q
                         net (fo=1, routed)           1.261     8.147    clk600_to_clk300_ffs_i/expanded_sig1[1257]
    SLICE_X24Y15         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.358     8.589    clk600_to_clk300_ffs_i/clkb
    SLICE_X24Y15         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1257]/C
                         clock pessimism             -0.479     8.111    
                         clock uncertainty           -0.172     7.938    
    SLICE_X24Y15         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     7.983    clk600_to_clk300_ffs_i/expanded_sig2_reg[1257]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1851]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1851]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.389ns  (logic 0.115ns (8.279%)  route 1.274ns (91.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 8.688 - 3.333 ) 
    Source Clock Delay      (SCD):    5.189ns = ( 6.856 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.729ns (routing 1.694ns, distribution 2.035ns)
  Clock Net Delay (Destination): 3.457ns (routing 1.539ns, distribution 1.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.729     6.856    clk600_to_clk300_ffs_i/clka
    SLICE_X5Y14          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1851]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     6.971 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1851]/Q
                         net (fo=1, routed)           1.274     8.245    clk600_to_clk300_ffs_i/expanded_sig1[1851]
    SLICE_X4Y14          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1851]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.457     8.688    clk600_to_clk300_ffs_i/clkb
    SLICE_X4Y14          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1851]/C
                         clock pessimism             -0.479     8.210    
                         clock uncertainty           -0.172     8.037    
    SLICE_X4Y14          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     8.082    clk600_to_clk300_ffs_i/expanded_sig2_reg[1851]
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1293]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1293]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.369ns  (logic 0.116ns (8.473%)  route 1.253ns (91.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 8.643 - 3.333 ) 
    Source Clock Delay      (SCD):    5.162ns = ( 6.829 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.702ns (routing 1.694ns, distribution 2.008ns)
  Clock Net Delay (Destination): 3.412ns (routing 1.539ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.702     6.829    clk600_to_clk300_ffs_i/clka
    SLICE_X12Y0          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     6.945 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1293]/Q
                         net (fo=1, routed)           1.253     8.198    clk600_to_clk300_ffs_i/expanded_sig1[1293]
    SLICE_X12Y0          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1293]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.412     8.643    clk600_to_clk300_ffs_i/clkb
    SLICE_X12Y0          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1293]/C
                         clock pessimism             -0.479     8.165    
                         clock uncertainty           -0.172     7.992    
    SLICE_X12Y0          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.036    clk600_to_clk300_ffs_i/expanded_sig2_reg[1293]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[515]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[515]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        1.372ns  (logic 0.115ns (8.382%)  route 1.257ns (91.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 8.661 - 3.333 ) 
    Source Clock Delay      (SCD):    5.179ns = ( 6.846 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.719ns (routing 1.694ns, distribution 2.025ns)
  Clock Net Delay (Destination): 3.430ns (routing 1.539ns, distribution 1.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.719     6.846    clk600_to_clk300_ffs_i/clka
    SLICE_X9Y22          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[515]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     6.961 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[515]/Q
                         net (fo=1, routed)           1.257     8.218    clk600_to_clk300_ffs_i/expanded_sig1[515]
    SLICE_X9Y22          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[515]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AP9                                               0.000     3.333 r  clkin (IN)
                         net (fo=0)                   0.000     3.333    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     5.192    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.231 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.430     8.661    clk600_to_clk300_ffs_i/clkb
    SLICE_X9Y22          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[515]/C
                         clock pessimism             -0.479     8.183    
                         clock uncertainty           -0.172     8.010    
    SLICE_X9Y22          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     8.056    clk600_to_clk300_ffs_i/expanded_sig2_reg[515]
  -------------------------------------------------------------------
                         required time                          8.056    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 -0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1798]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1798]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.112ns (14.470%)  route 0.662ns (85.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.411ns (routing 1.556ns, distribution 1.855ns)
  Clock Net Delay (Destination): 3.852ns (routing 1.684ns, distribution 2.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.411     5.304    clk600_to_clk300_ffs_i/clka
    SLICE_X10Y12         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1798]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.416 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1798]/Q
                         net (fo=1, routed)           0.662     6.078    clk600_to_clk300_ffs_i/expanded_sig1[1798]
    SLICE_X10Y8          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.852     5.319    clk600_to_clk300_ffs_i/clkb
    SLICE_X10Y8          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1798]/C
                         clock pessimism              0.479     5.798    
                         clock uncertainty            0.172     5.970    
    SLICE_X10Y8          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     6.073    clk600_to_clk300_ffs_i/expanded_sig2_reg[1798]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.078    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[583]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.111ns (14.341%)  route 0.663ns (85.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.414ns (routing 1.556ns, distribution 1.858ns)
  Clock Net Delay (Destination): 3.850ns (routing 1.684ns, distribution 2.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.414     5.307    clk600_to_clk300_ffs_i/clka
    SLICE_X6Y21          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[583]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.418 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[583]/Q
                         net (fo=1, routed)           0.663     6.081    clk600_to_clk300_ffs_i/expanded_sig1[583]
    SLICE_X6Y21          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.850     5.317    clk600_to_clk300_ffs_i/clkb
    SLICE_X6Y21          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[583]/C
                         clock pessimism              0.479     5.796    
                         clock uncertainty            0.172     5.968    
    SLICE_X6Y21          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     6.069    clk600_to_clk300_ffs_i/expanded_sig2_reg[583]
  -------------------------------------------------------------------
                         required time                         -6.069    
                         arrival time                           6.081    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[718]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[718]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.112ns (14.508%)  route 0.660ns (85.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.297ns
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.398ns (routing 1.556ns, distribution 1.842ns)
  Clock Net Delay (Destination): 3.830ns (routing 1.684ns, distribution 2.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.398     5.291    clk600_to_clk300_ffs_i/clka
    SLICE_X11Y28         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[718]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.403 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[718]/Q
                         net (fo=1, routed)           0.660     6.063    clk600_to_clk300_ffs_i/expanded_sig1[718]
    SLICE_X11Y29         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[718]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.830     5.297    clk600_to_clk300_ffs_i/clkb
    SLICE_X11Y29         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[718]/C
                         clock pessimism              0.479     5.776    
                         clock uncertainty            0.172     5.948    
    SLICE_X11Y29         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     6.049    clk600_to_clk300_ffs_i/expanded_sig2_reg[718]
  -------------------------------------------------------------------
                         required time                         -6.049    
                         arrival time                           6.063    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[711]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.112ns (14.159%)  route 0.679ns (85.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.403ns (routing 1.556ns, distribution 1.847ns)
  Clock Net Delay (Destination): 3.849ns (routing 1.684ns, distribution 2.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.403     5.296    clk600_to_clk300_ffs_i/clka
    SLICE_X10Y22         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.408 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[711]/Q
                         net (fo=1, routed)           0.679     6.087    clk600_to_clk300_ffs_i/expanded_sig1[711]
    SLICE_X9Y20          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[711]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.849     5.316    clk600_to_clk300_ffs_i/clkb
    SLICE_X9Y20          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[711]/C
                         clock pessimism              0.479     5.795    
                         clock uncertainty            0.172     5.967    
    SLICE_X9Y20          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     6.068    clk600_to_clk300_ffs_i/expanded_sig2_reg[711]
  -------------------------------------------------------------------
                         required time                         -6.068    
                         arrival time                           6.087    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.112ns (14.527%)  route 0.659ns (85.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.271ns
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.381ns (routing 1.556ns, distribution 1.825ns)
  Clock Net Delay (Destination): 3.804ns (routing 1.684ns, distribution 2.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.381     5.274    clk600_to_clk300_ffs_i/clka
    SLICE_X14Y24         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.386 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[114]/Q
                         net (fo=1, routed)           0.659     6.045    clk600_to_clk300_ffs_i/expanded_sig1[114]
    SLICE_X14Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.804     5.271    clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[114]/C
                         clock pessimism              0.479     5.750    
                         clock uncertainty            0.172     5.922    
    SLICE_X14Y23         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     6.023    clk600_to_clk300_ffs_i/expanded_sig2_reg[114]
  -------------------------------------------------------------------
                         required time                         -6.023    
                         arrival time                           6.045    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1799]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1799]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.114ns (14.430%)  route 0.676ns (85.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.413ns (routing 1.556ns, distribution 1.857ns)
  Clock Net Delay (Destination): 3.852ns (routing 1.684ns, distribution 2.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.413     5.306    clk600_to_clk300_ffs_i/clka
    SLICE_X10Y8          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1799]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.420 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[1799]/Q
                         net (fo=1, routed)           0.676     6.096    clk600_to_clk300_ffs_i/expanded_sig1[1799]
    SLICE_X10Y8          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1799]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.852     5.319    clk600_to_clk300_ffs_i/clkb
    SLICE_X10Y8          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[1799]/C
                         clock pessimism              0.479     5.798    
                         clock uncertainty            0.172     5.970    
    SLICE_X10Y8          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     6.072    clk600_to_clk300_ffs_i/expanded_sig2_reg[1799]
  -------------------------------------------------------------------
                         required time                         -6.072    
                         arrival time                           6.096    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[770]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[770]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.112ns (14.304%)  route 0.671ns (85.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.297ns
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.398ns (routing 1.556ns, distribution 1.842ns)
  Clock Net Delay (Destination): 3.830ns (routing 1.684ns, distribution 2.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.398     5.291    clk600_to_clk300_ffs_i/clka
    SLICE_X11Y28         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[770]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.403 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[770]/Q
                         net (fo=1, routed)           0.671     6.074    clk600_to_clk300_ffs_i/expanded_sig1[770]
    SLICE_X11Y29         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[770]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.830     5.297    clk600_to_clk300_ffs_i/clkb
    SLICE_X11Y29         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[770]/C
                         clock pessimism              0.479     5.776    
                         clock uncertainty            0.172     5.948    
    SLICE_X11Y29         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     6.049    clk600_to_clk300_ffs_i/expanded_sig2_reg[770]
  -------------------------------------------------------------------
                         required time                         -6.049    
                         arrival time                           6.074    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.115ns (14.877%)  route 0.658ns (85.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.271ns
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.383ns (routing 1.556ns, distribution 1.827ns)
  Clock Net Delay (Destination): 3.804ns (routing 1.684ns, distribution 2.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.383     5.276    clk600_to_clk300_ffs_i/clka
    SLICE_X14Y22         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.391 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[110]/Q
                         net (fo=1, routed)           0.658     6.049    clk600_to_clk300_ffs_i/expanded_sig1[110]
    SLICE_X14Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.804     5.271    clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[110]/C
                         clock pessimism              0.479     5.750    
                         clock uncertainty            0.172     5.922    
    SLICE_X14Y23         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     6.023    clk600_to_clk300_ffs_i/expanded_sig2_reg[110]
  -------------------------------------------------------------------
                         required time                         -6.023    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.113ns (14.599%)  route 0.661ns (85.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.271ns
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.383ns (routing 1.556ns, distribution 1.827ns)
  Clock Net Delay (Destination): 3.804ns (routing 1.684ns, distribution 2.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.383     5.276    clk600_to_clk300_ffs_i/clka
    SLICE_X14Y22         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.389 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[112]/Q
                         net (fo=1, routed)           0.661     6.050    clk600_to_clk300_ffs_i/expanded_sig1[112]
    SLICE_X14Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.804     5.271    clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y23         FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[112]/C
                         clock pessimism              0.479     5.750    
                         clock uncertainty            0.172     5.922    
    SLICE_X14Y23         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     6.023    clk600_to_clk300_ffs_i/expanded_sig2_reg[112]
  -------------------------------------------------------------------
                         required time                         -6.023    
                         arrival time                           6.050    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[961]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[961]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.113ns (15.479%)  route 0.617ns (84.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.220ns
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.388ns (routing 1.556ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.753ns (routing 1.684ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.388     5.281    clk600_to_clk300_ffs_i/clka
    SLICE_X14Y7          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig1_reg[961]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.394 r  clk600_to_clk300_ffs_i/expanded_sig1_reg[961]/Q
                         net (fo=1, routed)           0.617     6.011    clk600_to_clk300_ffs_i/expanded_sig1[961]
    SLICE_X14Y7          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[961]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.753     5.220    clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y7          FDRE                                         r  clk600_to_clk300_ffs_i/expanded_sig2_reg[961]/C
                         clock pessimism              0.479     5.699    
                         clock uncertainty            0.172     5.871    
    SLICE_X14Y7          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.973    clk600_to_clk300_ffs_i/expanded_sig2_reg[961]
  -------------------------------------------------------------------
                         required time                         -5.973    
                         arrival time                           6.011    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_300_clk_wiz_0
  To Clock:  clk_600_clk_wiz_0

Setup :          790  Failing Endpoints,  Worst Slack       -0.134ns,  Total Violation      -40.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1527]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1527]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.115ns (8.984%)  route 1.165ns (91.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 6.986 - 1.667 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.767ns (routing 1.684ns, distribution 2.083ns)
  Clock Net Delay (Destination): 3.426ns (routing 1.556ns, distribution 1.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.767     5.234    clk300_to_clk600_ffs_i/clka
    SLICE_X5Y56          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1527]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.349 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1527]/Q
                         net (fo=1, routed)           1.165     6.514    clk300_to_clk600_ffs_i/expanded_sig1[1527]
    SLICE_X5Y56          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1527]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.426     6.986    clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y56          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1527]/C
                         clock pessimism             -0.479     6.507    
                         clock uncertainty           -0.172     6.335    
    SLICE_X5Y56          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.381    clk300_to_clk600_ffs_i/expanded_sig2_reg[1527]
  -------------------------------------------------------------------
                         required time                          6.381    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.114ns (8.865%)  route 1.172ns (91.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 6.993 - 1.667 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.766ns (routing 1.684ns, distribution 2.082ns)
  Clock Net Delay (Destination): 3.433ns (routing 1.556ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.766     5.233    clk300_to_clk600_ffs_i/clka
    SLICE_X2Y41          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.347 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[207]/Q
                         net (fo=1, routed)           1.172     6.519    clk300_to_clk600_ffs_i/expanded_sig1[207]
    SLICE_X2Y42          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.433     6.993    clk300_to_clk600_ffs_i/clkb
    SLICE_X2Y42          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[207]/C
                         clock pessimism             -0.479     6.514    
                         clock uncertainty           -0.172     6.342    
    SLICE_X2Y42          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     6.387    clk300_to_clk600_ffs_i/expanded_sig2_reg[207]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[601]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[601]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.115ns (8.970%)  route 1.167ns (91.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 6.941 - 1.667 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.717ns (routing 1.684ns, distribution 2.033ns)
  Clock Net Delay (Destination): 3.381ns (routing 1.556ns, distribution 1.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.717     5.184    clk300_to_clk600_ffs_i/clka
    SLICE_X14Y38         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[601]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.299 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[601]/Q
                         net (fo=1, routed)           1.167     6.466    clk300_to_clk600_ffs_i/expanded_sig1[601]
    SLICE_X14Y37         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[601]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.381     6.941    clk300_to_clk600_ffs_i/clkb
    SLICE_X14Y37         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[601]/C
                         clock pessimism             -0.479     6.462    
                         clock uncertainty           -0.172     6.290    
    SLICE_X14Y37         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.336    clk300_to_clk600_ffs_i/expanded_sig2_reg[601]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[885]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[885]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.114ns (8.858%)  route 1.173ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 6.980 - 1.667 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.746ns (routing 1.684ns, distribution 2.062ns)
  Clock Net Delay (Destination): 3.420ns (routing 1.556ns, distribution 1.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.746     5.213    clk300_to_clk600_ffs_i/clka
    SLICE_X2Y35          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[885]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.327 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[885]/Q
                         net (fo=1, routed)           1.173     6.500    clk300_to_clk600_ffs_i/expanded_sig1[885]
    SLICE_X2Y35          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[885]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.420     6.980    clk300_to_clk600_ffs_i/clkb
    SLICE_X2Y35          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[885]/C
                         clock pessimism             -0.479     6.501    
                         clock uncertainty           -0.172     6.329    
    SLICE_X2Y35          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.372    clk300_to_clk600_ffs_i/expanded_sig2_reg[885]
  -------------------------------------------------------------------
                         required time                          6.372    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[711]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.114ns (8.790%)  route 1.183ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.982 - 1.667 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.740ns (routing 1.684ns, distribution 2.056ns)
  Clock Net Delay (Destination): 3.422ns (routing 1.556ns, distribution 1.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.740     5.207    clk300_to_clk600_ffs_i/clka
    SLICE_X3Y37          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.321 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[711]/Q
                         net (fo=1, routed)           1.183     6.504    clk300_to_clk600_ffs_i/expanded_sig1[711]
    SLICE_X2Y37          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[711]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.422     6.982    clk300_to_clk600_ffs_i/clkb
    SLICE_X2Y37          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[711]/C
                         clock pessimism             -0.479     6.503    
                         clock uncertainty           -0.172     6.331    
    SLICE_X2Y37          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     6.376    clk300_to_clk600_ffs_i/expanded_sig2_reg[711]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.504    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[825]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[825]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.113ns (8.794%)  route 1.172ns (91.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 6.968 - 1.667 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.736ns (routing 1.684ns, distribution 2.052ns)
  Clock Net Delay (Destination): 3.408ns (routing 1.556ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.736     5.203    clk300_to_clk600_ffs_i/clka
    SLICE_X9Y37          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[825]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.316 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[825]/Q
                         net (fo=1, routed)           1.172     6.488    clk300_to_clk600_ffs_i/expanded_sig1[825]
    SLICE_X9Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[825]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.408     6.968    clk300_to_clk600_ffs_i/clkb
    SLICE_X9Y39          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[825]/C
                         clock pessimism             -0.479     6.489    
                         clock uncertainty           -0.172     6.317    
    SLICE_X9Y39          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     6.361    clk300_to_clk600_ffs_i/expanded_sig2_reg[825]
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[530]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[530]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.118ns (9.240%)  route 1.159ns (90.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 6.946 - 1.667 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.721ns (routing 1.684ns, distribution 2.037ns)
  Clock Net Delay (Destination): 3.386ns (routing 1.556ns, distribution 1.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.721     5.188    clk300_to_clk600_ffs_i/clka
    SLICE_X13Y37         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[530]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.306 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[530]/Q
                         net (fo=1, routed)           1.159     6.465    clk300_to_clk600_ffs_i/expanded_sig1[530]
    SLICE_X12Y46         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[530]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.386     6.946    clk300_to_clk600_ffs_i/clkb
    SLICE_X12Y46         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[530]/C
                         clock pessimism             -0.479     6.467    
                         clock uncertainty           -0.172     6.295    
    SLICE_X12Y46         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     6.339    clk300_to_clk600_ffs_i/expanded_sig2_reg[530]
  -------------------------------------------------------------------
                         required time                          6.339    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1558]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1558]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.115ns (9.091%)  route 1.150ns (90.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.982 - 1.667 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.770ns (routing 1.684ns, distribution 2.086ns)
  Clock Net Delay (Destination): 3.422ns (routing 1.556ns, distribution 1.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.770     5.237    clk300_to_clk600_ffs_i/clka
    SLICE_X6Y46          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1558]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.352 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1558]/Q
                         net (fo=1, routed)           1.150     6.502    clk300_to_clk600_ffs_i/expanded_sig1[1558]
    SLICE_X6Y46          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1558]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.422     6.982    clk300_to_clk600_ffs_i/clkb
    SLICE_X6Y46          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1558]/C
                         clock pessimism             -0.479     6.503    
                         clock uncertainty           -0.172     6.331    
    SLICE_X6Y46          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     6.376    clk300_to_clk600_ffs_i/expanded_sig2_reg[1558]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1560]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1560]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.116ns (9.192%)  route 1.146ns (90.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.982 - 1.667 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.770ns (routing 1.684ns, distribution 2.086ns)
  Clock Net Delay (Destination): 3.422ns (routing 1.556ns, distribution 1.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.770     5.237    clk300_to_clk600_ffs_i/clka
    SLICE_X6Y46          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1560]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.353 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1560]/Q
                         net (fo=1, routed)           1.146     6.499    clk300_to_clk600_ffs_i/expanded_sig1[1560]
    SLICE_X6Y46          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1560]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.422     6.982    clk300_to_clk600_ffs_i/clkb
    SLICE_X6Y46          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1560]/C
                         clock pessimism             -0.479     6.503    
                         clock uncertainty           -0.172     6.331    
    SLICE_X6Y46          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     6.374    clk300_to_clk600_ffs_i/expanded_sig2_reg[1560]
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1240]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1240]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.112ns (8.736%)  route 1.170ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 6.991 - 1.667 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.758ns (routing 1.684ns, distribution 2.074ns)
  Clock Net Delay (Destination): 3.431ns (routing 1.556ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.356     1.423    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.467 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.758     5.225    clk300_to_clk600_ffs_i/clka
    SLICE_X4Y50          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.337 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1240]/Q
                         net (fo=1, routed)           1.170     6.507    clk300_to_clk600_ffs_i/expanded_sig1[1240]
    SLICE_X4Y50          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r  
    AP9                                               0.000     1.667 r  clkin (IN)
                         net (fo=0)                   0.000     1.667    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.431     6.991    clk300_to_clk600_ffs_i/clkb
    SLICE_X4Y50          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1240]/C
                         clock pessimism             -0.479     6.512    
                         clock uncertainty           -0.172     6.340    
    SLICE_X4Y50          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.383    clk300_to_clk600_ffs_i/expanded_sig2_reg[1240]
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                 -0.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[883]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[883]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.112ns (15.491%)  route 0.611ns (84.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.297ns
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.432ns (routing 1.539ns, distribution 1.893ns)
  Clock Net Delay (Destination): 3.837ns (routing 1.694ns, distribution 2.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.432     5.330    clk300_to_clk600_ffs_i/clka
    SLICE_X2Y34          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[883]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.442 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[883]/Q
                         net (fo=1, routed)           0.611     6.053    clk300_to_clk600_ffs_i/expanded_sig1[883]
    SLICE_X2Y33          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[883]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.837     5.297    clk300_to_clk600_ffs_i/clkb
    SLICE_X2Y33          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[883]/C
                         clock pessimism              0.479     5.776    
                         clock uncertainty            0.172     5.948    
    SLICE_X2Y33          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     6.050    clk300_to_clk600_ffs_i/expanded_sig2_reg[883]
  -------------------------------------------------------------------
                         required time                         -6.050    
                         arrival time                           6.053    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[892]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[892]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.115ns (15.950%)  route 0.606ns (84.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.428ns (routing 1.539ns, distribution 1.889ns)
  Clock Net Delay (Destination): 3.831ns (routing 1.694ns, distribution 2.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.428     5.326    clk300_to_clk600_ffs_i/clka
    SLICE_X3Y34          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[892]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.441 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[892]/Q
                         net (fo=1, routed)           0.606     6.047    clk300_to_clk600_ffs_i/expanded_sig1[892]
    SLICE_X3Y33          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[892]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.831     5.291    clk300_to_clk600_ffs_i/clkb
    SLICE_X3Y33          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[892]/C
                         clock pessimism              0.479     5.770    
                         clock uncertainty            0.172     5.942    
    SLICE_X3Y33          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     6.043    clk300_to_clk600_ffs_i/expanded_sig2_reg[892]
  -------------------------------------------------------------------
                         required time                         -6.043    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[879]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[879]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.111ns (15.310%)  route 0.614ns (84.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.297ns
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.432ns (routing 1.539ns, distribution 1.893ns)
  Clock Net Delay (Destination): 3.837ns (routing 1.694ns, distribution 2.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.432     5.330    clk300_to_clk600_ffs_i/clka
    SLICE_X2Y34          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[879]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.441 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[879]/Q
                         net (fo=1, routed)           0.614     6.055    clk300_to_clk600_ffs_i/expanded_sig1[879]
    SLICE_X2Y33          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[879]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.837     5.297    clk300_to_clk600_ffs_i/clkb
    SLICE_X2Y33          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[879]/C
                         clock pessimism              0.479     5.776    
                         clock uncertainty            0.172     5.948    
    SLICE_X2Y33          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     6.050    clk300_to_clk600_ffs_i/expanded_sig2_reg[879]
  -------------------------------------------------------------------
                         required time                         -6.050    
                         arrival time                           6.055    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1741]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1741]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.112ns (15.577%)  route 0.607ns (84.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.429ns (routing 1.539ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.826ns (routing 1.694ns, distribution 2.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.429     5.327    clk300_to_clk600_ffs_i/clka
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1741]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.439 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1741]/Q
                         net (fo=1, routed)           0.607     6.046    clk300_to_clk600_ffs_i/expanded_sig1[1741]
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1741]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.826     5.286    clk300_to_clk600_ffs_i/clkb
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1741]/C
                         clock pessimism              0.479     5.765    
                         clock uncertainty            0.172     5.937    
    SLICE_X9Y44          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     6.040    clk300_to_clk600_ffs_i/expanded_sig2_reg[1741]
  -------------------------------------------------------------------
                         required time                         -6.040    
                         arrival time                           6.046    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1631]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1631]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.111ns (15.374%)  route 0.611ns (84.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.429ns (routing 1.539ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.828ns (routing 1.694ns, distribution 2.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.429     5.327    clk300_to_clk600_ffs_i/clka
    SLICE_X11Y52         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1631]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.438 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1631]/Q
                         net (fo=1, routed)           0.611     6.049    clk300_to_clk600_ffs_i/expanded_sig1[1631]
    SLICE_X11Y52         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1631]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.828     5.288    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y52         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1631]/C
                         clock pessimism              0.479     5.767    
                         clock uncertainty            0.172     5.939    
    SLICE_X11Y52         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     6.041    clk300_to_clk600_ffs_i/expanded_sig2_reg[1631]
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1737]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1737]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.114ns (15.833%)  route 0.606ns (84.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.429ns (routing 1.539ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.826ns (routing 1.694ns, distribution 2.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.429     5.327    clk300_to_clk600_ffs_i/clka
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1737]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.441 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1737]/Q
                         net (fo=1, routed)           0.606     6.047    clk300_to_clk600_ffs_i/expanded_sig1[1737]
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1737]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.826     5.286    clk300_to_clk600_ffs_i/clkb
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1737]/C
                         clock pessimism              0.479     5.765    
                         clock uncertainty            0.172     5.937    
    SLICE_X9Y44          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     6.038    clk300_to_clk600_ffs_i/expanded_sig2_reg[1737]
  -------------------------------------------------------------------
                         required time                         -6.038    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[732]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[732]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.111ns (15.374%)  route 0.611ns (84.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.287ns
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.433ns (routing 1.539ns, distribution 1.894ns)
  Clock Net Delay (Destination): 3.827ns (routing 1.694ns, distribution 2.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.433     5.331    clk300_to_clk600_ffs_i/clka
    SLICE_X6Y37          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[732]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.442 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[732]/Q
                         net (fo=1, routed)           0.611     6.053    clk300_to_clk600_ffs_i/expanded_sig1[732]
    SLICE_X6Y38          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[732]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X6Y38          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[732]/C
                         clock pessimism              0.479     5.766    
                         clock uncertainty            0.172     5.938    
    SLICE_X6Y38          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     6.040    clk300_to_clk600_ffs_i/expanded_sig2_reg[732]
  -------------------------------------------------------------------
                         required time                         -6.040    
                         arrival time                           6.053    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1632]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1632]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.114ns (15.616%)  route 0.616ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.429ns (routing 1.539ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.828ns (routing 1.694ns, distribution 2.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.429     5.327    clk300_to_clk600_ffs_i/clka
    SLICE_X11Y52         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.441 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1632]/Q
                         net (fo=1, routed)           0.616     6.057    clk300_to_clk600_ffs_i/expanded_sig1[1632]
    SLICE_X11Y52         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1632]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.828     5.288    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y52         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1632]/C
                         clock pessimism              0.479     5.767    
                         clock uncertainty            0.172     5.939    
    SLICE_X11Y52         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     6.041    clk300_to_clk600_ffs_i/expanded_sig2_reg[1632]
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.057    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1739]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1739]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.113ns (15.501%)  route 0.616ns (84.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.429ns (routing 1.539ns, distribution 1.890ns)
  Clock Net Delay (Destination): 3.826ns (routing 1.694ns, distribution 2.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.429     5.327    clk300_to_clk600_ffs_i/clka
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1739]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.440 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1739]/Q
                         net (fo=1, routed)           0.616     6.056    clk300_to_clk600_ffs_i/expanded_sig1[1739]
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1739]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.826     5.286    clk300_to_clk600_ffs_i/clkb
    SLICE_X9Y44          FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1739]/C
                         clock pessimism              0.479     5.765    
                         clock uncertainty            0.172     5.937    
    SLICE_X9Y44          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     6.038    clk300_to_clk600_ffs_i/expanded_sig2_reg[1739]
  -------------------------------------------------------------------
                         required time                         -6.038    
                         arrival time                           6.056    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1643]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1643]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.111ns (15.143%)  route 0.622ns (84.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.287ns
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.427ns (routing 1.539ns, distribution 1.888ns)
  Clock Net Delay (Destination): 3.827ns (routing 1.694ns, distribution 2.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.859    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.898 r  mmcm_inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=6036, routed)        3.427     5.325    clk300_to_clk600_ffs_i/clka
    SLICE_X11Y47         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1643]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.436 r  clk300_to_clk600_ffs_i/expanded_sig1_reg[1643]/Q
                         net (fo=1, routed)           0.622     6.058    clk300_to_clk600_ffs_i/expanded_sig1[1643]
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1643]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4370, routed)        3.827     5.287    clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y48         FDRE                                         r  clk300_to_clk600_ffs_i/expanded_sig2_reg[1643]/C
                         clock pessimism              0.479     5.766    
                         clock uncertainty            0.172     5.938    
    SLICE_X11Y48         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     6.040    clk300_to_clk600_ffs_i/expanded_sig2_reg[1643]
  -------------------------------------------------------------------
                         required time                         -6.040    
                         arrival time                           6.058    
  -------------------------------------------------------------------
                         slack                                  0.018    





