<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Line Control Register, UARTLCR_H"><title>rp2040_pac::uart0::uartlcr_h - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module uartlcr_<wbr>h</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>uart0</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">uart0</a></div><h1>Module <span>uartlcr_h</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/uart0/uartlcr_h.rs.html#1-141">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Line Control Register, UARTLCR_H</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.UARTLCR_H_SPEC.html" title="struct rp2040_pac::uart0::uartlcr_h::UARTLCR_H_SPEC">UARTLCR_<wbr>H_<wbr>SPEC</a></dt><dd>Line Control Register, UARTLCR_H</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.BRK_R.html" title="type rp2040_pac::uart0::uartlcr_h::BRK_R">BRK_R</a></dt><dd>Field <code>BRK</code> reader - Send break. If this bit is set to 1, a low-level is continually output on the UARTTXD output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0.</dd><dt><a class="type" href="type.BRK_W.html" title="type rp2040_pac::uart0::uartlcr_h::BRK_W">BRK_W</a></dt><dd>Field <code>BRK</code> writer - Send break. If this bit is set to 1, a low-level is continually output on the UARTTXD output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0.</dd><dt><a class="type" href="type.EPS_R.html" title="type rp2040_pac::uart0::uartlcr_h::EPS_R">EPS_R</a></dt><dd>Field <code>EPS</code> reader - Even parity select. Controls the type of parity the UART uses during transmission and reception: 0 = odd parity. The UART generates or checks for an odd number of 1s in the data and parity bits. 1 = even parity. The UART generates or checks for an even number of 1s in the data and parity bits. This bit has no effect when the PEN bit disables parity checking and generation.</dd><dt><a class="type" href="type.EPS_W.html" title="type rp2040_pac::uart0::uartlcr_h::EPS_W">EPS_W</a></dt><dd>Field <code>EPS</code> writer - Even parity select. Controls the type of parity the UART uses during transmission and reception: 0 = odd parity. The UART generates or checks for an odd number of 1s in the data and parity bits. 1 = even parity. The UART generates or checks for an even number of 1s in the data and parity bits. This bit has no effect when the PEN bit disables parity checking and generation.</dd><dt><a class="type" href="type.FEN_R.html" title="type rp2040_pac::uart0::uartlcr_h::FEN_R">FEN_R</a></dt><dd>Field <code>FEN</code> reader - Enable FIFOs: 0 = FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers 1 = transmit and receive FIFO buffers are enabled (FIFO mode).</dd><dt><a class="type" href="type.FEN_W.html" title="type rp2040_pac::uart0::uartlcr_h::FEN_W">FEN_W</a></dt><dd>Field <code>FEN</code> writer - Enable FIFOs: 0 = FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers 1 = transmit and receive FIFO buffers are enabled (FIFO mode).</dd><dt><a class="type" href="type.PEN_R.html" title="type rp2040_pac::uart0::uartlcr_h::PEN_R">PEN_R</a></dt><dd>Field <code>PEN</code> reader - Parity enable: 0 = parity is disabled and no parity bit added to the data frame 1 = parity checking and generation is enabled.</dd><dt><a class="type" href="type.PEN_W.html" title="type rp2040_pac::uart0::uartlcr_h::PEN_W">PEN_W</a></dt><dd>Field <code>PEN</code> writer - Parity enable: 0 = parity is disabled and no parity bit added to the data frame 1 = parity checking and generation is enabled.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::uart0::uartlcr_h::R">R</a></dt><dd>Register <code>UARTLCR_H</code> reader</dd><dt><a class="type" href="type.SPS_R.html" title="type rp2040_pac::uart0::uartlcr_h::SPS_R">SPS_R</a></dt><dd>Field <code>SPS</code> reader - Stick parity select. 0 = stick parity is disabled 1 = either: * if the EPS bit is 0 then the parity bit is transmitted and checked as a 1 * if the EPS bit is 1 then the parity bit is transmitted and checked as a 0. This bit has no effect when the PEN bit disables parity checking and generation.</dd><dt><a class="type" href="type.SPS_W.html" title="type rp2040_pac::uart0::uartlcr_h::SPS_W">SPS_W</a></dt><dd>Field <code>SPS</code> writer - Stick parity select. 0 = stick parity is disabled 1 = either: * if the EPS bit is 0 then the parity bit is transmitted and checked as a 1 * if the EPS bit is 1 then the parity bit is transmitted and checked as a 0. This bit has no effect when the PEN bit disables parity checking and generation.</dd><dt><a class="type" href="type.STP2_R.html" title="type rp2040_pac::uart0::uartlcr_h::STP2_R">STP2_R</a></dt><dd>Field <code>STP2</code> reader - Two stop bits select. If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received.</dd><dt><a class="type" href="type.STP2_W.html" title="type rp2040_pac::uart0::uartlcr_h::STP2_W">STP2_W</a></dt><dd>Field <code>STP2</code> writer - Two stop bits select. If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received.</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::uart0::uartlcr_h::W">W</a></dt><dd>Register <code>UARTLCR_H</code> writer</dd><dt><a class="type" href="type.WLEN_R.html" title="type rp2040_pac::uart0::uartlcr_h::WLEN_R">WLEN_R</a></dt><dd>Field <code>WLEN</code> reader - Word length. These bits indicate the number of data bits transmitted or received in a frame as follows: b11 = 8 bits b10 = 7 bits b01 = 6 bits b00 = 5 bits.</dd><dt><a class="type" href="type.WLEN_W.html" title="type rp2040_pac::uart0::uartlcr_h::WLEN_W">WLEN_W</a></dt><dd>Field <code>WLEN</code> writer - Word length. These bits indicate the number of data bits transmitted or received in a frame as follows: b11 = 8 bits b10 = 7 bits b01 = 6 bits b00 = 5 bits.</dd></dl></section></div></main></body></html>