Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 10:19:19 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_98/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.002        0.000                      0                 1199        0.008        0.000                      0                 1199        1.971        0.000                       0                  1200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.247}        4.493           222.568         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.002        0.000                      0                 1199        0.008        0.000                      0                 1199        1.971        0.000                       0                  1200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 demux/sel_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.247ns period=4.493ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.247ns period=4.493ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.493ns  (vclock rise@4.493ns - vclock rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.842ns (41.816%)  route 2.563ns (58.184%))
  Logic Levels:           18  (CARRY8=10 LUT2=2 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 6.214 - 4.493 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.171ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1199, routed)        1.210     2.156    demux/CLK
    SLICE_X124Y490       FDSE                                         r  demux/sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y490       FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.235 r  demux/sel_reg[7]/Q
                         net (fo=15, routed)          0.318     2.553    demux/sel[7]
    SLICE_X124Y486       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.668 r  demux/sel_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026     2.694    demux/sel_reg[8]_i_6_n_0
    SLICE_X124Y487       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     2.746 r  demux/sel_reg[8]_i_20/CO[0]
                         net (fo=40, routed)          0.274     3.020    p_1_in[9]
    SLICE_X122Y486       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.118 r  sel[8]_i_215/O
                         net (fo=1, routed)           0.009     3.127    demux/sel[8]_i_193[1]
    SLICE_X122Y486       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.322 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=37, routed)          0.258     3.580    demux_n_10
    SLICE_X123Y484       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.646 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.169     3.815    sel[8]_i_138_n_0
    SLICE_X123Y484       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     3.963 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.014     3.977    demux/sel[8]_i_73_0[3]
    SLICE_X123Y484       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.133 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.159    demux/sel_reg[8]_i_81_n_0
    SLICE_X123Y485       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.241 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.295     4.536    demux_n_87
    SLICE_X124Y484       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     4.603 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.134     4.737    sel[8]_i_30_n_0
    SLICE_X124Y484       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.836 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.010     4.846    demux/sel[8]_i_25_0[7]
    SLICE_X124Y484       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.961 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.987    demux/sel_reg[8]_i_19_n_0
    SLICE_X124Y485       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.043 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.416     5.459    demux_n_104
    SLICE_X125Y488       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.593 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.127     5.720    sel_reg[8]_i_18_n_13
    SLICE_X124Y488       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.817 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     5.828    demux/sel_reg[0]_10[4]
    SLICE_X124Y488       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.983 r  demux/sel_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.009    demux/sel_reg[8]_i_3_n_0
    SLICE_X124Y489       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.065 r  demux/sel_reg[8]_i_4/O[0]
                         net (fo=6, routed)           0.282     6.347    demux/sel_reg[8]_i_4_n_15
    SLICE_X125Y486       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.384 r  demux/sel[4]_i_3/O
                         net (fo=4, routed)           0.092     6.476    demux/sel[4]_i_3_n_0
    SLICE_X126Y486       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.511 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.050     6.561    demux/sel20_in[3]
    SLICE_X126Y486       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.493     4.493 r  
    AP13                                              0.000     4.493 r  clk (IN)
                         net (fo=0)                   0.000     4.493    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.838 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.838    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.838 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.125    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.149 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1199, routed)        1.065     6.214    demux/CLK
    SLICE_X126Y486       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.360     6.573    
                         clock uncertainty           -0.035     6.538    
    SLICE_X126Y486       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.563    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  0.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 demux/genblk1[254].z_reg[254][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.247ns period=4.493ns})
  Destination:            genblk1[254].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.247ns period=4.493ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      1.077ns (routing 0.155ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.171ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1199, routed)        1.077     1.733    demux/CLK
    SLICE_X130Y471       FDRE                                         r  demux/genblk1[254].z_reg[254][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y471       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.791 r  demux/genblk1[254].z_reg[254][3]/Q
                         net (fo=1, routed)           0.070     1.861    genblk1[254].reg_in/D[3]
    SLICE_X130Y470       FDRE                                         r  genblk1[254].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1199, routed)        1.258     2.204    genblk1[254].reg_in/CLK
    SLICE_X130Y470       FDRE                                         r  genblk1[254].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.414     1.790    
    SLICE_X130Y470       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.852    genblk1[254].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.247 }
Period(ns):         4.493
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.493       3.203      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.246       1.971      SLICE_X129Y479  genblk1[20].reg_in/reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.247       1.971      SLICE_X123Y477  demux/genblk1[59].z_reg[59][7]/C



