{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639249557613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639249557622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 02:05:57 2021 " "Processing started: Sun Dec 12 02:05:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639249557622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249557622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249557622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639249558081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639249558081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mult " "Found entity 1: sim_mult" {  } { { "../rtl/alpha/sim_mult.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyunit_core2 " "Found entity 1: polyunit_core2" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff " "Found entity 1: poly_mod_diff" {  } { { "../rtl/alpha/poly_mod_diff.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add " "Found entity 1: poly_mod_add" {  } { { "../rtl/alpha/poly_mod_add.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "../rtl/alpha/mux_xx2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../rtl/alpha/mux_xx1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" { { "Info" "ISGN_ENTITY_NAME" "1 modhalfq " "Found entity 1: modhalfq" {  } { { "../rtl/alpha/modhalfq.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../rtl/alpha/modfa.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen3 " "Found entity 1: mem_gen3" {  } { { "../rtl/alpha/mem_gen3.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen2 " "Found entity 1: mem_gen2" {  } { { "../rtl/alpha/mem_gen2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen1 " "Found entity 1: mem_gen1" {  } { { "../rtl/alpha/mem_gen1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" { { "Info" "ISGN_ENTITY_NAME" "1 k2red " "Found entity 1: k2red" {  } { { "../rtl/alpha/k2red.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../rtl/alpha/half_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2f " "Found entity 1: fulladder2f" {  } { { "../rtl/alpha/fulladder2f.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../rtl/alpha/full_sub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../rtl/alpha/full_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../rtl/alpha/ffxkclkx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../rtl/alpha/ffxkclk.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../rtl/alpha/fflopx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly2 " "Found entity 1: butterfly2" {  } { { "../rtl/alpha/butterfly2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "../rtl/alpha/alram112x.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v 2 2 " "Found 2 design units, including 2 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571509 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub_tb " "Found entity 2: addsub_tb" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639249571509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdadd00 polyunit_core2.v(135) " "Verilog HDL Implicit Net warning at polyunit_core2.v(135): created implicit net for \"rdadd00\"" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639249571510 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdadd10 polyunit_core2.v(143) " "Verilog HDL Implicit Net warning at polyunit_core2.v(143): created implicit net for \"rdadd10\"" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639249571510 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdadd11 polyunit_core2.v(151) " "Verilog HDL Implicit Net warning at polyunit_core2.v(151): created implicit net for \"rdadd11\"" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639249571510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "polyunit_core2 " "Elaborating entity \"polyunit_core2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639249571548 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "caldone polyunit_core2.v(50) " "Verilog HDL warning at polyunit_core2.v(50): object caldone used but never assigned" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1639249571573 "|polyunit_core2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrenrg polyunit_core2.v(358) " "Verilog HDL or VHDL warning at polyunit_core2.v(358): object \"wrenrg\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639249571573 "|polyunit_core2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 polyunit_core2.v(159) " "Verilog HDL assignment warning at polyunit_core2.v(159): truncated value with size 7 to match size of target (1)" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639249571576 "|polyunit_core2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 polyunit_core2.v(160) " "Verilog HDL assignment warning at polyunit_core2.v(160): truncated value with size 7 to match size of target (1)" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639249571576 "|polyunit_core2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 polyunit_core2.v(161) " "Verilog HDL assignment warning at polyunit_core2.v(161): truncated value with size 7 to match size of target (1)" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639249571576 "|polyunit_core2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "caldone 0 polyunit_core2.v(50) " "Net \"caldone\" at polyunit_core2.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1639249571579 "|polyunit_core2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rdadd10 polyunit_core2.v(161) " "Can't resolve multiple constant drivers for net \"rdadd10\" at polyunit_core2.v(161)" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 161 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571583 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "polyunit_core2.v(160) " "Constant driver at polyunit_core2.v(160)" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 160 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571583 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639249571591 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639249571670 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 12 02:06:11 2021 " "Processing ended: Sun Dec 12 02:06:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639249571670 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639249571670 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639249571670 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249571670 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639249572299 ""}
