# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:06 on May 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture struct of ALU
# End time: 14:03:07 on May 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.alu
# vsim work.alu 
# Start time: 14:03:15 on May 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(struct)
vsim work.alu
# End time: 14:07:19 on May 10,2019, Elapsed time: 0:04:04
# Errors: 0, Warnings: 0
# vsim work.alu 
# Start time: 14:07:19 on May 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(struct)
vsim work.alu
# End time: 14:07:37 on May 10,2019, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim work.alu 
# Start time: 14:07:37 on May 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(struct)
add wave -position insertpoint  \
sim:/alu/i_regDataA \
sim:/alu/i_regDataB \
sim:/alu/i_Op_ADS \
sim:/alu/i_Op_MUL \
sim:/alu/i_Op_CMP \
sim:/alu/i_Op_ARS \
sim:/alu/i_Op_XRS \
sim:/alu/i_Op_ORS \
sim:/alu/i_Op_LS1 \
sim:/alu/i_Op_RS1 \
sim:/alu/i_Op_LR1 \
sim:/alu/i_Op_RR1 \
sim:/alu/i_Op_RA1 \
sim:/alu/o_ALUDataOut \
sim:/alu/o_CondCodeBits \
sim:/alu/w_EqualToZero \
sim:/alu/w_EqualToOne \
sim:/alu/w_CarrySet \
sim:/alu/w_CarryClear \
sim:/alu/w_EqualCmp \
sim:/alu/w_ALUResult
# Load canceled
force -freeze sim:/alu/i_regDataA 00000000000000000000000000000000 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu
run -all
run
run
force -freeze sim:/alu/i_regDataB 5555aaaa 0
# Value length (8) does not equal array index length (32).
# 
# ** Error: (vsim-4011) Invalid force value: 5555aaaa 0.
# 
run
force -freeze sim:/alu/i_regDataA 0x5555aaaa 0
# Value length (10) does not equal array index length (32).
# 
# ** Error: (vsim-4011) Invalid force value: 0x5555aaaa 0.
# 
# End time: 14:23:55 on May 10,2019, Elapsed time: 0:16:18
# Errors: 3, Warnings: 2
