Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TEST_TF_CTL_isim_beh.exe -prj /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TEST_TF_CTL_beh.prj work.TEST_TF_CTL work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TRAFFIC_LIGHT_CTL.V" into library work
Analyzing Verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TEST_TF_CTL.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82704 KB
Fuse CPU Usage: 1210 ms
Compiling module TRAFFIC_LIGHT_CTL
Compiling module TEST_TF_CTL
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/TRAFFIC_LIGHT/TEST_TF_CTL_isim_beh.exe
Fuse Memory Usage: 1167472 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 610 ms
