Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 037ad4100313487cbe5059c425a6acc0 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot app_tb_behav xil_defaultlib.app_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port vga_r [L:/CPU54/CPU54.srcs/sim_1/new/app_tb.v:76]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port vga_g [L:/CPU54/CPU54.srcs/sim_1/new/app_tb.v:77]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port vga_b [L:/CPU54/CPU54.srcs/sim_1/new/app_tb.v:78]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 14 for port a [L:/CPU54/CPU54.srcs/sources_1/new/sscomp_dataflow.v:97]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "L:/CPU54/CPU54.srcs/sources_1/new/CP0.v" Line 1. Module CP0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/CPU54/CPU54.srcs/sources_1/new/CP0.v" Line 1. Module CP0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.io_sel
Compiling module xil_defaultlib.Regfiles
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.CLZ
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.CPU54
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dist_iram_ip
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dist_dmem_ip
Compiling module xil_defaultlib.VGA_640x480
Compiling module xil_defaultlib.VGA_Color
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.app_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot app_tb_behav
