# Copyright 2020 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.

# ARM NEON
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_1x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_1x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_1x4_acc3
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_1x4_acc4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_2x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_2x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_3x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_4x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_5x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__aarch64_neonfma_6x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4_acc3
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_1x4_acc4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_2x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_2x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_3x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_4x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_5x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__neon_6x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_1x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_1x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_1x4_acc3
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_1x4_acc4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_2x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_2x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_3x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__aarch64_neonfma_4x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_1x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_1x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_1x4_acc3
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_1x4_acc4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_2x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_2x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_3x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__neon_4x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_1x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_1x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_1x4_acc3
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_1x4_acc4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_1x4_acc5
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_2x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_2x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_2x4_acc3
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_3x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_3x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_4x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_4x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__aarch64_neonfma_5x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_1x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_1x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_1x4_acc3
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_1x4_acc4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_1x4_acc5
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_2x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_2x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_2x4_acc3
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_3x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_3x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_4x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_4x4_acc2
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__neon_5x4
  init: xnn_init_f32_chw_neon_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_1x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_1x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_1x4_acc3
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_1x4_acc4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_1x4_acc5
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_2x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_2x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_2x4_acc3
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_3x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__aarch64_neonfma_3x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_1x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_1x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_1x4_acc3
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_1x4_acc4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_1x4_acc5
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_2x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_2x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_2x4_acc3
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_3x4
  init: xnn_init_f32_chw_neon_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__neon_3x4_acc2
  init: xnn_init_f32_chw_neon_stride2_params
# x86 SSE
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_1x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_1x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_1x4_acc3
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_1x4_acc4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_2x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_2x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_3x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_4x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_5x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__sse_6x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_1x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_1x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_1x4_acc3
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_1x4_acc4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_2x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_2x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_3x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_4x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_5x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__ssse3_6x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_1x4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_1x4_acc2
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_1x4_acc3
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_1x4_acc4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_2x4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_2x4_acc2
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_3x4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__sse_4x4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_1x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_1x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_1x4_acc3
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_1x4_acc4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_1x4_acc5
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_2x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_2x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_2x4_acc3
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_3x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_3x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_4x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_4x4_acc2
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__sse_5x4
  init: xnn_init_f32_chw_sse_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_1x4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_1x4_acc2
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_1x4_acc3
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_1x4_acc4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_1x4_acc5
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_2x4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_2x4_acc2
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_2x4_acc3
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_3x4
  init: xnn_init_f32_chw_sse_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__sse_3x4_acc2
  init: xnn_init_f32_chw_sse_stride2_params
# WAsm SIMD
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_loadsplat_6x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_arm_splat_6x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_loadsplat_6x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__wasmsimd_x86_splat_6x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_loadsplat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_arm_splat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_loadsplat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__wasmsimd_x86_splat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_4x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_loadsplat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_4x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_arm_splat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_4x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_loadsplat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_4x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_4x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__wasmsimd_x86_splat_5x4
  init: xnn_init_f32_chw_wasmsimd_stride1_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_loadsplat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_arm_splat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_loadsplat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_1x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_1x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_1x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_1x4_acc4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_1x4_acc5
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_2x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_2x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_2x4_acc3
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_3x4
  init: xnn_init_f32_chw_wasmsimd_stride2_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__wasmsimd_x86_splat_3x4_acc2
  init: xnn_init_f32_chw_wasmsimd_stride2_params
# Scalar
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1_acc3
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_1x1_acc4
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_2x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_2x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_3x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_4x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_5x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3p1__scalar_6x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1_acc3
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_1x1_acc4
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_2x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_2x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_3x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_3x3s2p1__scalar_4x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_1x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_1x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_1x1_acc3
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_1x1_acc4
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_1x1_acc5
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_2x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_2x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_2x1_acc3
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_3x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5p2__scalar_3x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_1x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_1x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_1x1_acc3
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_1x1_acc4
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_1x1_acc5
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_2x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_2x1_acc2
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_2x1_acc3
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_3x1
  init: xnn_init_f32_chw_scalar_params
- name: xnn_f32_dwconv2d_chw_ukernel_5x5s2p2__scalar_3x1_acc2
  init: xnn_init_f32_chw_scalar_params
