# Research of a subject

ZÃ¡kladnÃ­ base nÃ¡padÅ¯ a poznatkÅ¯ ohlednÄ› programovÃ¡nÃ­ FPGA. Pro a proti programovÃ¡nÃ­ v C a pouÅ¾itÃ­ HSL do VHDL nebo Verilog, porovnÃ¡nÃ­ s Matlab Coder.

_Advanced numerical model of permanent magnet synchronous motor implemented on FPGA for Hardware-in-in-the-loop systems_

Where to take inspiration

- [Conference paper](http://poseidon2.feld.cvut.cz/conf/poster/)
- [IEEE](https://ieeexplore.ieee.org/document/9432517)
- [Diploma Thesis ÄŒVUT](https://dspace.cvut.cz/bitstream/handle/10467/89815/F3-DP-2020-Sterba-Vojtech-VojtechSterba.pdf?sequence=-1&isAllowed=y)

## Hardware in the loop systems - HIL

- slouÅ¾Ã­ k testovÃ¡nÃ­ komplexnÃ­ch embeded real time systÃ©mÅ¯

## FPGA

- RychlejÅ¡Ã­ switching events
- Procesuje paralelnÄ› oproti CPU, kterÃ© sÃ©riovÄ›, ale nutnost pÅ™evÃ©st model do diskrÃ©tnÃ­ho Äasu, jed draÅ¾Å¡Ã­
- VHDL nebo HDL programovÃ¡nÃ­, docela hard, na to aby se tam naprogramoval v ÄistÃ©m kÃ³du nÄ›jakÃ½ matematickÃ½ model
- asi bude programovÃ¡no v simulinku s HDL compatible blocks a pak pÅ™evedeno na Xilinx VHDL a implementovÃ¡no
- FPGA programming in matlab [MathWorks](https://www.mathworks.com/discovery/fpga-programming.html)
- Getting Started With Matlab Programming [MathWorks](https://www.mathworks.com/solutions/fpga-asic-soc-development/resources.html)
- jedinÃ© dostupnÃ© Intel FPGA, kterÃ© pÅ™ipadÃ¡ v Ãºvahu [Mouser](https://cz.mouser.com/ProductDetail/Intel/EK-10CL025U256?qs=HXFqYaX1Q2zh%2FEGiixG4LQ%3D%3D)
- supported FPGAs for HDL verifier [MathWorks](https://www.mathworks.com/help/supportpkg/alterafpgaboards/ug/altera-fpga-board-support-from-hdl-verifier.html)
- kde je moÅ¾nÃ© takÃ© vyvÃ­jet a simulovat vÄ›ci na FPGA od intelu (Lite edice) [Intel](https://www.intel.com/content/www/us/en/collections/products/fpga/software/downloads.html?product=modelsim_ae&s=Newest&f:guidetm83741EA404664A899395C861EDA3D38B=%5BIntel%C2%AE%20Cyclone%C2%AE%5D)
- HDL coder do Matlabu [MathWorks](https://www.mathworks.com/products/hdl-coder.html)
- FPGA YouTube programming video for intel [YouTube](https://www.youtube.com/watch?v=vmraRVxKYss)
- programovÃ¡nÃ­ FPGA [Design of FPGA-controlled power electronics and drives using MATLAB Simulink](https://ieeexplore-ieee-org.ezproxy.techlib.cz/document/6579155)
- Simulink Modeling and Design of an Efficient Hardware-Constrained FPGA-Based PMSM Speed Controller [Simulink Modeling and Design of an Efficient Hardware-Constrained FPGA-Based PMSM Speed Controller](https://ieeexplore-ieee-org.ezproxy.techlib.cz/document/6179536)
- FPGA Zybo Docs [Docs](https://digilent.com/reference/programmable-logic/zybo/start?redirect=1) - retired, replaced by newer version of Zybo Z7 [Docs](https://digilent.com/reference/programmable-logic/zybo-z7/reference-manual?redirect=1)

# Random notes

- resolver - lepÅ¡Ã­ neÅ¾ encoder, jak funguje? [YouTube](https://www.youtube.com/watch?v=7PKJ52b1Qvs)
- verilog programming [YouTube](https://www.youtube.com/watch?v=vmraRVxKYss)
- tyto kostky jsou Å™Ã­zeny pomocÃ­ FPGA [GitHub](https://github.com/kbob/LED-Cube) [Twitter](https://twitter.com/esden/status/1160309492896215040)
- IP znamenÃ¡ Intellectual Property = znovupouÅ¾itelÃ½ blok, jak uÅ¾ HW tak SW, kterÃ½ nenÃ­ zÃ¡vislÃ½ an vÃ½robci a HW, jde pouÅ¾Ã­t univerzÃ¡lnÄ›ji nebo mÃ©nÄ› univerzÃ¡lnÄ›ji [Info](https://www.techtarget.com/whatis/definition/IP-core-intellectual-property-core)

- rules for newbies with fpga programming generally [Rules for new FPGA designers](http://zipcpu.com/blog/2017/08/21/rules-for-newbies.html)

# Development

- DEPRACATED but still used by PZ development kit [Docs](https://digilent.com/reference/programmable-logic/zybo/start?redirect=1)
- NEW development kit [E-Shop](https://digilent.com/shop/zybo-z7-zynq-7000-arm-fpga-soc-development-board/)
- basic tutoriÃ¡l na HDL coder [MathWorks](https://www.mathworks.com/help/hdlcoder/ug/getting-started-with-hardware-software-codesign-workflow-for-xilinx-zynq-platform.html)
- development in VIVADO [YouTube](https://www.youtube.com/watch?v=7HVpl1HiZoY)
- VERILOG and VHDL resources [Nandland](https://nandland.com/)
- VERILOG practice [HDLbits](https://hdlbits.01xz.net/wiki/Main_Page)
- C to Verilog article [Hackaday](https://hackaday.com/2015/12/17/xilinx-fpgas-in-c-for-free/)
- LegUp HLS C to verilog [LegUp](http://legup.eecg.utoronto.ca/) - free for non commercial
- C-like HDL use din game [GitHub](https://github.com/JulianKemmerer/PipelineC)
- Python convertsion library to VHDL [MyHDL](https://www.myhdl.org/)
- Vivado HLS Introduction [YouTube](https://www.youtube.com/watch?v=5lYq8_bqAcI)
- Getting started with Vivado HLS Tutorial [YouTube](https://www.youtube.com/watch?v=hZ2RGwLmXc0)
- Vivado HLS has been replaced by Vitis [Vitis Docs](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0090-vitis-hls-hub.html)
- Vivado Designing with IP [Vivado Docs](https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0003-vivado-designing-with-ip-hub.html)

## Poznatky

- nainstalovat Vitis, protoÅ¾e obsahuje i Vivado, obrÃ¡cenÄ› ne
- na vÃ½vojovou destiÄku digilent pouÅ¾Ã­t [NÃ¡vod](https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-vitis)
- pouÅ¾Ã­t podporovanou vezi ubuntu, jinak to nebude fungovat - verze 20.x (v dobÄ› testovÃ¡nÃ­ se jednÃ¡ o poslednÃ­ podporovanou vezi [20.04](https://releases.ubuntu.com/20.04/)), jakÃ¡ verze je podporovanÃ¡ je moÅ¾nÃ© zkontrolovat v [Docs](https://docs.xilinx.com/r/en-US/ug973-vivado-release-notes-install-license/Supported-Operating-Systems)
- jeden z moÅ¾nÃ½ch nÃ¡vodÅ¯ na vivado a vitis [YouTube](https://www.youtube.com/watch?v=Mb-cStd4Tqs)
- pokud by se instalace zasekla v poslednÃ­ ÄÃ¡sti po nainstalovÃ¡nÃ­ IDE, je moÅ¾nÃ© zruÅ¡it v terminÃ¡lu instalaci Ctrl+C a nainstalovat potÅ™ebnÃ© balÃ­Äky

```bash
sudo apt update
sudo apt upgrade
sudo apt install libncurses5
sudo apt install libtinfo5
sudo apt install libncurses5-dev libncursesw5-dev
sudo apt install ncurses-compat-libs
```

- mÅ¯Å¾e se stÃ¡t, Å¾e nebude fungovat `sudo apt install ncurses-compat-libs`, nic se nedÄ›je, nevyzkouÅ¡el jsem, kterÃ© jsou crucial pro instalaci
- pro moÅ¾nosti nastartovÃ¡nÃ­ je tÅ™eba pouÅ¾Ã­t `source` command neboli `source /tools/Xilinx/Vitis_HLS/2022.1/settings64.sh`
  `source /tools/Xilinx/Vivado/2022.1/settings64.sh`a potÃ© pouÅ¡tÄ›t pomocÃ­ commandÅ¯ `vivado` resp `vitis_hls`, doporuÄuji vÅ¡ak vytvoÅ™i aliasy

```bash
alias vitis_hls="source /tools/Xilinx/Vitis_HLS/2022.1/settings64.sh && vitis_hls"
alias vivado="source /tools/Xilinx/Vivado/2022.1/settings64.sh && vivado"
```

a potÃ© spouÅ¡tÄ›t klasickÃ½mi commandy (protoÅ¾e nastaveno v aliasu)

- jak rozbalit tar archiv v Linuxu

```bash
tar -xzvf name_of_archive.tar.gz
```

_zdroj: [https://www.nexcess.net/help/how-to-decompress-files-in-gzip](https://www.nexcess.net/help/how-to-decompress-files-in-gzip)_

- zobrazit v linuxu pÅ™ipojenÃ¡ USB zaÅ™Ã­zenÃ­

```
dmesg | grep tty
```

- digilent Adept [Adept](https://digilent.com/reference/software/adept/start?redirect=2#software_downloads) na zobrazenÃ­ pÅ™ipojenÃ½ch vÄ›cÃ­ nefunguje

```
djtgcfg enum
```

- nÄ›kdy spadne syntÃ©za ve Vivado - kdyÅ¾ je vyuÅ¾ito mnoho resources nebo chybÃ­ knihovny

```bash
sudo apt install libcanberra-gtk-module libcanberra-gtk3-module

```

- pro kÃ³dovÃ¡nÃ­ v Matlabu je tÅ™eba stÃ¡hnotu v zÃ¡loÅ¾ce Add-Ons -> Get Hardware Support Packages - Xilinx Zynq support, ale nejde to na macOS, bude tÅ™eba asi Windows
- pro funkÄnost Matlabu na kÃ³dÄ›nÃ­ FPGA Xilinx je tÅ™eba mÃ­t Vivado nainstalovanÃ©
- How vitis programming works [https://xilinx.github.io/Vitis-Tutorials/2021-1/build/html/docs/Getting_Started/Vitis/Getting_Started_Vitis.html](https://xilinx.github.io/Vitis-Tutorials/2021-1/build/html/docs/Getting_Started/Vitis/Getting_Started_Vitis.html)

- informace o programovÃ¡nÃ­ kernelÅ¯ (pro FPGA) accelerated applications [Xilix](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/A-Sample-Application)

- jak optimalizovat programy v HLS [Xilix](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/Getting-Started-with-Vitis-HLS); _je tam dobrÃ½ checklist optimalizace_

- co znamenÃ¡ port v PRAGMA [Xilinx](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-interface)

- ğŸ“€ dobrÃ½ webinÃ¡Å™ na Vitis a Vivado obecnÄ› [YouTube](https://www.youtube.com/watch?v=a9ozwIT98rc)

- Vitis tutorials od Xilinxu na [GitHub](https://github.com/Xilinx/Vitis-Tutorials)

- moÅ¾nÃ¡ nÃ¡vod jak udÄ›lat Linux a Accelerated App [Hackster.io](https://www.hackster.io/mohammad-hosseinabady2/vitis-2021-1-embedded-platform-for-zybo-z7-20-d39e1a)

- Digilent Zybo Petalinux od Digilentu [GitHub](https://github.com/Digilent/Petalinux-Zybo) (_nefungoval mi_), ale obsahuje popis, jak instalovat Petalinux obecnÄ› na Linux

  - source petalinux tools

  ```
   source /opt/pkg/petalinux/settings.sh
  ```

- zde popisujÃ­ dalÅ¡Ã­ zmÄ›ny ale ujinÃ©ho FPGA pÅ™i Å™eÅ¡enÃ­ petalinux - po kÃ³du ohledne `petalinux-config -c kernel` [Hackster.io](https://www.hackster.io/news/microzed-chronicles-vitis-sw-platform-fd3921137bcf.amp)

- na odkaze [Support Xilinx](https://support.xilinx.com/s/article/73686?language=en_US) je moÅ¾nÃ© dole stÃ¡hnout xlsx soubor, kterÃ½ obsahuje skript na nainstalovÃ¡nÃ­ potÅ™ebnÃ½ch knihoven do Linuxu

  - napÅ™. pro linux 18.04.4 je dle excelu dostupnÃ½ tento pÅ™Ã­kaz, ovÅ¡em dle hledÃ¡nÃ­ na internetu a hlÃ¡Å¡ky terminalu, balÃ­Äek `build-essential-dev` neexistuje

  ```bash
  sudo apt-get install gawk python build-essential gcc git make net-tools libncurses5-dev tftpd zlib1g-dev libssl-dev flex bison libselinux1 gnupg wget diffstat chrpath socat xterm autoconf libtool tar unzip texinfo zlib1g-dev gcc-multilib build-essential-dev zlib1g:i386 screen pax gzip
  ```

- qemu_args.txt pro Zybo 7000 ve sloÅ¾ce s bootem [Xilinx](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Zynq-7000-PS-Arguments-for-QEMU)

- how to boot petalinux on board xilinx support [Xilinx](https://docs.xilinx.com/r/en-US/ug1144-petalinux-tools-reference-guide/Prerequisites?tocId=8b_X7EaE~qj1uYiTAxonPA)

## Knihovny do Vitis

_kdyÅ¾ pÃ­Å¡e, Å¾e nenalezl..._

- [OpenCL](https://github.com/definelicht/hlslib/tree/a67e02f263d666e1c7ba649c6755025b5fdd38bf/include/hlslib)
- pack nÄ›jakÃ½ch knihoven [HSLIB](https://github.com/definelicht/hlslib)
- KhronosGroup [OpenCl](https://github.com/KhronosGroup/OpenCL-CLHPP/tree/main/include)
- HLS_STREAM [GitHub](https://github.com/dgschwend/zynqnet/blob/master/_HLS_CODE/vivado_include/hls_stream.h)
- [xcl2.hpp a xcl2.cpp](https://github.com/Xilinx/Vitis_Accel_Examples/tree/master/common/includes/xcl2)

## NÃ¡pad jak udÄ›lat prÃ¡ci v C nebo Matlab/Simulink

- NejdÅ™Ã­ve napsat v C HLS ve Xilix Vitis
- Exportovat IP
- vloÅ¾it do Xilinx Vivado
- nahrÃ¡t do FPGA

### PrÃ¡ce v C

#### ProblÃ©my ğŸ”´

- nutnost naprogramovÃ¡nÃ­ vlastnÃ­ch funkcÃ­ na transformace, na vÃ½poÄty atd
- nutnost znalosti alespoÅˆ trochu VHDL nebo Verilog
- nutnost vÃ­ce SW
- nutnost ruÄnÃ­ optimalizace
- SW je jen na Linux
- Vivado a Vitis majÃ­ neskuteÄnÄ› GB velikost
- momentÃ¡lnÄ› nelze rozchodit HW Accelerated Coding

  - [**vyÅ™eÅ¡eno**] [_nepsrÃ¡vnÃ¡ verze linuxu, i se sprÃ¡vnou petalinux-build --sdk trvÃ¡ pÅ™es 40 minut_] snaÅ¾Ã­m se udÄ›lat s pomocÃ­ petalinux linux, kterÃ½ by bÄ›Å¾el na CPU a tÃ­m pÃ¡dem bych mohl ve Vitis udÄ›lat Platformu, kterÃ¡ je accelerated na linuxu a tÃ­m pÃ¡dem napÅ™. vloÅ¾i automaticky examples s knihovnami, kterÃ© nejdou globÃ¡lnÄ› pÅ™i klasickÃ½m embeded Å™eÅ¡enÃ­ naÄÃ­st, hlÃ¡sÃ­ to chyby a kdyÅ¾ je ruÄnÄ› vtÃ¡hnu z rÅ¯znÃ½ch odkazÅ¯ na webu, tak to stejnÄ› nefunguje
  - i po Å¡esti hodinÃ¡ch se kompilace zasekne asi po 13 minutÃ¡ch a nejde dÃ¡l, viz ![Compilation stuck](./misc/petalinux-stuck.png)
  - vÃ½pis, kterÃ½ se ukÃ¡Å¾e po manuÃ¡lnÃ­m zruÅ¡enÃ­ ![Interrupted](./misc/petalinux-interrupted.png)

- pÅ™i instalaci vitis nainstalovat knihovny z ÄÃ¡sti _Installation_ [Xilinx](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/OpenCL-Installable-Client-Driver-Loader)

```bash
sudo apt-get install ocl-icd-libopencl1
sudo apt-get install opencl-headers
sudo apt-get install ocl-icd-opencl-dev
```

- nÄ›kdy tÅ™eba nejde nÄ›co spustit nebo zapisovat do nÄ›Äeho, musÃ­m si vzpomenout u Äeho ale je nÄ›kdy dÅ¯leÅ¾itÃ© zmÄ›nit i vlastnÃ­ka

```
sudo chmod -R 755 direcotry_ #moznost zapisu a cteni atd
```

```
sudo chown -R $USER:$USER directory #zmena vlastnika
```

#### VÃ½hody ğŸŸ¢

- open source â¤ï¸
- moÅ¾nost snadnÄ›jÅ¡Ã­ho portu na jinÃ© FPGA i jinÃ© vendors
- lÃ©pe optimalizovat neÅ¾ Matlab
- i SW na managing je open source (matlab ne)
- kdyÅ¾ bude dobrÃ¡ optimalizace v C, tak dobrÃ¡ optimalizace i HDL, lepÅ¡Ã­ efficiency
- SW je na Linux, ale ne na macOS - nevadÃ­, protoÅ¾e Linux mÅ¯Å¾e jet i na serveru (Ubuntu)

### PrÃ¡ce v Simulink/Matlab

#### ProblÃ©my ğŸ”´

- jsem zÃ¡vislÃ½ na Matlabu a Simulinku a na tom, jak dobÅ™e vygeneruje HDL code
- jsem zÃ¡vislÃ½ na Addonu HDL Coder
- syntÃ©za nÄ›kdy trvÃ¡ dlouho
- asi dlouhÃ½ kÃ³d
- nutnost pÅ™evedenÃ­ algoritmÅ¯ do fixed point
- nutnost mÃ­t nainstalovanÃ© Vivado i Matlab souÄasnÄ›

#### VÃ½hody ğŸŸ¢

- dobÅ™e viditelnÃ© bloky
- snadno implementovat matematiku - funkce
- mÄ›lo by to bÃ½t prakticky bez prÃ¡ce
- Å¾Ã¡dnÃ¡ nutnost dalÅ¡Ã­ch SW asi
- Matlab a Simulink nenÃ­ tak velikÃ½
