<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_A_U_4d650410</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_4d650410'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_A_U_4d650410')">rsnoc_z_H_R_G_G2_A_U_4d650410</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.42</td>
<td class="s6 cl rt"><a href="mod357.html#Line" > 66.27</a></td>
<td class="s4 cl rt"><a href="mod357.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod357.html#Toggle" >  0.55</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod357.html#Branch" > 53.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod357.html#inst_tag_136668"  onclick="showContent('inst_tag_136668')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia</a></td>
<td class="s4 cl rt"> 41.42</td>
<td class="s6 cl rt"><a href="mod357.html#Line" > 66.27</a></td>
<td class="s4 cl rt"><a href="mod357.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod357.html#Toggle" >  0.55</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod357.html#Branch" > 53.42</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_A_U_4d650410'>
<hr>
<a name="inst_tag_136668"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_136668" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.42</td>
<td class="s6 cl rt"><a href="mod357.html#Line" > 66.27</a></td>
<td class="s4 cl rt"><a href="mod357.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod357.html#Toggle" >  0.55</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod357.html#Branch" > 53.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.92</td>
<td class="s7 cl rt"> 70.35</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s0 cl rt">  4.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.30</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.07</td>
<td class="s5 cl rt"> 55.96</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.92</td>
<td class="wht cl rt"></td>
<td><a href="mod887.html#inst_tag_292605" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305335" id="tag_urg_inst_305335">Ica</a></td>
<td class="s7 cl rt"> 74.18</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 11.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305336" id="tag_urg_inst_305336">Ioa</a></td>
<td class="s7 cl rt"> 74.18</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 11.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1070.html#inst_tag_336599" id="tag_urg_inst_336599">uci7337ba030b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159561" id="tag_urg_inst_159561">ud127</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod903.html#inst_tag_298231" id="tag_urg_inst_298231">ud14</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254207" id="tag_urg_inst_254207">ud154</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159562" id="tag_urg_inst_159562">ud156</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254206" id="tag_urg_inst_254206">ud74</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267214" id="tag_urg_inst_267214">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267216" id="tag_urg_inst_267216">ue117</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267215" id="tag_urg_inst_267215">ue653</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267213" id="tag_urg_inst_267213">ue73</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod915.html#inst_tag_298415" id="tag_urg_inst_298415">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_4d650410'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod357.html" >rsnoc_z_H_R_G_G2_A_U_4d650410</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>169</td><td>112</td><td>66.27</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>87094</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87212</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87222</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87232</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87237</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87242</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87325</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87333</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87339</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87344</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87379</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87384</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87391</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87396</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87401</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87406</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87411</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87416</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87421</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87426</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87431</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87457</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>87463</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>87478</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>87549</td><td>17</td><td>9</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87572</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87586</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87600</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87614</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87628</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87642</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87656</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87670</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87684</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87698</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87712</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87726</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87740</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87754</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87768</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87782</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>87796</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
87093                   ,	Sys_Clk_EnS
87094      1/1          ,	Sys_Clk_RetRstN
87095      <font color = "red">0/1     ==>  ,	Sys_Clk_RstN</font>
87096      <font color = "red">0/1     ==>  ,	Sys_Clk_Tm</font>
87097      <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
87098      <font color = "red">0/1     ==>  ,	Sys_Pwr_WakeUp</font>
87099      <font color = "red">0/1     ==>  ,	Tx_Data</font>
87100      <font color = "red">0/1     ==>  ,	Tx_Head</font>
87101      <font color = "red">0/1     ==>  ,	Tx_Rdy</font>
87102      <font color = "red">0/1     ==>  ,	Tx_Tail</font>
87103      <font color = "red">0/1     ==>  ,	Tx_Vld</font>
87104      <font color = "red">0/1     ==>  );</font>
87105      <font color = "red">0/1     ==>  	input  [143:0] Rx_Data         ;</font>
87106      <font color = "red">0/1     ==>  	input          Rx_Head         ;</font>
87107      <font color = "red">0/1     ==>  	output         Rx_Rdy          ;</font>
87108      1/1          	input          Rx_Tail         ;
87109      <font color = "red">0/1     ==>  	input          Rx_Vld          ;</font>
87110      1/1          	input          Sys_Clk         ;
87111                   	input          Sys_Clk_ClkS    ;
87112                   	input          Sys_Clk_En      ;
87113                   	input          Sys_Clk_EnS     ;
87114                   	input          Sys_Clk_RetRstN ;
87115                   	input          Sys_Clk_RstN    ;
87116                   	input          Sys_Clk_Tm      ;
87117                   	output         Sys_Pwr_Idle    ;
87118                   	output         Sys_Pwr_WakeUp  ;
87119                   	output [215:0] Tx_Data         ;
87120                   	output         Tx_Head         ;
87121                   	input          Tx_Rdy          ;
87122                   	output         Tx_Tail         ;
87123                   	output         Tx_Vld          ;
87124                   	wire [1:0]   u_2e4d     ;
87125                   	wire [6:0]   u_3bd7     ;
87126                   	wire [3:0]   u_4d3d     ;
87127                   	wire         u_6542     ;
87128                   	wire [6:0]   u_760c     ;
87129                   	reg  [69:0]  u_7c15     ;
87130                   	wire [1:0]   u_a0c2     ;
87131                   	wire [3:0]   u_a530     ;
87132                   	wire [30:0]  u_b4b7     ;
87133                   	reg  [71:0]  u_c115     ;
87134                   	wire         u_c39d     ;
87135                   	wire [3:0]   u_d51c     ;
87136                   	wire [3:0]   u_f636     ;
87137                   	wire [3:0]   Addr       ;
87138                   	wire         DCe        ;
87139                   	wire [71:0]  DClean     ;
87140                   	wire         DCnt       ;
87141                   	reg          DCntReg    ;
87142                   	wire [1:0]   DSel       ;
87143                   	wire         End        ;
87144                   	wire         HRegCe     ;
87145                   	wire         HasData    ;
87146                   	reg          Head       ;
87147                   	wire [8:0]   Info       ;
87148                   	wire [8:0]   Info1      ;
87149                   	wire         Last       ;
87150                   	wire         LastWord   ;
87151                   	wire [3:0]   Len1       ;
87152                   	wire [3:0]   Len1A      ;
87153                   	reg          New        ;
87154                   	wire         Restart    ;
87155                   	wire [69:0]  RxHdr      ;
87156                   	wire [73:0]  RxPld      ;
87157                   	wire         RxRdy      ;
87158                   	wire         RxVld      ;
87159                   	wire [71:0]  TxD_0      ;
87160                   	wire [71:0]  TxD_1      ;
87161                   	wire [143:0] TxData     ;
87162                   	wire [69:0]  TxHdr      ;
87163                   	wire [145:0] TxPld      ;
87164                   	wire         TxVld      ;
87165                   	wire         WordErr    ;
87166                   	wire         WordErrReg ;
87167                   	wire         Wrap       ;
87168                   	reg          Tx_Head    ;
87169                   	assign Len1A = Info [3:0];
87170                   	assign Len1 = Len1A;
87171                   	assign Addr = Info [7:4];
87172                   	assign RxHdr = Rx_Data [143:74];
87173                   	assign HRegCe = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; ~ Rx_Tail;
87174                   	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
87175                   	assign u_f636 = TxHdr [54:51];
87176                   	assign u_b4b7 = TxHdr [41:11];
87177                   	assign u_760c = TxHdr [48:42];
87178                   	assign Info1 = { u_f636 == 4'b0001 | u_f636 == 4'b0101 , u_b4b7 [3:0] , u_760c [3:0] };
87179                   	assign Info = Info1;
87180                   	assign Wrap = Info [8];
87181                   	assign Restart = Wrap ? ~ Len1 [3] &amp; Addr [3] : 1'b0;
87182                   	assign RxVld = Rx_Vld &amp; HasData;
87183                   	assign DCnt = New ? ( Head ? Addr [3] : Restart ) : DCntReg;
87184                   	assign End = Wrap ? Len1 [3] | Addr [3] : 1'b1;
87185                   	assign Last = Rx_Tail | DCnt == End;
87186                   	assign RxRdy = ~ Last | Tx_Rdy;
87187                   	assign u_4d3d = Rx_Data [128:125];
87188                   	assign u_a0c2 = Rx_Data [124:123];
87189                   	assign u_a530 = Rx_Data [128:125];
87190                   	assign u_2e4d = Rx_Data [124:123];
87191                   	assign u_d51c = Rx_Data [128:125];
87192                   	assign u_3bd7 = Rx_Data [122:116];
87193                   	assign HasData =
87194                   			~ Rx_Head
87195                   		|				( u_4d3d == 4'b0100 | u_4d3d == 4'b0101 | u_4d3d == 4'b0110 | u_4d3d == 4'b0111 ) &amp; u_a0c2 == 2'b00
87196                   				|		( u_a530 == 4'b0000 | u_a530 == 4'b0001 | u_a530 == 4'b0010 | u_a530 == 4'b0011 )
87197                   					&amp;	( u_2e4d == 2'b10 | u_2e4d == 2'b11 )
87198                   			|		u_d51c == 4'b1000 &amp; ~ ( u_3bd7 == 7'b0 );
87199                   	assign Rx_Rdy = HasData ? RxRdy : Tx_Rdy;
87200                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87201                   		if ( ! Sys_Clk_RstN )
87202                   			DCntReg &lt;= #1.0 ( 1'b0 );
87203                   		else if ( RxVld &amp; RxRdy )
87204                   			DCntReg &lt;= #1.0 ( DCnt + 1'b1 );
87205                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87206                   		if ( ! Sys_Clk_RstN )
87207      1/1          			u_7c15 &lt;= #1.0 ( 70'b0 );
87208      1/1          		else if ( HRegCe )
87209      1/1          			u_7c15 &lt;= #1.0 ( RxHdr );
87210      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
87211                   		if ( ! Sys_Clk_RstN )
87212      1/1          			Head &lt;= #1.0 ( 1'b1 );
87213      1/1          		else if ( RxVld &amp; RxRdy )
87214      1/1          			Head &lt;= #1.0 ( Rx_Tail );
87215      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
87216                   		if ( ! Sys_Clk_RstN )
87217      1/1          			New &lt;= #1.0 ( 1'b1 );
87218      1/1          		else if ( RxVld &amp; RxRdy )
87219      1/1          			New &lt;= #1.0 ( Last );
87220      <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = 1'b1;</font>
                        MISSING_ELSE
87221                   	assign Sys_Pwr_WakeUp = 1'b0;
87222      1/1          	assign RxPld = Rx_Data [73:0];
87223      1/1          	assign LastWord = RxPld [73];
87224      1/1          	assign TxVld = Last &amp; RxVld;
87225      <font color = "red">0/1     ==>  	assign WordErr = WordErrReg | RxPld [72];</font>
                        MISSING_ELSE
87226                   	assign DClean = TxVld ? 72'b000000000000000000000000000000000000000000000000000000000000000000000000 : RxPld [71:0];
87227      1/1          	assign DCe = { 1 { ( TxVld &amp; Tx_Rdy ) }  } | DSel [0] &amp; { 1 { ( RxVld &amp; ~ Last ) }  };
87228      1/1          	assign u_6542 = DSel [0];
87229      1/1          	assign TxD_0 = u_6542 ? RxPld [71:0] : u_c115;
87230      <font color = "red">0/1     ==>  	assign u_c39d = DSel [1];</font>
                        MISSING_ELSE
87231                   	assign TxD_1 = u_c39d ? RxPld [71:0] : 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
87232      1/1          	assign TxData = { TxD_0 , TxD_1 };
87233      1/1          	assign TxPld = { LastWord , WordErr , TxData };
87234      1/1          	assign Tx_Data = { TxHdr , TxPld };
87235      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(</font>
                        MISSING_ELSE
87236                   		.Clk( Sys_Clk )
87237      1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
87238      1/1          	,	.Clk_En( Sys_Clk_En )
87239      1/1          	,	.Clk_EnS( Sys_Clk_EnS )
87240      <font color = "red">0/1     ==>  	,	.Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
87241                   	,	.Clk_RstN( Sys_Clk_RstN )
87242      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
87243      1/1          	,	.O( WordErrReg )
87244      1/1          	,	.Reset( TxVld &amp; Tx_Rdy )
87245      <font color = "red">0/1     ==>  	,	.Set( RxVld &amp; ~ Last &amp; RxPld [72] )</font>
                        MISSING_ELSE
87246                   	);
87247                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87248                   		if ( ! Sys_Clk_RstN )
87249                   			u_c115 &lt;= #1.0 ( 72'b000000000000000000000000000000000000000000000000000000000000000000000000 );
87250                   		else if ( DCe )
87251                   			u_c115 &lt;= #1.0 ( DClean );
87252                   	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( DCnt ) , .O( DSel ) );
87253                   	assign Tx_Tail = Rx_Tail;
87254                   	assign Tx_Vld = Rx_Vld &amp; ( ~ HasData | TxVld );
87255                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87256                   		if ( ! Sys_Clk_RstN )
87257                   			Tx_Head &lt;= #1.0 ( 1'b1 );
87258                   		else if ( Tx_Vld &amp; Tx_Rdy )
87259                   			Tx_Head &lt;= #1.0 ( Tx_Tail );
87260                   endmodule
87261                   
87262                   `timescale 1ps/1ps
87263                   module rsnoc_z_H_R_T_Sa_U_Iu_3d8b3404 (
87264                   	Rx_Data
87265                   ,	Rx_Head
87266                   ,	Rx_Rdy
87267                   ,	Rx_Tail
87268                   ,	Rx_Vld
87269                   ,	Sys_Clk
87270                   ,	Sys_Clk_ClkS
87271                   ,	Sys_Clk_En
87272                   ,	Sys_Clk_EnS
87273                   ,	Sys_Clk_RetRstN
87274                   ,	Sys_Clk_RstN
87275                   ,	Sys_Clk_Tm
87276                   ,	Sys_Pwr_Idle
87277                   ,	Sys_Pwr_WakeUp
87278                   ,	Tx_Data
87279                   ,	Tx_Head
87280                   ,	Tx_Rdy
87281                   ,	Tx_Tail
87282                   ,	Tx_Vld
87283                   );
87284                   	input  [143:0] Rx_Data         ;
87285                   	input          Rx_Head         ;
87286                   	output         Rx_Rdy          ;
87287                   	input          Rx_Tail         ;
87288                   	input          Rx_Vld          ;
87289                   	input          Sys_Clk         ;
87290                   	input          Sys_Clk_ClkS    ;
87291                   	input          Sys_Clk_En      ;
87292                   	input          Sys_Clk_EnS     ;
87293                   	input          Sys_Clk_RetRstN ;
87294                   	input          Sys_Clk_RstN    ;
87295                   	input          Sys_Clk_Tm      ;
87296                   	output         Sys_Pwr_Idle    ;
87297                   	output         Sys_Pwr_WakeUp  ;
87298                   	output [215:0] Tx_Data         ;
87299                   	output         Tx_Head         ;
87300                   	input          Tx_Rdy          ;
87301                   	output         Tx_Tail         ;
87302                   	output         Tx_Vld          ;
87303                   	rsnoc_z_H_R_T_Sa_U_Up_69ffe97e A0(
87304                   		.Rx_Data( Rx_Data )
87305                   	,	.Rx_Head( Rx_Head )
87306                   	,	.Rx_Rdy( Rx_Rdy )
87307                   	,	.Rx_Tail( Rx_Tail )
87308                   	,	.Rx_Vld( Rx_Vld )
87309                   	,	.Sys_Clk( Sys_Clk )
87310                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
87311                   	,	.Sys_Clk_En( Sys_Clk_En )
87312                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
87313                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
87314                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
87315                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
87316                   	,	.Sys_Pwr_Idle( )
87317                   	,	.Sys_Pwr_WakeUp( )
87318                   	,	.Tx_Data( Tx_Data )
87319                   	,	.Tx_Head( Tx_Head )
87320                   	,	.Tx_Rdy( Tx_Rdy )
87321                   	,	.Tx_Tail( Tx_Tail )
87322                   	,	.Tx_Vld( Tx_Vld )
87323                   	);
87324                   	assign Sys_Pwr_Idle = 1'b1;
87325      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
87326      1/1          endmodule
87327      1/1          
87328      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
87329                   module rsnoc_z_H_R_T_Sa_U_U_3d8b3404 (
87330                   	Rx_Data
87331                   ,	Rx_Head
87332                   ,	Rx_Rdy
87333      1/1          ,	Rx_Tail
87334      1/1          ,	Rx_Vld
87335      1/1          ,	Sys_Clk
87336      <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
                        MISSING_ELSE
87337                   ,	Sys_Clk_En
87338                   ,	Sys_Clk_EnS
87339      1/1          ,	Sys_Clk_RetRstN
87340      1/1          ,	Sys_Clk_RstN
87341      1/1          ,	Sys_Clk_Tm
87342      <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
87343                   ,	Sys_Pwr_WakeUp
87344      1/1          ,	Tx_Data
87345      1/1          ,	Tx_Head
87346      1/1          ,	Tx_Rdy
87347      <font color = "red">0/1     ==>  ,	Tx_Tail</font>
                        MISSING_ELSE
87348                   ,	Tx_Vld
87349      1/1          ,	WakeUp_Rx
87350      1/1          );
87351      1/1          	input  [143:0] Rx_Data         ;
87352      <font color = "red">0/1     ==>  	input          Rx_Head         ;</font>
                        MISSING_ELSE
87353                   	output         Rx_Rdy          ;
87354      1/1          	input          Rx_Tail         ;
87355      1/1          	input          Rx_Vld          ;
87356      1/1          	input          Sys_Clk         ;
87357      <font color = "red">0/1     ==>  	input          Sys_Clk_ClkS    ;</font>
                        MISSING_ELSE
87358                   	input          Sys_Clk_En      ;
87359      1/1          	input          Sys_Clk_EnS     ;
87360      1/1          	input          Sys_Clk_RetRstN ;
87361      1/1          	input          Sys_Clk_RstN    ;
87362      <font color = "red">0/1     ==>  	input          Sys_Clk_Tm      ;</font>
                        MISSING_ELSE
87363                   	output         Sys_Pwr_Idle    ;
87364      1/1          	output         Sys_Pwr_WakeUp  ;
87365      1/1          	output [215:0] Tx_Data         ;
87366      1/1          	output         Tx_Head         ;
87367      <font color = "red">0/1     ==>  	input          Tx_Rdy          ;</font>
                        MISSING_ELSE
87368                   	output         Tx_Tail         ;
87369      1/1          	output         Tx_Vld          ;
87370      1/1          	output         WakeUp_Rx       ;
87371      1/1          	wire [143:0] Rx1_Data ;
87372      <font color = "red">0/1     ==>  	wire         Rx1_Head ;</font>
                        MISSING_ELSE
87373                   	wire         Rx1_Rdy  ;
87374      1/1          	wire         Rx1_Tail ;
87375      1/1          	wire         Rx1_Vld  ;
87376      1/1          	wire [215:0] Tx1_Data ;
87377      <font color = "red">0/1     ==>  	wire         Tx1_Head ;</font>
                        MISSING_ELSE
87378                   	wire         Tx1_Rdy  ;
87379      1/1          	wire         Tx1_Tail ;
87380      1/1          	wire         Tx1_Vld  ;
87381      1/1          	assign Rx1_Data = Rx_Data;
87382      <font color = "red">0/1     ==>  	assign Rx1_Head = Rx_Head;</font>
                        MISSING_ELSE
87383                   	assign Rx1_Tail = Rx_Tail;
87384      1/1          	assign Rx1_Vld = Rx_Vld;
87385      1/1          	assign Tx1_Rdy = Tx_Rdy;
87386      1/1          	rsnoc_z_H_R_T_Sa_U_Iu_3d8b3404 Iu(
87387      <font color = "red">0/1     ==>  		.Rx_Data( Rx1_Data )</font>
                        MISSING_ELSE
87388                   	,	.Rx_Head( Rx1_Head )
87389                   	,	.Rx_Rdy( Rx1_Rdy )
87390                   	,	.Rx_Tail( Rx1_Tail )
87391      1/1          	,	.Rx_Vld( Rx1_Vld )
87392      1/1          	,	.Sys_Clk( Sys_Clk )
87393      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
87394      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
                        MISSING_ELSE
87395                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
87396      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
87397      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
87398      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
87399      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
                        MISSING_ELSE
87400                   	,	.Sys_Pwr_WakeUp( )
87401      1/1          	,	.Tx_Data( Tx1_Data )
87402      1/1          	,	.Tx_Head( Tx1_Head )
87403      1/1          	,	.Tx_Rdy( Tx1_Rdy )
87404      <font color = "red">0/1     ==>  	,	.Tx_Tail( Tx1_Tail )</font>
                        MISSING_ELSE
87405                   	,	.Tx_Vld( Tx1_Vld )
87406      1/1          	);
87407      1/1          	assign Rx_Rdy = Rx1_Rdy;
87408      1/1          	assign Sys_Pwr_Idle = 1'b1;
87409      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = Rx_Vld;</font>
                        MISSING_ELSE
87410                   	assign Tx_Data = { Tx1_Data [215:146] , Tx1_Data [145:0] };
87411      1/1          	assign Tx_Head = Tx1_Head;
87412      1/1          	assign Tx_Tail = Tx1_Tail;
87413      1/1          	assign Tx_Vld = Tx1_Vld;
87414      <font color = "red">0/1     ==>  	assign WakeUp_Rx = Rx_Vld;</font>
                        MISSING_ELSE
87415                   endmodule
87416      1/1          
87417      1/1          
87418      1/1          
87419      <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
87420                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
87421      1/1          // Exported Structure : /Specification.Architecture.Structure
87422      1/1          // ExportOption       : /verilog
87423      1/1          
87424      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
                        MISSING_ELSE
87425                   module rsnoc_z_T_C_S_C_L_R_Co_I16o2 ( I , O );
87426      1/1          	input  [15:0] I ;
87427      1/1          	output [1:0]  O ;
87428      1/1          	assign O = { ( | I [15:8] ) , ( | I [7:0] ) };
87429      <font color = "red">0/1     ==>  endmodule</font>
                        MISSING_ELSE
87430                   
87431      1/1          `timescale 1ps/1ps
87432      1/1          module rsnoc_z_H_R_T_Sa_U_Dp_ce694fea (
87433      1/1          	Rx_Data
87434      <font color = "red">0/1     ==>  ,	Rx_Head</font>
                        MISSING_ELSE
87435                   ,	Rx_Rdy
87436                   ,	Rx_Tail
87437                   ,	Rx_Vld
87438                   ,	Sys_Clk
87439                   ,	Sys_Clk_ClkS
87440                   ,	Sys_Clk_En
87441                   ,	Sys_Clk_EnS
87442                   ,	Sys_Clk_RetRstN
87443                   ,	Sys_Clk_RstN
87444                   ,	Sys_Clk_Tm
87445                   ,	Sys_Pwr_Idle
87446                   ,	Sys_Pwr_WakeUp
87447                   ,	Tx_Data
87448                   ,	Tx_Head
87449                   ,	Tx_Rdy
87450                   ,	Tx_Tail
87451      1/1          ,	Tx_Vld
87452      1/1          );
87453      1/1          	input  [215:0] Rx_Data         ;
87454      <font color = "red">0/1     ==>  	input          Rx_Head         ;</font>
                        MISSING_ELSE
87455                   	output         Rx_Rdy          ;
87456                   	input          Rx_Tail         ;
87457      1/1          	input          Rx_Vld          ;
87458      1/1          	input          Sys_Clk         ;
87459      1/1          	input          Sys_Clk_ClkS    ;
87460      <font color = "red">0/1     ==>  	input          Sys_Clk_En      ;</font>
                        MISSING_ELSE
87461                   	input          Sys_Clk_EnS     ;
87462                   	input          Sys_Clk_RetRstN ;
87463      1/1          	input          Sys_Clk_RstN    ;
87464      1/1          	input          Sys_Clk_Tm      ;
87465      1/1          	output         Sys_Pwr_Idle    ;
87466      <font color = "red">0/1     ==>  	output         Sys_Pwr_WakeUp  ;</font>
                        MISSING_ELSE
87467                   	output [143:0] Tx_Data         ;
87468                   	output         Tx_Head         ;
87469                   	input          Tx_Rdy          ;
87470                   	output         Tx_Tail         ;
87471                   	output         Tx_Vld          ;
87472                   	wire [1:0]   u_298c    ;
87473                   	wire [3:0]   u_37c3    ;
87474                   	wire         u_56      ;
87475                   	wire [1:0]   u_686c    ;
87476                   	wire [3:0]   u_70f0    ;
87477                   	wire [143:0] u_72eb    ;
87478      1/1          	wire [6:0]   u_760c    ;
87479      <font color = "red">0/1     ==>  	wire [3:0]   u_8c9e    ;</font>
87480      1/1          	wire         u_93c4    ;
87481      <font color = "red">0/1     ==>  	wire [3:0]   u_a1a5    ;</font>
87482      1/1          	wire [30:0]  u_b4b7    ;
87483      <font color = "red">0/1     ==>  	wire [6:0]   u_ed9d    ;</font>
87484      1/1          	wire [1:0]   u_f3c6    ;
87485                   	wire [3:0]   Addr      ;
87486                   	wire [15:0]  Be        ;
87487                   	wire [1:0]   BeGrp     ;
87488                   	wire         DSel      ;
87489                   	reg          DSelReg   ;
87490                   	wire         End       ;
87491                   	wire         HasData   ;
87492                   	reg          Head      ;
87493                   	wire [9:0]   Info      ;
87494                   	wire [9:0]   Info1     ;
87495                   	reg  [9:0]   Info1Reg  ;
87496                   	wire         Last      ;
87497                   	wire         LastAddr  ;
87498                   	wire         LastAddrA ;
87499                   	wire         LastWord  ;
87500                   	wire [3:0]   Len1      ;
87501                   	wire [3:0]   Len1A     ;
87502                   	reg          New       ;
87503                   	wire         Next      ;
87504                   	wire         Restart   ;
87505                   	wire [69:0]  RxHdr     ;
87506                   	wire [3:0]   RxOpc     ;
87507                   	wire [145:0] RxPld     ;
87508                   	wire         RxVld     ;
87509                   	wire [71:0]  TxData    ;
87510                   	wire [73:0]  TxPld     ;
87511                   	wire         TxTail    ;
87512                   	wire         WordErr   ;
87513                   	wire         Wr        ;
87514                   	wire         Wrap      ;
87515                   	reg          Tx_Head   ;
87516                   	assign Len1A = Info [3:0];
87517                   	assign Len1 = Len1A;
87518                   	assign Addr = Info [7:4];
87519                   	assign RxHdr = Rx_Data [215:146];
87520                   	assign RxOpc = RxHdr [54:51];
87521                   	assign u_b4b7 = RxHdr [41:11];
87522                   	assign u_760c = RxHdr [48:42];
87523                   	assign Info1 =
87524                   		{		RxOpc == 4'b0100 | RxOpc == 4'b0101 | RxOpc == 4'b0110 | RxOpc == 4'b0111
87525                   		,		RxOpc == 4'b0001 | RxOpc == 4'b0101
87526                   		,	u_b4b7 [3:0]
87527                   		,	u_760c [3:0]
87528                   		};
87529                   	assign Info = Rx_Head ? Info1 : Info1Reg;
87530                   	assign Wrap = Info [8];
87531                   	assign Restart = Wrap ? ~ Len1 [3] &amp; Addr [3] : 1'b0;
87532                   	assign TxTail = Last &amp; Rx_Tail;
87533                   	assign RxVld = Rx_Vld &amp; HasData;
87534                   	assign DSel = New ? ( Head ? Addr [3] : Restart ) : DSelReg;
87535                   	assign End = Wrap ? Len1 [3] | Addr [3] : 1'b1;
87536                   	assign RxPld = Rx_Data [145:0];
87537                   	assign Be = u_72eb [143:128];
87538                   	assign u_a1a5 = Addr + Len1;
87539                   	assign LastAddrA = u_a1a5 [3];
87540                   	assign LastAddr = Wrap ? LastAddrA &amp; Len1 [3] | Restart : LastAddrA;
87541                   	assign Wr = Info [9];
87542                   	assign Last = Rx_Tail ? ( Wr ? DSel == LastAddr : DSel == End | u_93c4 ) : DSel == End;
87543                   	assign Next = Last &amp; Tx_Rdy;
87544                   	assign u_37c3 = Rx_Data [200:197];
87545                   	assign u_f3c6 = Rx_Data [196:195];
87546                   	assign u_70f0 = Rx_Data [200:197];
87547                   	assign u_298c = Rx_Data [196:195];
87548                   	assign u_8c9e = Rx_Data [200:197];
87549      1/1          	assign u_ed9d = Rx_Data [194:188];
87550      <font color = "red">0/1     ==>  	assign HasData =</font>
87551      1/1          			~ Rx_Head
87552      <font color = "red">0/1     ==>  		|				( u_37c3 == 4'b0100 | u_37c3 == 4'b0101 | u_37c3 == 4'b0110 | u_37c3 == 4'b0111 ) &amp; u_f3c6 == 2'b00</font>
87553      1/1          				|		( u_70f0 == 4'b0000 | u_70f0 == 4'b0001 | u_70f0 == 4'b0010 | u_70f0 == 4'b0011 )
87554      <font color = "red">0/1     ==>  					&amp;	( u_298c == 2'b10 | u_298c == 2'b11 )</font>
87555      1/1          			|		u_8c9e == 4'b1000 &amp; ~ ( u_ed9d == 7'b0 );
87556      <font color = "red">0/1     ==>  	assign Rx_Rdy = HasData ? Next : Tx_Rdy;</font>
87557      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87558      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
87559      1/1          			DSelReg &lt;= #1.0 ( 1'b0 );
87560      <font color = "red">0/1     ==>  		else if ( RxVld &amp; Tx_Rdy )</font>
87561      1/1          			DSelReg &lt;= #1.0 ( DSel + 1'b1 );
87562      <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
87563      1/1          		if ( ! Sys_Clk_RstN )
87564      <font color = "red">0/1     ==>  			Info1Reg &lt;= #1.0 ( 10'b0 );</font>
87565      1/1          		else if ( Rx_Vld &amp; Rx_Rdy &amp; Rx_Head )
87566                   			Info1Reg &lt;= #1.0 ( Info1 );
87567                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87568                   		if ( ! Sys_Clk_RstN )
87569                   			Head &lt;= #1.0 ( 1'b1 );
87570                   		else if ( RxVld &amp; Tx_Rdy )
87571                   			Head &lt;= #1.0 ( TxTail );
87572      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87573      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
87574      <font color = "grey">unreachable  </font>			New &lt;= #1.0 ( 1'b1 );
87575      <font color = "grey">unreachable  </font>		else if ( RxVld &amp; Tx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
87576      <font color = "grey">unreachable  </font>			New &lt;= #1.0 ( Last );
87577      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_T_N169 ut169( .I( RxPld [143:0] ) , .O( u_72eb ) );
87578      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_Co_I16o2 uco( .I( Be ) , .O( u_686c ) );
87579                   	rsnoc_z_T_C_S_C_L_R_R_2 ur( .I( { u_686c [0] , 1'b0 } ) , .O( BeGrp ) );
                   <font color = "red">==>  MISSING_ELSE</font>
87580                   	rsnoc_z_T_C_S_C_L_R_Bm_I2o1 ubm( .I( ~ BeGrp ) , .O( u_93c4 ) , .Sel( DSel ) );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87581                   	assign Sys_Pwr_Idle = 1'b1;
87582                   	assign Sys_Pwr_WakeUp = 1'b0;
87583                   	assign LastWord = RxPld [145] &amp; TxTail;
87584                   	assign WordErr = RxPld [144];
87585                   	assign u_56 = ~ DSel;
87586      <font color = "grey">unreachable  </font>	assign TxData = u_56 ? RxPld [143:72] : RxPld [71:0];
87587      <font color = "grey">unreachable  </font>	assign TxPld = { LastWord , WordErr , TxData };
87588      <font color = "grey">unreachable  </font>	assign Tx_Data = { RxHdr , TxPld };
87589      <font color = "grey">unreachable  </font>	assign Tx_Tail = HasData ? TxTail : Rx_Tail;
                   <font color = "red">==>  MISSING_ELSE</font>
87590      <font color = "grey">unreachable  </font>	assign Tx_Vld = Rx_Vld;
87591      <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
87592      <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
87593                   			Tx_Head &lt;= #1.0 ( 1'b1 );
                   <font color = "red">==>  MISSING_ELSE</font>
87594                   		else if ( Tx_Vld &amp; Tx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87595                   			Tx_Head &lt;= #1.0 ( Tx_Tail );
87596                   endmodule
87597                   
87598                   `timescale 1ps/1ps
87599                   module rsnoc_z_H_R_T_Sa_U_Iu_501b2c65 (
87600      <font color = "grey">unreachable  </font>	Rx_Data
87601      <font color = "grey">unreachable  </font>,	Rx_Head
87602      <font color = "grey">unreachable  </font>,	Rx_Rdy
87603      <font color = "grey">unreachable  </font>,	Rx_Tail
                   <font color = "red">==>  MISSING_ELSE</font>
87604      <font color = "grey">unreachable  </font>,	Rx_Vld
87605      <font color = "grey">unreachable  </font>,	Sys_Clk
87606      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
87607                   ,	Sys_Clk_En
                   <font color = "red">==>  MISSING_ELSE</font>
87608                   ,	Sys_Clk_EnS
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87609                   ,	Sys_Clk_RetRstN
87610                   ,	Sys_Clk_RstN
87611                   ,	Sys_Clk_Tm
87612                   ,	Sys_Pwr_Idle
87613                   ,	Sys_Pwr_WakeUp
87614      <font color = "grey">unreachable  </font>,	Tx_Data
87615      <font color = "grey">unreachable  </font>,	Tx_Head
87616      <font color = "grey">unreachable  </font>,	Tx_Rdy
87617      <font color = "grey">unreachable  </font>,	Tx_Tail
                   <font color = "red">==>  MISSING_ELSE</font>
87618      <font color = "grey">unreachable  </font>,	Tx_Vld
87619      <font color = "grey">unreachable  </font>);
87620      <font color = "grey">unreachable  </font>	input  [215:0] Rx_Data         ;
87621                   	input          Rx_Head         ;
                   <font color = "red">==>  MISSING_ELSE</font>
87622                   	output         Rx_Rdy          ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87623                   	input          Rx_Tail         ;
87624                   	input          Rx_Vld          ;
87625                   	input          Sys_Clk         ;
87626                   	input          Sys_Clk_ClkS    ;
87627                   	input          Sys_Clk_En      ;
87628      <font color = "grey">unreachable  </font>	input          Sys_Clk_EnS     ;
87629      <font color = "grey">unreachable  </font>	input          Sys_Clk_RetRstN ;
87630      <font color = "grey">unreachable  </font>	input          Sys_Clk_RstN    ;
87631      <font color = "grey">unreachable  </font>	input          Sys_Clk_Tm      ;
                   <font color = "red">==>  MISSING_ELSE</font>
87632      <font color = "grey">unreachable  </font>	output         Sys_Pwr_Idle    ;
87633      <font color = "grey">unreachable  </font>	output         Sys_Pwr_WakeUp  ;
87634      <font color = "grey">unreachable  </font>	output [143:0] Tx_Data         ;
87635                   	output         Tx_Head         ;
                   <font color = "red">==>  MISSING_ELSE</font>
87636                   	input          Tx_Rdy          ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87637                   	output         Tx_Tail         ;
87638                   	output         Tx_Vld          ;
87639                   	rsnoc_z_H_R_T_Sa_U_Dp_ce694fea A0(
87640                   		.Rx_Data( Rx_Data )
87641                   	,	.Rx_Head( Rx_Head )
87642      <font color = "grey">unreachable  </font>	,	.Rx_Rdy( Rx_Rdy )
87643      <font color = "grey">unreachable  </font>	,	.Rx_Tail( Rx_Tail )
87644      <font color = "grey">unreachable  </font>	,	.Rx_Vld( Rx_Vld )
87645      <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
87646      <font color = "grey">unreachable  </font>	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
87647      <font color = "grey">unreachable  </font>	,	.Sys_Clk_En( Sys_Clk_En )
87648      <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
87649                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
                   <font color = "red">==>  MISSING_ELSE</font>
87650                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87651                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
87652                   	,	.Sys_Pwr_Idle( )
87653                   	,	.Sys_Pwr_WakeUp( )
87654                   	,	.Tx_Data( Tx_Data )
87655                   	,	.Tx_Head( Tx_Head )
87656      <font color = "grey">unreachable  </font>	,	.Tx_Rdy( Tx_Rdy )
87657      <font color = "grey">unreachable  </font>	,	.Tx_Tail( Tx_Tail )
87658      <font color = "grey">unreachable  </font>	,	.Tx_Vld( Tx_Vld )
87659      <font color = "grey">unreachable  </font>	);
                   <font color = "red">==>  MISSING_ELSE</font>
87660      <font color = "grey">unreachable  </font>	assign Sys_Pwr_Idle = 1'b1;
87661      <font color = "grey">unreachable  </font>	assign Sys_Pwr_WakeUp = 1'b0;
87662      <font color = "grey">unreachable  </font>endmodule
87663                   
                   <font color = "red">==>  MISSING_ELSE</font>
87664                   `timescale 1ps/1ps
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87665                   module rsnoc_z_H_R_T_Sa_U_U_501b2c65 (
87666                   	Rx_Data
87667                   ,	Rx_Head
87668                   ,	Rx_Rdy
87669                   ,	Rx_Tail
87670      <font color = "grey">unreachable  </font>,	Rx_Vld
87671      <font color = "grey">unreachable  </font>,	Sys_Clk
87672      <font color = "grey">unreachable  </font>,	Sys_Clk_ClkS
87673      <font color = "grey">unreachable  </font>,	Sys_Clk_En
                   <font color = "red">==>  MISSING_ELSE</font>
87674      <font color = "grey">unreachable  </font>,	Sys_Clk_EnS
87675      <font color = "grey">unreachable  </font>,	Sys_Clk_RetRstN
87676      <font color = "grey">unreachable  </font>,	Sys_Clk_RstN
87677                   ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
87678                   ,	Sys_Pwr_Idle
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87679                   ,	Sys_Pwr_WakeUp
87680                   ,	Tx_Data
87681                   ,	Tx_Head
87682                   ,	Tx_Rdy
87683                   ,	Tx_Tail
87684      <font color = "grey">unreachable  </font>,	Tx_Vld
87685      <font color = "grey">unreachable  </font>,	WakeUp_Rx
87686      <font color = "grey">unreachable  </font>);
87687      <font color = "grey">unreachable  </font>	input  [215:0] Rx_Data         ;
                   <font color = "red">==>  MISSING_ELSE</font>
87688      <font color = "grey">unreachable  </font>	input          Rx_Head         ;
87689      <font color = "grey">unreachable  </font>	output         Rx_Rdy          ;
87690      <font color = "grey">unreachable  </font>	input          Rx_Tail         ;
87691                   	input          Rx_Vld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
87692                   	input          Sys_Clk         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87693                   	input          Sys_Clk_ClkS    ;
87694                   	input          Sys_Clk_En      ;
87695                   	input          Sys_Clk_EnS     ;
87696                   	input          Sys_Clk_RetRstN ;
87697                   	input          Sys_Clk_RstN    ;
87698      <font color = "grey">unreachable  </font>	input          Sys_Clk_Tm      ;
87699      <font color = "grey">unreachable  </font>	output         Sys_Pwr_Idle    ;
87700      <font color = "grey">unreachable  </font>	output         Sys_Pwr_WakeUp  ;
87701      <font color = "grey">unreachable  </font>	output [143:0] Tx_Data         ;
                   <font color = "red">==>  MISSING_ELSE</font>
87702      <font color = "grey">unreachable  </font>	output         Tx_Head         ;
87703      <font color = "grey">unreachable  </font>	input          Tx_Rdy          ;
87704      <font color = "grey">unreachable  </font>	output         Tx_Tail         ;
87705                   	output         Tx_Vld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
87706                   	output         WakeUp_Rx       ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87707                   	wire [215:0] Rx1_Data ;
87708                   	wire         Rx1_Head ;
87709                   	wire         Rx1_Rdy  ;
87710                   	wire         Rx1_Tail ;
87711                   	wire         Rx1_Vld  ;
87712      <font color = "grey">unreachable  </font>	wire [143:0] Tx1_Data ;
87713      <font color = "grey">unreachable  </font>	wire         Tx1_Head ;
87714      <font color = "grey">unreachable  </font>	wire         Tx1_Rdy  ;
87715      <font color = "grey">unreachable  </font>	wire         Tx1_Tail ;
                   <font color = "red">==>  MISSING_ELSE</font>
87716      <font color = "grey">unreachable  </font>	wire         Tx1_Vld  ;
87717      <font color = "grey">unreachable  </font>	assign Rx1_Data = Rx_Data;
87718      <font color = "grey">unreachable  </font>	assign Rx1_Head = Rx_Head;
87719                   	assign Rx1_Tail = Rx_Tail;
                   <font color = "red">==>  MISSING_ELSE</font>
87720                   	assign Rx1_Vld = Rx_Vld;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87721                   	assign Tx1_Rdy = Tx_Rdy;
87722                   	rsnoc_z_H_R_T_Sa_U_Iu_501b2c65 Iu(
87723                   		.Rx_Data( Rx1_Data )
87724                   	,	.Rx_Head( Rx1_Head )
87725                   	,	.Rx_Rdy( Rx1_Rdy )
87726      <font color = "grey">unreachable  </font>	,	.Rx_Tail( Rx1_Tail )
87727      <font color = "grey">unreachable  </font>	,	.Rx_Vld( Rx1_Vld )
87728      <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
87729      <font color = "grey">unreachable  </font>	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
                   <font color = "red">==>  MISSING_ELSE</font>
87730      <font color = "grey">unreachable  </font>	,	.Sys_Clk_En( Sys_Clk_En )
87731      <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
87732      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
87733                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
87734                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87735                   	,	.Sys_Pwr_Idle( )
87736                   	,	.Sys_Pwr_WakeUp( )
87737                   	,	.Tx_Data( Tx1_Data )
87738                   	,	.Tx_Head( Tx1_Head )
87739                   	,	.Tx_Rdy( Tx1_Rdy )
87740      <font color = "grey">unreachable  </font>	,	.Tx_Tail( Tx1_Tail )
87741      <font color = "grey">unreachable  </font>	,	.Tx_Vld( Tx1_Vld )
87742      <font color = "grey">unreachable  </font>	);
87743      <font color = "grey">unreachable  </font>	assign Rx_Rdy = Rx1_Rdy;
                   <font color = "red">==>  MISSING_ELSE</font>
87744      <font color = "grey">unreachable  </font>	assign Sys_Pwr_Idle = 1'b1;
87745      <font color = "grey">unreachable  </font>	assign Sys_Pwr_WakeUp = Rx_Vld;
87746      <font color = "grey">unreachable  </font>	assign Tx_Data = { Tx1_Data [143:74] , Tx1_Data [73:0] };
87747                   	assign Tx_Head = Tx1_Head;
                   <font color = "red">==>  MISSING_ELSE</font>
87748                   	assign Tx_Tail = Tx1_Tail;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87749                   	assign Tx_Vld = Tx1_Vld;
87750                   	assign WakeUp_Rx = Rx_Vld;
87751                   endmodule
87752                   
87753                   
87754      <font color = "grey">unreachable  </font>
87755      <font color = "grey">unreachable  </font>// FlexNoC version    : 4.7.0
87756      <font color = "grey">unreachable  </font>// PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
87757      <font color = "grey">unreachable  </font>// Exported Structure : /Specification.Architecture.Structure
                   <font color = "red">==>  MISSING_ELSE</font>
87758      <font color = "grey">unreachable  </font>// ExportOption       : /verilog
87759      <font color = "grey">unreachable  </font>
87760      <font color = "grey">unreachable  </font>`timescale 1ps/1ps
87761                   module rsnoc_z_H_R_G_T2_Tt_Sp_7efd601d (
                   <font color = "red">==>  MISSING_ELSE</font>
87762                   	IdInfo_0_AddrBase
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87763                   ,	IdInfo_0_AddrMask
87764                   ,	IdInfo_0_Debug
87765                   ,	IdInfo_0_Id
87766                   ,	IdInfo_1_AddrBase
87767                   ,	IdInfo_1_AddrMask
87768      <font color = "grey">unreachable  </font>,	IdInfo_1_Debug
87769      <font color = "grey">unreachable  </font>,	IdInfo_1_Id
87770      <font color = "grey">unreachable  </font>,	Translation_0_Aperture
87771      <font color = "grey">unreachable  </font>,	Translation_0_Id
                   <font color = "red">==>  MISSING_ELSE</font>
87772      <font color = "grey">unreachable  </font>,	Translation_0_PathFound
87773      <font color = "grey">unreachable  </font>,	Translation_0_SubFound
87774      <font color = "grey">unreachable  </font>);
87775                   	output [27:0] IdInfo_0_AddrBase       ;
                   <font color = "red">==>  MISSING_ELSE</font>
87776                   	output [27:0] IdInfo_0_AddrMask       ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87777                   	output        IdInfo_0_Debug          ;
87778                   	input  [1:0]  IdInfo_0_Id             ;
87779                   	output [27:0] IdInfo_1_AddrBase       ;
87780                   	output [27:0] IdInfo_1_AddrMask       ;
87781                   	output        IdInfo_1_Debug          ;
87782      <font color = "grey">unreachable  </font>	input  [1:0]  IdInfo_1_Id             ;
87783      <font color = "grey">unreachable  </font>	input  [8:0]  Translation_0_Aperture  ;
87784      <font color = "grey">unreachable  </font>	output [1:0]  Translation_0_Id        ;
87785      <font color = "grey">unreachable  </font>	output        Translation_0_PathFound ;
                   <font color = "red">==>  MISSING_ELSE</font>
87786      <font color = "grey">unreachable  </font>	output        Translation_0_SubFound  ;
87787      <font color = "grey">unreachable  </font>	wire [8:0]  u_28b6                    ;
87788      <font color = "grey">unreachable  </font>	wire        u_69e5                    ;
87789                   	wire        u_6ccf                    ;
                   <font color = "red">==>  MISSING_ELSE</font>
87790                   	wire        u_9653                    ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
87791                   	wire        u_c363                    ;
87792                   	reg  [27:0] IdInfo_0_AddrBase         ;
87793                   	reg  [27:0] IdInfo_0_AddrMask         ;
87794                   	reg         IdInfo_0_Debug            ;
87795                   	reg  [27:0] IdInfo_1_AddrBase         ;
87796      <font color = "grey">unreachable  </font>	reg  [27:0] IdInfo_1_AddrMask         ;
87797      <font color = "grey">unreachable  </font>	reg         IdInfo_1_Debug            ;
87798      <font color = "grey">unreachable  </font>	reg  [1:0]  Translation_0_Id          ;
87799      <font color = "grey">unreachable  </font>	wire [3:0]  uTranslation_0_Id_caseSel ;
                   <font color = "red">==>  MISSING_ELSE</font>
87800      <font color = "grey">unreachable  </font>	always @( IdInfo_0_Id ) begin
87801      <font color = "grey">unreachable  </font>		case ( IdInfo_0_Id )
87802      <font color = "grey">unreachable  </font>			2'b11 : IdInfo_0_AddrBase = 28'b0000000000000000000000000000 ;
87803                   			2'b10 : IdInfo_0_AddrBase = 28'b0000000000000000000000000000 ;
                   <font color = "red">==>  MISSING_ELSE</font>
87804                   			2'b01 : IdInfo_0_AddrBase = 28'b0000000000000000000000000000 ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod357.html" >rsnoc_z_H_R_G_G2_A_U_4d650410</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87176
 EXPRESSION (u_142 ? u_def0 : u_a2d6)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87181
 EXPRESSION (u_14e5 ? ((OrdCam_0_PndCnt + 4'b1)) : ((OrdCam_0_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87184
 EXPRESSION (u_3d50 ? ((OrdCam_1_PndCnt + 4'b1)) : ((OrdCam_1_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87187
 EXPRESSION (u_9e29 ? ((OrdCam_2_PndCnt + 4'b1)) : ((OrdCam_2_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87190
 EXPRESSION (u_cf57 ? ((OrdCam_3_PndCnt + 4'b1)) : ((OrdCam_3_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87193
 EXPRESSION (u_5251 ? ((OrdCam_4_PndCnt + 4'b1)) : ((OrdCam_4_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87196
 EXPRESSION (u_5786 ? ((OrdCam_5_PndCnt + 4'b1)) : ((OrdCam_5_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87199
 EXPRESSION (u_1a5e ? ((OrdCam_6_PndCnt + 4'b1)) : ((OrdCam_6_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87202
 EXPRESSION (u_4e8c ? ((OrdCam_7_PndCnt + 4'b1)) : ((OrdCam_7_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87322
 EXPRESSION (First ? Cxt_Id : Cxt_IdR)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87454
 EXPRESSION (CmdRx_StrmType ? u_c4ee[0] : Len1W[0])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod357.html" >rsnoc_z_H_R_G_G2_A_U_4d650410</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">237</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1828</td>
<td class="rt">10</td>
<td class="rt">0.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">914</td>
<td class="rt">6</td>
<td class="rt">0.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">914</td>
<td class="rt">4</td>
<td class="rt">0.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">88</td>
<td class="rt">4</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">666</td>
<td class="rt">10</td>
<td class="rt">1.50  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">333</td>
<td class="rt">6</td>
<td class="rt">1.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">333</td>
<td class="rt">4</td>
<td class="rt">1.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">149</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1162</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">581</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">581</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DbgStall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyCxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyLastNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Shortage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_103f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_142</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1424[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14e5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1a5e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f65[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3465[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3573[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3c96[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d50</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e96[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_406b[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4427[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4456[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4513[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_46d9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4d61[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e8c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5251</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5396[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5786</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6126</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_660a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6937</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6cd9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7130</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7487</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_768e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7abb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8793</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_937e[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_946e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9a6b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9ac8[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9e29</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a2d6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab60</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aec7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b54f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b61f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b891[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bcc8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_be31</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c975[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf57</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dbe9[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_def0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df7d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e29d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e85d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eae0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ee3f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f1fa[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fe55</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_PathId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurPrivateNextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenRxReqIsSeqUniqueOrSeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdIdDec[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Free[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_FreeCxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_ValMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Val[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchIdMask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PathZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_OrdId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod357.html" >rsnoc_z_H_R_G_G2_A_U_4d650410</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">146</td>
<td class="rt">78</td>
<td class="rt">53.42 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87181</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87187</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87190</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87193</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87196</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87199</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87202</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">87322</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">87094</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87212</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87222</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87232</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87237</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87242</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87325</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87333</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87339</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87344</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87379</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87384</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87391</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87396</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87401</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87406</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87411</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87416</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87421</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87426</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87431</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">87451</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87457</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">87463</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">87478</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">87549</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87176      	assign u_b4b7 = TxHdr [41:11];
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_142) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87181      	assign Restart = Wrap ? ~ Len1 [3] & Addr [3] : 1'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87184      	assign End = Wrap ? Len1 [3] | Addr [3] : 1'b1;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87187      	assign u_4d3d = Rx_Data [128:125];
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_9e29) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87190      	assign u_2e4d = Rx_Data [124:123];
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_cf57) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87193      	assign HasData =
           	                
87194      			~ Rx_Head
           			         
87195      		|				( u_4d3d == 4'b0100 | u_4d3d == 4'b0101 | u_4d3d == 4'b0110 | u_4d3d == 4'b0111 ) & u_a0c2 == 2'b00
           		 				                                                                                                   
87196      				|		( u_a530 == 4'b0000 | u_a530 == 4'b0001 | u_a530 == 4'b0010 | u_a530 == 4'b0011 )
           				 		                                                                                 
87197      					&	( u_2e4d == 2'b10 | u_2e4d == 2'b11 )
           					 	                                     
87198      			|		u_d51c == 4'b1000 & ~ ( u_3bd7 == 7'b0 );
           			 		                                         
87199      	assign Rx_Rdy = HasData ? RxRdy : Tx_Rdy;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87196      				|		( u_a530 == 4'b0000 | u_a530 == 4'b0001 | u_a530 == 4'b0010 | u_a530 == 4'b0011 )
           				 		                                                                                 
87197      					&	( u_2e4d == 2'b10 | u_2e4d == 2'b11 )
           					 	                                     
87198      			|		u_d51c == 4'b1000 & ~ ( u_3bd7 == 7'b0 );
           			 		                                         
87199      	assign Rx_Rdy = HasData ? RxRdy : Tx_Rdy;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87199      	assign Rx_Rdy = HasData ? RxRdy : Tx_Rdy;
           	                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_1a5e) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87202      			DCntReg <= #1.0 ( 1'b0 );
           			                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_4e8c) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87322      	,	.Tx_Vld( Tx_Vld )
           	 	                 
87323      	);
           	  
87324      	assign Sys_Pwr_Idle = 1'b1;
           	                           
87325      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
87326      endmodule
                    
87327      
           
87328      `timescale 1ps/1ps
                             
87329      module rsnoc_z_H_R_T_Sa_U_U_3d8b3404 (
                                                 
87330      	Rx_Data
           	       
87331      ,	Rx_Head
            	       
87332      ,	Rx_Rdy
            	      
87333      ,	Rx_Tail
            	       
87334      ,	Rx_Vld
            	      
87335      ,	Sys_Clk
            	       
87336      ,	Sys_Clk_ClkS
            	            
87337      ,	Sys_Clk_En
            	          
87338      ,	Sys_Clk_EnS
            	           
87339      ,	Sys_Clk_RetRstN
            	               
87340      ,	Sys_Clk_RstN
            	            
87341      ,	Sys_Clk_Tm
            	          
87342      ,	Sys_Pwr_Idle
            	            
87343      ,	Sys_Pwr_WakeUp
            	              
87344      ,	Tx_Data
            	       
87345      ,	Tx_Head
            	       
87346      ,	Tx_Rdy
            	      
87347      ,	Tx_Tail
            	       
87348      ,	Tx_Vld
            	      
87349      ,	WakeUp_Rx
            	         
87350      );
             
87351      	input  [143:0] Rx_Data         ;
           	                                
87352      	input          Rx_Head         ;
           	                                
87353      	output         Rx_Rdy          ;
           	                                
87354      	input          Rx_Tail         ;
           	                                
87355      	input          Rx_Vld          ;
           	                                
87356      	input          Sys_Clk         ;
           	                                
87357      	input          Sys_Clk_ClkS    ;
           	                                
87358      	input          Sys_Clk_En      ;
           	                                
87359      	input          Sys_Clk_EnS     ;
           	                                
87360      	input          Sys_Clk_RetRstN ;
           	                                
87361      	input          Sys_Clk_RstN    ;
           	                                
87362      	input          Sys_Clk_Tm      ;
           	                                
87363      	output         Sys_Pwr_Idle    ;
           	                                
87364      	output         Sys_Pwr_WakeUp  ;
           	                                
87365      	output [215:0] Tx_Data         ;
           	                                
87366      	output         Tx_Head         ;
           	                                
87367      	input          Tx_Rdy          ;
           	                                
87368      	output         Tx_Tail         ;
           	                                
87369      	output         Tx_Vld          ;
           	                                
87370      	output         WakeUp_Rx       ;
           	                                
87371      	wire [143:0] Rx1_Data ;
           	                       
87372      	wire         Rx1_Head ;
           	                       
87373      	wire         Rx1_Rdy  ;
           	                       
87374      	wire         Rx1_Tail ;
           	                       
87375      	wire         Rx1_Vld  ;
           	                       
87376      	wire [215:0] Tx1_Data ;
           	                       
87377      	wire         Tx1_Head ;
           	                       
87378      	wire         Tx1_Rdy  ;
           	                       
87379      	wire         Tx1_Tail ;
           	                       
87380      	wire         Tx1_Vld  ;
           	                       
87381      	assign Rx1_Data = Rx_Data;
           	                          
87382      	assign Rx1_Head = Rx_Head;
           	                          
87383      	assign Rx1_Tail = Rx_Tail;
           	                          
87384      	assign Rx1_Vld = Rx_Vld;
           	                        
87385      	assign Tx1_Rdy = Tx_Rdy;
           	                        
87386      	rsnoc_z_H_R_T_Sa_U_Iu_3d8b3404 Iu(
           	                                  
87387      		.Rx_Data( Rx1_Data )
           		                    
87388      	,	.Rx_Head( Rx1_Head )
           	 	                    
87389      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
87390      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
87391      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
87392      	,	.Sys_Clk( Sys_Clk )
           	 	                   
87393      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
87394      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
87395      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
87396      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
87397      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
87398      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
87399      	,	.Sys_Pwr_Idle( )
           	 	                
87400      	,	.Sys_Pwr_WakeUp( )
           	 	                  
87401      	,	.Tx_Data( Tx1_Data )
           	 	                    
87402      	,	.Tx_Head( Tx1_Head )
           	 	                    
87403      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
87404      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
87405      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
87406      	);
           	  
87407      	assign Rx_Rdy = Rx1_Rdy;
           	                        
87408      	assign Sys_Pwr_Idle = 1'b1;
           	                           
87409      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
87410      	assign Tx_Data = { Tx1_Data [215:146] , Tx1_Data [145:0] };
           	                                                           
87411      	assign Tx_Head = Tx1_Head;
           	                          
87412      	assign Tx_Tail = Tx1_Tail;
           	                          
87413      	assign Tx_Vld = Tx1_Vld;
           	                        
87414      	assign WakeUp_Rx = Rx_Vld;
           	                          
87415      endmodule
                    
87416      
           
87417      
           
87418      
           
87419      // FlexNoC version    : 4.7.0
                                        
87420      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
87421      // Exported Structure : /Specification.Architecture.Structure
                                                                        
87422      // ExportOption       : /verilog
                                           
87423      
           
87424      `timescale 1ps/1ps
                             
87425      module rsnoc_z_T_C_S_C_L_R_Co_I16o2 ( I , O );
                                                         
87426      	input  [15:0] I ;
           	                 
87427      	output [1:0]  O ;
           	                 
87428      	assign O = { ( | I [15:8] ) , ( | I [7:0] ) };
           	                                              
87429      endmodule
                    
87430      
           
87431      `timescale 1ps/1ps
                             
87432      module rsnoc_z_H_R_T_Sa_U_Dp_ce694fea (
                                                  
87433      	Rx_Data
           	       
87434      ,	Rx_Head
            	       
87435      ,	Rx_Rdy
            	      
87436      ,	Rx_Tail
            	       
87437      ,	Rx_Vld
            	      
87438      ,	Sys_Clk
            	       
87439      ,	Sys_Clk_ClkS
            	            
87440      ,	Sys_Clk_En
            	          
87441      ,	Sys_Clk_EnS
            	           
87442      ,	Sys_Clk_RetRstN
            	               
87443      ,	Sys_Clk_RstN
            	            
87444      ,	Sys_Clk_Tm
            	          
87445      ,	Sys_Pwr_Idle
            	            
87446      ,	Sys_Pwr_WakeUp
            	              
87447      ,	Tx_Data
            	       
87448      ,	Tx_Head
            	       
87449      ,	Tx_Rdy
            	      
87450      ,	Tx_Tail
            	       
87451      ,	Tx_Vld
            	      
87452      );
             
87453      	input  [215:0] Rx_Data         ;
           	                                
87454      	input          Rx_Head         ;
           	                                
87455      	output         Rx_Rdy          ;
           	                                
87456      	input          Rx_Tail         ;
           	                                
87457      	input          Rx_Vld          ;
           	                                
87458      	input          Sys_Clk         ;
           	                                
87459      	input          Sys_Clk_ClkS    ;
           	                                
87460      	input          Sys_Clk_En      ;
           	                                
87461      	input          Sys_Clk_EnS     ;
           	                                
87462      	input          Sys_Clk_RetRstN ;
           	                                
87463      	input          Sys_Clk_RstN    ;
           	                                
87464      	input          Sys_Clk_Tm      ;
           	                                
87465      	output         Sys_Pwr_Idle    ;
           	                                
87466      	output         Sys_Pwr_WakeUp  ;
           	                                
87467      	output [143:0] Tx_Data         ;
           	                                
87468      	output         Tx_Head         ;
           	                                
87469      	input          Tx_Rdy          ;
           	                                
87470      	output         Tx_Tail         ;
           	                                
87471      	output         Tx_Vld          ;
           	                                
87472      	wire [1:0]   u_298c    ;
           	                        
87473      	wire [3:0]   u_37c3    ;
           	                        
87474      	wire         u_56      ;
           	                        
87475      	wire [1:0]   u_686c    ;
           	                        
87476      	wire [3:0]   u_70f0    ;
           	                        
87477      	wire [143:0] u_72eb    ;
           	                        
87478      	wire [6:0]   u_760c    ;
           	                        
87479      	wire [3:0]   u_8c9e    ;
           	                        
87480      	wire         u_93c4    ;
           	                        
87481      	wire [3:0]   u_a1a5    ;
           	                        
87482      	wire [30:0]  u_b4b7    ;
           	                        
87483      	wire [6:0]   u_ed9d    ;
           	                        
87484      	wire [1:0]   u_f3c6    ;
           	                        
87485      	wire [3:0]   Addr      ;
           	                        
87486      	wire [15:0]  Be        ;
           	                        
87487      	wire [1:0]   BeGrp     ;
           	                        
87488      	wire         DSel      ;
           	                        
87489      	reg          DSelReg   ;
           	                        
87490      	wire         End       ;
           	                        
87491      	wire         HasData   ;
           	                        
87492      	reg          Head      ;
           	                        
87493      	wire [9:0]   Info      ;
           	                        
87494      	wire [9:0]   Info1     ;
           	                        
87495      	reg  [9:0]   Info1Reg  ;
           	                        
87496      	wire         Last      ;
           	                        
87497      	wire         LastAddr  ;
           	                        
87498      	wire         LastAddrA ;
           	                        
87499      	wire         LastWord  ;
           	                        
87500      	wire [3:0]   Len1      ;
           	                        
87501      	wire [3:0]   Len1A     ;
           	                        
87502      	reg          New       ;
           	                        
87503      	wire         Next      ;
           	                        
87504      	wire         Restart   ;
           	                        
87505      	wire [69:0]  RxHdr     ;
           	                        
87506      	wire [3:0]   RxOpc     ;
           	                        
87507      	wire [145:0] RxPld     ;
           	                        
87508      	wire         RxVld     ;
           	                        
87509      	wire [71:0]  TxData    ;
           	                        
87510      	wire [73:0]  TxPld     ;
           	                        
87511      	wire         TxTail    ;
           	                        
87512      	wire         WordErr   ;
           	                        
87513      	wire         Wr        ;
           	                        
87514      	wire         Wrap      ;
           	                        
87515      	reg          Tx_Head   ;
           	                        
87516      	assign Len1A = Info [3:0];
           	                          
87517      	assign Len1 = Len1A;
           	                    
87518      	assign Addr = Info [7:4];
           	                         
87519      	assign RxHdr = Rx_Data [215:146];
           	                                 
87520      	assign RxOpc = RxHdr [54:51];
           	                             
87521      	assign u_b4b7 = RxHdr [41:11];
           	                              
87522      	assign u_760c = RxHdr [48:42];
           	                              
87523      	assign Info1 =
           	              
87524      		{		RxOpc == 4'b0100 | RxOpc == 4'b0101 | RxOpc == 4'b0110 | RxOpc == 4'b0111
           		 		                                                                         
87525      		,		RxOpc == 4'b0001 | RxOpc == 4'b0101
           		 		                                   
87526      		,	u_b4b7 [3:0]
           		 	            
87527      		,	u_760c [3:0]
           		 	            
87528      		};
           		  
87529      	assign Info = Rx_Head ? Info1 : Info1Reg;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87094      ,	Sys_Clk_RetRstN
           <font color = "red">-1-</font> 	               
87095      ,	Sys_Clk_RstN
           <font color = "red">==></font>
87096      ,	Sys_Clk_Tm
           <font color = "red">==></font>
87097      ,	Sys_Pwr_Idle
           <font color = "red">==></font>
87098      ,	Sys_Pwr_WakeUp
           <font color = "red">==></font>
87099      ,	Tx_Data
           <font color = "red">==></font>
87100      ,	Tx_Head
           <font color = "red">==></font>
87101      ,	Tx_Rdy
           <font color = "red">==></font>
87102      ,	Tx_Tail
           <font color = "red">==></font>
87103      ,	Tx_Vld
           <font color = "red">==></font>
87104      );
           <font color = "red">==></font>
87105      	input  [143:0] Rx_Data         ;
           <font color = "red">	==></font>
87106      	input          Rx_Head         ;
           <font color = "red">	==></font>
87107      	output         Rx_Rdy          ;
           <font color = "red">	==></font>
87108      	input          Rx_Tail         ;
           <font color = "green">	==></font>
87109      	input          Rx_Vld          ;
           <font color = "red">	==></font>
87110      	input          Sys_Clk         ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>14'b00000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>14'b01000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>14'b10000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>14'b00000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87207      			u_7c15 <= #1.0 ( 70'b0 );
           			<font color = "green">-1-</font>                         
87208      		else if ( HRegCe )
           <font color = "green">		==></font>
87209      			u_7c15 <= #1.0 ( RxHdr );
           			<font color = "red">-2-</font>                         
87210      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87212      			Head <= #1.0 ( 1'b1 );
           			<font color = "green">-1-</font>                      
87213      		else if ( RxVld & RxRdy )
           <font color = "green">		==></font>
87214      			Head <= #1.0 ( Rx_Tail );
           			<font color = "red">-2-</font>                         
87215      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87217      			New <= #1.0 ( 1'b1 );
           			<font color = "green">-1-</font>                     
87218      		else if ( RxVld & RxRdy )
           <font color = "green">		==></font>
87219      			New <= #1.0 ( Last );
           			<font color = "red">-2-</font>                     
87220      	assign Sys_Pwr_Idle = 1'b1;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87222      	assign RxPld = Rx_Data [73:0];
           	<font color = "green">-1-</font>                              
87223      	assign LastWord = RxPld [73];
           <font color = "green">	==></font>
87224      	assign TxVld = Last & RxVld;
           	<font color = "red">-2-</font>                            
87225      	assign WordErr = WordErrReg | RxPld [72];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87227      	assign DCe = { 1 { ( TxVld & Tx_Rdy ) }  } | DSel [0] & { 1 { ( RxVld & ~ Last ) }  };
           	<font color = "green">-1-</font>                                                                                      
87228      	assign u_6542 = DSel [0];
           <font color = "green">	==></font>
87229      	assign TxD_0 = u_6542 ? RxPld [71:0] : u_c115;
           	<font color = "red">-2-</font>                                              
87230      	assign u_c39d = DSel [1];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87232      	assign TxData = { TxD_0 , TxD_1 };
           	<font color = "green">-1-</font>                                  
87233      	assign TxPld = { LastWord , WordErr , TxData };
           <font color = "green">	==></font>
87234      	assign Tx_Data = { TxHdr , TxPld };
           	<font color = "red">-2-</font>                                   
87235      	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87237      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                         
87238      	,	.Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
87239      	,	.Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                       
87240      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87242      	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                     
87243      	,	.O( WordErrReg )
           <font color = "green">	==></font>
87244      	,	.Reset( TxVld & Tx_Rdy )
           	<font color = "red">-2-</font> 	                        
87245      	,	.Set( RxVld & ~ Last & RxPld [72] )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87325      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "green">-1-</font>                             
87326      endmodule
           <font color = "green">==></font>
87327      
           <font color = "red">-2-</font>
87328      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87333      ,	Rx_Tail
           <font color = "green">-1-</font> 	       
87334      ,	Rx_Vld
           <font color = "green">==></font>
87335      ,	Sys_Clk
           <font color = "red">-2-</font> 	       
87336      ,	Sys_Clk_ClkS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87339      ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
87340      ,	Sys_Clk_RstN
           <font color = "green">==></font>
87341      ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
87342      ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87344      ,	Tx_Data
           <font color = "green">-1-</font> 	       
87345      ,	Tx_Head
           <font color = "green">==></font>
87346      ,	Tx_Rdy
           <font color = "red">-2-</font> 	      
87347      ,	Tx_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87349      ,	WakeUp_Rx
           <font color = "green">-1-</font> 	         
87350      );
           <font color = "green">==></font>
87351      	input  [143:0] Rx_Data         ;
           	<font color = "red">-2-</font>                                
87352      	input          Rx_Head         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87354      	input          Rx_Tail         ;
           	<font color = "green">-1-</font>                                
87355      	input          Rx_Vld          ;
           <font color = "green">	==></font>
87356      	input          Sys_Clk         ;
           	<font color = "red">-2-</font>                                
87357      	input          Sys_Clk_ClkS    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87359      	input          Sys_Clk_EnS     ;
           	<font color = "green">-1-</font>                                
87360      	input          Sys_Clk_RetRstN ;
           <font color = "green">	==></font>
87361      	input          Sys_Clk_RstN    ;
           	<font color = "red">-2-</font>                                
87362      	input          Sys_Clk_Tm      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87364      	output         Sys_Pwr_WakeUp  ;
           	<font color = "green">-1-</font>                                
87365      	output [215:0] Tx_Data         ;
           <font color = "green">	==></font>
87366      	output         Tx_Head         ;
           	<font color = "red">-2-</font>                                
87367      	input          Tx_Rdy          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87369      	output         Tx_Vld          ;
           	<font color = "green">-1-</font>                                
87370      	output         WakeUp_Rx       ;
           <font color = "green">	==></font>
87371      	wire [143:0] Rx1_Data ;
           	<font color = "red">-2-</font>                       
87372      	wire         Rx1_Head ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87374      	wire         Rx1_Tail ;
           	<font color = "green">-1-</font>                       
87375      	wire         Rx1_Vld  ;
           <font color = "green">	==></font>
87376      	wire [215:0] Tx1_Data ;
           	<font color = "red">-2-</font>                       
87377      	wire         Tx1_Head ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87379      	wire         Tx1_Tail ;
           	<font color = "green">-1-</font>                       
87380      	wire         Tx1_Vld  ;
           <font color = "green">	==></font>
87381      	assign Rx1_Data = Rx_Data;
           	<font color = "red">-2-</font>                          
87382      	assign Rx1_Head = Rx_Head;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87384      	assign Rx1_Vld = Rx_Vld;
           	<font color = "green">-1-</font>                        
87385      	assign Tx1_Rdy = Tx_Rdy;
           <font color = "green">	==></font>
87386      	rsnoc_z_H_R_T_Sa_U_Iu_3d8b3404 Iu(
           	<font color = "red">-2-</font>                                  
87387      		.Rx_Data( Rx1_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87391      	,	.Rx_Vld( Rx1_Vld )
           	<font color = "green">-1-</font> 	                  
87392      	,	.Sys_Clk( Sys_Clk )
           <font color = "green">	==></font>
87393      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "red">-2-</font> 	                             
87394      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87396      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                                   
87397      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
87398      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                         
87399      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87401      	,	.Tx_Data( Tx1_Data )
           	<font color = "green">-1-</font> 	                    
87402      	,	.Tx_Head( Tx1_Head )
           <font color = "green">	==></font>
87403      	,	.Tx_Rdy( Tx1_Rdy )
           	<font color = "red">-2-</font> 	                  
87404      	,	.Tx_Tail( Tx1_Tail )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87406      	);
           	<font color = "green">-1-</font>  
87407      	assign Rx_Rdy = Rx1_Rdy;
           <font color = "green">	==></font>
87408      	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "red">-2-</font>                           
87409      	assign Sys_Pwr_WakeUp = Rx_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87411      	assign Tx_Head = Tx1_Head;
           	<font color = "green">-1-</font>                          
87412      	assign Tx_Tail = Tx1_Tail;
           <font color = "green">	==></font>
87413      	assign Tx_Vld = Tx1_Vld;
           	<font color = "red">-2-</font>                        
87414      	assign WakeUp_Rx = Rx_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87416      
           <font color = "green">-1-</font>
87417      
           <font color = "green">==></font>
87418      
           <font color = "red">-2-</font>
87419      // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87421      // Exported Structure : /Specification.Architecture.Structure
                                                                        <font color = "green">-1-</font>
87422      // ExportOption       : /verilog
           <font color = "green">==></font>
87423      
           <font color = "red">-2-</font>
87424      `timescale 1ps/1ps
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87426      	input  [15:0] I ;
           	<font color = "green">-1-</font>                 
87427      	output [1:0]  O ;
           <font color = "green">	==></font>
87428      	assign O = { ( | I [15:8] ) , ( | I [7:0] ) };
           	<font color = "red">-2-</font>                                              
87429      endmodule
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87431      `timescale 1ps/1ps
           <font color = "green">-1-</font>                  
87432      module rsnoc_z_H_R_T_Sa_U_Dp_ce694fea (
           <font color = "green">==></font>
87433      	Rx_Data
           	<font color = "red">-2-</font>       
87434      ,	Rx_Head
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87451      ,	Tx_Vld
           <font color = "green">-1-</font> 	      
87452      );
           <font color = "green">==></font>
87453      	input  [215:0] Rx_Data         ;
           	<font color = "red">-2-</font>                                
87454      	input          Rx_Head         ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (CmdRx_StrmType) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87457      	input          Rx_Vld          ;
           	<font color = "green">-1-</font>                                
87458      	input          Sys_Clk         ;
           <font color = "green">	==></font>
87459      	input          Sys_Clk_ClkS    ;
           	<font color = "red">-2-</font>                                
87460      	input          Sys_Clk_En      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87463      	input          Sys_Clk_RstN    ;
           	<font color = "green">-1-</font>                                
87464      	input          Sys_Clk_Tm      ;
           <font color = "green">	==></font>
87465      	output         Sys_Pwr_Idle    ;
           	<font color = "red">-2-</font>                                
87466      	output         Sys_Pwr_WakeUp  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87478      	wire [6:0]   u_760c    ;
           	<font color = "red">-1-</font>                        
87479      	wire [3:0]   u_8c9e    ;
           <font color = "red">	==></font>
87480      	wire         u_93c4    ;
           	<font color = "red">-2-</font>                        
87481      	wire [3:0]   u_a1a5    ;
           <font color = "red">	==></font>
87482      	wire [30:0]  u_b4b7    ;
           	<font color = "red">-3-</font>                        
87483      	wire [6:0]   u_ed9d    ;
           <font color = "red">	==></font>
87484      	wire [1:0]   u_f3c6    ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87549      	assign u_ed9d = Rx_Data [194:188];
           	<font color = "red">-1-</font>                                  
87550      	assign HasData =
           <font color = "red">	==></font>
87551      			~ Rx_Head
           			<font color = "red">-2-</font>         
87552      		|				( u_37c3 == 4'b0100 | u_37c3 == 4'b0101 | u_37c3 == 4'b0110 | u_37c3 == 4'b0111 ) & u_f3c6 == 2'b00
           <font color = "red">		==></font>
87553      				|		( u_70f0 == 4'b0000 | u_70f0 == 4'b0001 | u_70f0 == 4'b0010 | u_70f0 == 4'b0011 )
           				<font color = "red">-3-</font> 		                                                                                 
87554      					&	( u_298c == 2'b10 | u_298c == 2'b11 )
           <font color = "red">					==></font>
87555      			|		u_8c9e == 4'b1000 & ~ ( u_ed9d == 7'b0 );
           			<font color = "red">-4-</font> 		                                         
87556      	assign Rx_Rdy = HasData ? Next : Tx_Rdy;
           <font color = "red">	==></font>
87557      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-5-</font>                                                   
87558      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
87559      			DSelReg <= #1.0 ( 1'b0 );
           			<font color = "red">-6-</font>                         
87560      		else if ( RxVld & Tx_Rdy )
           <font color = "red">		==></font>
87561      			DSelReg <= #1.0 ( DSel + 1'b1 );
           			<font color = "red">-7-</font>                                
87562      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
87563      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-8-</font>  
87564      			Info1Reg <= #1.0 ( 10'b0 );
           <font color = "red">			==></font>
87565      		else if ( Rx_Vld & Rx_Rdy & Rx_Head )
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_136668">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_A_U_4d650410">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
