Optimization Goal: **Speed**\
Optimization Effort: **high**

Slice Registers: 16744 (6%)  
Slice LUTs: 22408 (16%)\
DSP48: 16 (2%)\
Max. CLK: 181.882MHz

---

## MAP: 
Device Utilization:\
Slice Registers: 16744 (6%)\
Slice Lookup Tables (LUTs): 13916 (10%)\
DSP48: 16 (2%)



Timing summary:

Timing errors: 22232  Score: 26346496  (Setup/Max: 26346496, Hold: 0)

Constraints cover 135264 paths, 0 nets, and 63681 connections

Design statistics:
   Minimum period:  10.800ns{1}   (Maximum frequency:  92.593MHz)

---

## P&R :
Timing summary:

Timing errors: 29329  Score: 38571212  (Setup/Max: 38571212, Hold: 0)

Constraints cover 135264 paths, 0 nets, and 63681 connections

Design statistics:
   Minimum period:  13.330ns{1}   (Maximum frequency:  75.019MHz)

# Other objectives
Optimization Goal: **Speed**\
Optimization Effort: **normal**

Slice Registers: 16744 (6%)  
Slice LUTs: 22408 (16%)\
DSP48: 16 (2%)\
Max CLK: 181.882MHz

Optimization Goal: **Speed**\
Optimization Effort: **fast**

Slice Registers: 16744 (6%)  
Slice LUTs: 22408 (16%)\
DSP48: 16 (2%)\
Max CLK: 71.053MHz

Optimization Goal: **Area**\
Optimization Effort: **normal**

Slice Registers: 16616 (6%)
Slice LUTs: 22408 (16%)\
DSP48: 16 (2%)\
Max CLK: 181.882MHz

Optimization Goal: **Area**\
Optimization Effort: **fast**

Slice Registers: 16616 (6%)
Slice LUTs: 22408 (16%)\
DSP48: 16 (2%)\
Maximum Frequency: 71.101MHz

Optimization Goal: **Area**\
Optimization Effort: **high**

Slice Registers: 16616 (6%)
Slice LUTs: 22408 (16%)\
DSP48: 16 (2%)\
Maximum Frequency: 181.882MHz