strict digraph "" {
	node [label="\N"];
	"1251:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9350>",
		fillcolor=springgreen,
		label="1251:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1251:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e95d0>",
		fillcolor=turquoise,
		label="1251:BL
apply_pause_delay <= 0;
store_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e132e96d0>]",
		style=filled,
		typ=Block];
	"1251:IF" -> "1251:BL"	 [cond="['TX_ACK']",
		label=TX_ACK,
		lineno=1251];
	"1255:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9450>",
		fillcolor=springgreen,
		label="1255:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1251:IF" -> "1255:IF"	 [cond="['TX_ACK']",
		label="!(TX_ACK)",
		lineno=1251];
	"1245:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12faf490>",
		clk_sens=True,
		fillcolor=gold,
		label="1245:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['FC_TX_PAUSEDATA', 'reset_int', 'FC_TX_PAUSEVALID', 'TX_ACK']"];
	"1246:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf610>",
		fillcolor=turquoise,
		label="1246:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1245:AL" -> "1246:BL"	 [cond="[]",
		lineno=None];
	"1247:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12faf090>",
		fillcolor=springgreen,
		label="1247:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1247:IF" -> "1251:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1247];
	"1247:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf0d0>",
		fillcolor=turquoise,
		label="1247:BL
apply_pause_delay <= 0;
store_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12faf110>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12faf290>]",
		style=filled,
		typ=Block];
	"1247:IF" -> "1247:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1247];
	"Leaf_1245:AL"	 [def_var="['apply_pause_delay', 'store_pause_frame']",
		label="Leaf_1245:AL"];
	"1251:BL" -> "Leaf_1245:AL"	 [cond="[]",
		lineno=None];
	"1255:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9fd0>",
		fillcolor=turquoise,
		label="1255:BL
apply_pause_delay <= 1;
store_pause_frame <= FC_TX_PAUSEDATA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9a50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e132e9e50>]",
		style=filled,
		typ=Block];
	"1255:BL" -> "Leaf_1245:AL"	 [cond="[]",
		lineno=None];
	"1246:BL" -> "1247:IF"	 [cond="[]",
		lineno=None];
	"1247:BL" -> "Leaf_1245:AL"	 [cond="[]",
		lineno=None];
	"1255:IF" -> "1255:BL"	 [cond="['FC_TX_PAUSEVALID']",
		label=FC_TX_PAUSEVALID,
		lineno=1255];
}
