INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'dataWire' is used before its declaration [C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/top.sv:14]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/top.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/MemoryArray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryArray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/reg32b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/3to8Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeToEightDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/FourToSixteenDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourToSixteenDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/TwoToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/ThirtyTwoToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SixteenToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SignExtender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/reg4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/testBench_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/regFileSim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileSim
