<session jtag_chain="USB-Blaster [2-2.2]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data hierarchy mem_select:memmap0" value="3"/>
      <single attribute="data hierarchy mycpu:cpu0" value="3"/>
      <single attribute="data hierarchy registerfile:reg0" value="3"/>
      <single attribute="data hierarchy soc" value="3"/>
      <single attribute="data hierarchy uart:uart1" value="3"/>
      <single attribute="data hierarchy uart_tx:tx0" value="3"/>
      <single attribute="data horizontal scroll position" value="15"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup hierarchy baudgen:baud0" value="3"/>
      <single attribute="setup hierarchy mem_select:memmap0" value="3"/>
      <single attribute="setup hierarchy mycpu:cpu0" value="3"/>
      <single attribute="setup hierarchy registerfile:reg0" value="3"/>
      <single attribute="setup hierarchy soc" value="3"/>
      <single attribute="setup hierarchy uart:uart1" value="3"/>
      <single attribute="setup hierarchy uart_tx:tx0" value="3"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="16"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="8160"/>
      <multi attribute="timebars" size="0" value=""/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2015/01/11 15:29:48  #0">
      <clock name="mycpu:cpu0|clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="mem_select:memmap0|encoder" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|flash" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|invalid" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|led_matrix" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|monitor" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial0" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial1" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial2" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|sram" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|switch" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrsel" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|bytectl" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ir[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mdrsel" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|rst_n" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|write_out" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="mem_select:memmap0|encoder" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|flash" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|invalid" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|led_matrix" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|monitor" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial0" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial1" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial2" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|sram" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|switch" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrsel" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|bytectl" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ir[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mdrsel" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|rst_n" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|write_out" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="mem_select:memmap0|encoder" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|flash" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|invalid" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|led_matrix" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|monitor" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial0" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial1" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|serial2" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|sram" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_select:memmap0|switch" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrsel" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|bytectl" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ccr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|ir[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|ir[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mdrsel" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[10][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[13][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[14][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[28][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[29][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[30][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[31][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|rst_n" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|write_out" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|addrbus" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|addrsel"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|mdrsel"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|bytectl"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|write_out"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|rst_n"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|led_matrix"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|switch"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|encoder"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|serial0"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|serial1"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|serial2"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|sram"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|flash"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|invalid"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|monitor"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|ir" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|ccr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[10]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[13]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[14]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[28]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[29]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[30]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[31]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|addrbus" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|mdrsel"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|addrsel"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|rst_n"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|write_out"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|led_matrix"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|serial1"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|serial0"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|sram"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|encoder"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|monitor"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|ccr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ccr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|ir" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|ir[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|bytectl"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[13]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[13][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[14]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[14][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[28]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[28][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[29]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[29][0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_select:memmap0|serial2"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|switch"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|invalid"/>
          <net is_signal_inverted="no" name="mem_select:memmap0|flash"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[31]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[31][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[30]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[30][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[10]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[10][0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2015/01/11 15:29:48  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="256" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'mycpu:cpu0|addrbus[0]' == low &amp;&amp; 'mycpu:cpu0|addrbus[10]' == high &amp;&amp; 'mycpu:cpu0|addrbus[11]' == low &amp;&amp; 'mycpu:cpu0|addrbus[12]' == low &amp;&amp; 'mycpu:cpu0|addrbus[13]' == low &amp;&amp; 'mycpu:cpu0|addrbus[14]' == low &amp;&amp; 'mycpu:cpu0|addrbus[15]' == low &amp;&amp; 'mycpu:cpu0|addrbus[16]' == low &amp;&amp; 'mycpu:cpu0|addrbus[17]' == low &amp;&amp; 'mycpu:cpu0|addrbus[18]' == low &amp;&amp; 'mycpu:cpu0|addrbus[19]' == low &amp;&amp; 'mycpu:cpu0|addrbus[1]' == high &amp;&amp; 'mycpu:cpu0|addrbus[20]' == low &amp;&amp; 'mycpu:cpu0|addrbus[21]' == low &amp;&amp; 'mycpu:cpu0|addrbus[22]' == high &amp;&amp; 'mycpu:cpu0|addrbus[23]' == high &amp;&amp; 'mycpu:cpu0|addrbus[24]' == high &amp;&amp; 'mycpu:cpu0|addrbus[25]' == high &amp;&amp; 'mycpu:cpu0|addrbus[26]' == high &amp;&amp; 'mycpu:cpu0|addrbus[27]' == high &amp;&amp; 'mycpu:cpu0|addrbus[28]' == high &amp;&amp; 'mycpu:cpu0|addrbus[29]' == high &amp;&amp; 'mycpu:cpu0|addrbus[2]' == low &amp;&amp; 'mycpu:cpu0|addrbus[30]' == high &amp;&amp; 'mycpu:cpu0|addrbus[31]' == high &amp;&amp; 'mycpu:cpu0|addrbus[3]' == high &amp;&amp; 'mycpu:cpu0|addrbus[4]' == high &amp;&amp; 'mycpu:cpu0|addrbus[5]' == high &amp;&amp; 'mycpu:cpu0|addrbus[6]' == high &amp;&amp; 'mycpu:cpu0|addrbus[7]' == high &amp;&amp; 'mycpu:cpu0|addrbus[8]' == low &amp;&amp; 'mycpu:cpu0|addrbus[9]' == low
            <power_up enabled="yes">
            </power_up>
            <op_node>
              <op_node left="515" top="217" type="Advanced Trigger Level Result"/>
            </op_node>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0011011111111111111111111111111111111011111000000000000000011111111111111110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">'mycpu:cpu0|addrbus[0]' == low &amp;&amp; 'mycpu:cpu0|addrbus[10]' == low &amp;&amp; 'mycpu:cpu0|addrbus[11]' == low &amp;&amp; 'mycpu:cpu0|addrbus[12]' == low &amp;&amp; 'mycpu:cpu0|addrbus[13]' == low &amp;&amp; 'mycpu:cpu0|addrbus[14]' == low &amp;&amp; 'mycpu:cpu0|addrbus[15]' == low &amp;&amp; 'mycpu:cpu0|addrbus[16]' == low &amp;&amp; 'mycpu:cpu0|addrbus[17]' == low &amp;&amp; 'mycpu:cpu0|addrbus[18]' == low &amp;&amp; 'mycpu:cpu0|addrbus[19]' == low &amp;&amp; 'mycpu:cpu0|addrbus[1]' == high &amp;&amp; 'mycpu:cpu0|addrbus[20]' == low &amp;&amp; 'mycpu:cpu0|addrbus[21]' == low &amp;&amp; 'mycpu:cpu0|addrbus[22]' == high &amp;&amp; 'mycpu:cpu0|addrbus[23]' == high &amp;&amp; 'mycpu:cpu0|addrbus[24]' == high &amp;&amp; 'mycpu:cpu0|addrbus[25]' == high &amp;&amp; 'mycpu:cpu0|addrbus[26]' == high &amp;&amp; 'mycpu:cpu0|addrbus[27]' == high &amp;&amp; 'mycpu:cpu0|addrbus[28]' == high &amp;&amp; 'mycpu:cpu0|addrbus[29]' == high &amp;&amp; 'mycpu:cpu0|addrbus[2]' == low &amp;&amp; 'mycpu:cpu0|addrbus[30]' == high &amp;&amp; 'mycpu:cpu0|addrbus[31]' == high &amp;&amp; 'mycpu:cpu0|addrbus[3]' == low &amp;&amp; 'mycpu:cpu0|addrbus[4]' == high &amp;&amp; 'mycpu:cpu0|addrbus[5]' == high &amp;&amp; 'mycpu:cpu0|addrbus[6]' == high &amp;&amp; 'mycpu:cpu0|addrbus[7]' == low &amp;&amp; 'mycpu:cpu0|addrbus[8]' == high &amp;&amp; 'mycpu:cpu0|addrbus[9]' == high
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">'mycpu:cpu0|addrbus[0]' == low &amp;&amp; 'mycpu:cpu0|addrbus[10]' == low &amp;&amp; 'mycpu:cpu0|addrbus[11]' == low &amp;&amp; 'mycpu:cpu0|addrbus[12]' == low &amp;&amp; 'mycpu:cpu0|addrbus[13]' == low &amp;&amp; 'mycpu:cpu0|addrbus[14]' == low &amp;&amp; 'mycpu:cpu0|addrbus[15]' == low &amp;&amp; 'mycpu:cpu0|addrbus[16]' == low &amp;&amp; 'mycpu:cpu0|addrbus[17]' == low &amp;&amp; 'mycpu:cpu0|addrbus[18]' == high &amp;&amp; 'mycpu:cpu0|addrbus[19]' == high &amp;&amp; 'mycpu:cpu0|addrbus[1]' == low &amp;&amp; 'mycpu:cpu0|addrbus[20]' == high &amp;&amp; 'mycpu:cpu0|addrbus[21]' == high &amp;&amp; 'mycpu:cpu0|addrbus[22]' == high &amp;&amp; 'mycpu:cpu0|addrbus[23]' == high &amp;&amp; 'mycpu:cpu0|addrbus[24]' == high &amp;&amp; 'mycpu:cpu0|addrbus[25]' == high &amp;&amp; 'mycpu:cpu0|addrbus[26]' == high &amp;&amp; 'mycpu:cpu0|addrbus[27]' == high &amp;&amp; 'mycpu:cpu0|addrbus[28]' == low &amp;&amp; 'mycpu:cpu0|addrbus[29]' == low &amp;&amp; 'mycpu:cpu0|addrbus[2]' == high &amp;&amp; 'mycpu:cpu0|addrbus[30]' == low &amp;&amp; 'mycpu:cpu0|addrbus[31]' == low &amp;&amp; 'mycpu:cpu0|addrbus[3]' == high &amp;&amp; 'mycpu:cpu0|addrbus[4]' == high &amp;&amp; 'mycpu:cpu0|addrbus[5]' == high &amp;&amp; 'mycpu:cpu0|addrbus[6]' == high &amp;&amp; 'mycpu:cpu0|addrbus[7]' == low &amp;&amp; 'mycpu:cpu0|addrbus[8]' == high &amp;&amp; 'mycpu:cpu0|addrbus[9]' == high
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="2"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,140,74,68,70,88,88,98,98,142,119,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1328,966"/>
    <multi attribute="jtag widget size" size="2" value="433,145"/>
  </global_info>
</session>
