/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [36:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  reg [9:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  reg [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [14:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [2:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[92] ? in_data[55] : in_data[76]);
  assign celloutsig_0_32z = !(celloutsig_0_28z[6] ? celloutsig_0_30z : celloutsig_0_10z);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_2z[1]);
  assign celloutsig_0_37z = !(celloutsig_0_36z ? celloutsig_0_22z[2] : celloutsig_0_7z[3]);
  assign celloutsig_1_1z = !(in_data[183] ? in_data[143] : celloutsig_1_0z[1]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? in_data[125] : in_data[97]);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? in_data[113] : celloutsig_1_0z[5]);
  assign celloutsig_1_10z = !(celloutsig_1_5z[3] ? celloutsig_1_2z : celloutsig_1_4z[4]);
  assign celloutsig_1_17z = !(celloutsig_1_1z ? celloutsig_1_15z[0] : celloutsig_1_3z);
  assign celloutsig_1_19z = !(in_data[103] ? celloutsig_1_15z[1] : celloutsig_1_17z);
  assign celloutsig_0_8z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_9z = !(celloutsig_0_8z ? celloutsig_0_6z[0] : celloutsig_0_2z[3]);
  assign celloutsig_0_11z = !(celloutsig_0_2z[4] ? celloutsig_0_2z[0] : celloutsig_0_7z[4]);
  assign celloutsig_0_16z = !(celloutsig_0_14z[6] ? celloutsig_0_5z : celloutsig_0_10z);
  assign celloutsig_0_18z = !(celloutsig_0_9z ? celloutsig_0_12z[1] : celloutsig_0_1z);
  assign celloutsig_0_33z = { celloutsig_0_25z, celloutsig_0_7z } + { celloutsig_0_28z[1], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[148:141] + in_data[190:183];
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } + in_data[57:48];
  assign celloutsig_0_15z = in_data[82:76] + celloutsig_0_12z[7:1];
  assign celloutsig_0_19z = { celloutsig_0_14z[35:21], celloutsig_0_11z, celloutsig_0_1z } + { celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_22z = in_data[64:54] + { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_30z = celloutsig_0_29z & ~(celloutsig_0_15z[2]);
  assign celloutsig_0_36z = celloutsig_0_30z & ~(celloutsig_0_19z[11]);
  assign celloutsig_0_38z = celloutsig_0_37z & ~(celloutsig_0_33z[5]);
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_1z);
  assign celloutsig_0_47z = celloutsig_0_32z & ~(celloutsig_0_30z);
  assign celloutsig_0_5z = celloutsig_0_1z & ~(in_data[38]);
  assign celloutsig_1_18z = celloutsig_1_3z & ~(celloutsig_1_10z);
  assign celloutsig_0_10z = celloutsig_0_0z & ~(celloutsig_0_8z);
  assign celloutsig_0_1z = in_data[4] & ~(in_data[86]);
  assign celloutsig_0_17z = in_data[82] & ~(celloutsig_0_4z);
  assign celloutsig_0_23z = celloutsig_0_5z & ~(celloutsig_0_22z[3]);
  assign celloutsig_0_27z = celloutsig_0_15z[6] & ~(celloutsig_0_25z[8]);
  assign celloutsig_0_29z = celloutsig_0_27z & ~(celloutsig_0_23z);
  assign celloutsig_0_46z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_38z } - { celloutsig_0_25z[9:1], celloutsig_0_36z };
  assign celloutsig_1_4z = celloutsig_1_0z[7:2] - { in_data[186:184], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } - { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_14z - celloutsig_1_14z;
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z } - { celloutsig_0_6z[7:4], celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[26:20], celloutsig_0_5z } - celloutsig_0_2z;
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_7z } - { in_data[67:54], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[74:67] - { in_data[69:63], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z } - celloutsig_0_22z[10:8];
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_14z = celloutsig_1_0z[5:3];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_25z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_22z[9:2], celloutsig_0_16z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_28z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_28z = { celloutsig_0_14z[10:0], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
