{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725197570709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725197570710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  1 16:32:50 2024 " "Processing started: Sun Sep  1 16:32:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725197570710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197570710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pre_accelerators -c pre_accelerators " "Command: quartus_map --read_settings_files=on --write_settings_files=off pre_accelerators -c pre_accelerators" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197570710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725197571655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725197571656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segDecoder-dfl " "Found design unit 1: segDecoder-dfl" {  } { { "../../ModelSim/DUT/segDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581689 ""} { "Info" "ISGN_ENTITY_NAME" "1 segDecoder " "Found entity 1: segDecoder" {  } { { "../../ModelSim/DUT/segDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPI-structure " "Found design unit 1: GPI-structure" {  } { { "../../ModelSim/DUT/GPI.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581692 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPI " "Found entity 1: GPI" {  } { { "../../ModelSim/DUT/GPI.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/optaddressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/optaddressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OptAddrDecoder-structure " "Found design unit 1: OptAddrDecoder-structure" {  } { { "../../ModelSim/DUT/OptAddressDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581695 ""} { "Info" "ISGN_ENTITY_NAME" "1 OptAddrDecoder " "Found entity 1: OptAddrDecoder" {  } { { "../../ModelSim/DUT/OptAddressDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPO-structure " "Found design unit 1: GPO-structure" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581698 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPO " "Found entity 1: GPO" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpio_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpio_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO_handler-dfl " "Found design unit 1: GPIO_handler-dfl" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581701 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO_handler " "Found entity 1: GPIO_handler" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCU-arch " "Found design unit 1: MCU-arch" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581704 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../../ModelSim/DUT/aux_package.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Behavioral " "Found design unit 1: Divider-Behavioral" {  } { { "../../ModelSim/DUT/divider.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581711 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../../ModelSim/DUT/divider.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Found design unit 1: MIPS-structure" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581714 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/ifetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Found design unit 1: Ifetch-behavior" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581717 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/idecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/idecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Found design unit 1: Idecode-behavior" {  } { { "../../ModelSim/DUT/IDECODE.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Found entity 1: Idecode" {  } { { "../../ModelSim/DUT/IDECODE.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Found design unit 1: Execute-behavior" {  } { { "../../ModelSim/DUT/EXECUTE.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "../../ModelSim/DUT/EXECUTE.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Found design unit 1: dmemory-behavior" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581726 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "../../ModelSim/DUT/CONTROL.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581729 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../ModelSim/DUT/CONTROL.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-rtl " "Found design unit 1: pll2-rtl" {  } { { "pll2.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581732 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197581737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197581737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU " "Elaborating entity \"MCU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725197581843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX0 MCU.vhd(39) " "Verilog HDL or VHDL warning at MCU.vhd(39): object \"HEX0\" assigned a value but never read" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725197581845 "|MCU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1 MCU.vhd(39) " "Verilog HDL or VHDL warning at MCU.vhd(39): object \"HEX1\" assigned a value but never read" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725197581845 "|MCU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX2 MCU.vhd(39) " "Verilog HDL or VHDL warning at MCU.vhd(39): object \"HEX2\" assigned a value but never read" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725197581846 "|MCU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX3 MCU.vhd(39) " "Verilog HDL or VHDL warning at MCU.vhd(39): object \"HEX3\" assigned a value but never read" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725197581846 "|MCU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX4 MCU.vhd(39) " "Verilog HDL or VHDL warning at MCU.vhd(39): object \"HEX4\" assigned a value but never read" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725197581846 "|MCU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SW MCU.vhd(40) " "VHDL Signal Declaration warning at MCU.vhd(40): used implicit default value for signal \"SW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725197581846 "|MCU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:pll0 " "Elaborating entity \"pll2\" for hierarchy \"pll2:pll0\"" {  } { { "../../ModelSim/DUT/MCU.vhd" "pll0" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197581870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_0002 pll2:pll0\|pll2_0002:pll2_inst " "Elaborating entity \"pll2_0002\" for hierarchy \"pll2:pll0\|pll2_0002:pll2_inst\"" {  } { { "pll2.vhd" "pll2_inst" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197581878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "altera_pll_i" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197581929 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1725197581946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197581957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197581958 ""}  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725197581958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:cpu " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:cpu\"" {  } { { "../../ModelSim/DUT/MCU.vhd" "cpu" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197581961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch MIPS:cpu\|Ifetch:IFE " "Elaborating entity \"Ifetch\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "IFE" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197581986 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_if IFETCH.VHD(40) " "Verilog HDL or VHDL warning at IFETCH.VHD(40): object \"clock_if\" assigned a value but never read" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725197581988 "|MCU|MIPS:cpu|Ifetch:IFE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "inst_memory" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborated megafunction instantiation \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory " "Instantiated megafunction \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\ITCM.hex " "Parameter \"init_file\" = \"C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\ITCM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582086 ""}  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725197582086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gde4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gde4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gde4 " "Found entity 1: altsyncram_gde4" {  } { { "db/altsyncram_gde4.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197582150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197582150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gde4 MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated " "Elaborating entity \"altsyncram_gde4\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnc3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnc3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnc3 " "Found entity 1: altsyncram_cnc3" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197582234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197582234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnc3 MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1 " "Elaborating entity \"altsyncram_cnc3\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\"" {  } { { "db/altsyncram_gde4.tdf" "altsyncram1" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582235 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "ITCM.hex " "Byte addressed memory initialization file \"ITCM.hex\" was read in the word-addressed format" {  } { { "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/ITCM.hex" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/ITCM.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1725197582241 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 177 C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/ITCM.hex " "Memory depth (1024) in the design file differs from memory depth (177) in the Memory Initialization File \"C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/ITCM.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../../ModelSim/DUT/IFETCH.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD" 58 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1725197582242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gde4.tdf" "mgl_prim2" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gde4.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230259021 " "Parameter \"NODE_NAME\" = \"1230259021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197582476 ""}  } { { "db/altsyncram_gde4.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725197582476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197582987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode MIPS:cpu\|Idecode:ID " "Elaborating entity \"Idecode\" for hierarchy \"MIPS:cpu\|Idecode:ID\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "ID" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control MIPS:cpu\|control:CTL " "Elaborating entity \"control\" for hierarchy \"MIPS:cpu\|control:CTL\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "CTL" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute MIPS:cpu\|Execute:EXE " "Elaborating entity \"Execute\" for hierarchy \"MIPS:cpu\|Execute:EXE\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "EXE" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory MIPS:cpu\|dmemory:MEM " "Elaborating entity \"dmemory\" for hierarchy \"MIPS:cpu\|dmemory:MEM\"" {  } { { "../../ModelSim/DUT/MIPS.vhd" "MEM" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "data_memory" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory " "Elaborated megafunction instantiation \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 39 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory " "Instantiated megafunction \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\dmemory.hex " "Parameter \"init_file\" = \"C:\\Users\\user\\Documents\\GitHub\\Arch-Lab-\\final project\\MARS files\\MIPS single cycle Architecture\\ModelSim\\L1_Caches\\our tests\\dmemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583260 ""}  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 39 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725197583260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9rg4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9rg4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9rg4 " "Found entity 1: altsyncram_9rg4" {  } { { "db/altsyncram_9rg4.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197583321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9rg4 MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated " "Elaborating entity \"altsyncram_9rg4\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iae3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iae3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iae3 " "Found entity 1: altsyncram_iae3" {  } { { "db/altsyncram_iae3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_iae3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197583398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iae3 MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|altsyncram_iae3:altsyncram1 " "Elaborating entity \"altsyncram_iae3\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|altsyncram_iae3:altsyncram1\"" {  } { { "db/altsyncram_9rg4.tdf" "altsyncram1" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583398 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "dmemory.hex " "Byte addressed memory initialization file \"dmemory.hex\" was read in the word-addressed format" {  } { { "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1725197583404 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 4093 C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex " "Memory depth (1024) in the design file differs from memory depth (4093) in the Memory Initialization File \"C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "../../ModelSim/DUT/DMEMORY.VHD" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD" 39 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1725197583411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9rg4.tdf" "mgl_prim2" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9rg4.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPS:cpu\|dmemory:MEM\|altsyncram:data_memory\|altsyncram_9rg4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146372941 " "Parameter \"NODE_NAME\" = \"1146372941\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197583479 ""}  } { { "db/altsyncram_9rg4.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725197583479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_handler GPIO_handler:GPIO " "Elaborating entity \"GPIO_handler\" for hierarchy \"GPIO_handler:GPIO\"" {  } { { "../../ModelSim/DUT/MCU.vhd" "GPIO" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CS_KEY GPIO_handler.vhd(37) " "Verilog HDL or VHDL warning at GPIO_handler.vhd(37): object \"CS_KEY\" assigned a value but never read" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725197583490 "|MCU|GPIO_handler:GPIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OptAddrDecoder GPIO_handler:GPIO\|OptAddrDecoder:ADecoder " "Elaborating entity \"OptAddrDecoder\" for hierarchy \"GPIO_handler:GPIO\|OptAddrDecoder:ADecoder\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "ADecoder" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPO GPIO_handler:GPIO\|GPO:HEX0_inst " "Elaborating entity \"GPO\" for hierarchy \"GPIO_handler:GPIO\|GPO:HEX0_inst\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "HEX0_inst" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Latch_en GPO.vhd(33) " "VHDL Process Statement warning at GPO.vhd(33): signal \"Latch_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725197583511 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data GPO.vhd(34) " "VHDL Process Statement warning at GPO.vhd(34): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725197583512 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Latch_IO GPO.vhd(28) " "VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable \"Latch_IO\", which holds its previous value in one or more paths through the process" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725197583512 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[0\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[0\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583512 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[1\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[1\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583512 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[2\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[2\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583513 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[3\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[3\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583513 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[4\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[4\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583513 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[5\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[5\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583513 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[6\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[6\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583513 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[7\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[7\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583513 "|MCU|GPIO_handler:GPIO|GPO:HEX0_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segDecoder GPIO_handler:GPIO\|GPO:HEX0_inst\|segDecoder:\\SEG:segDec " "Elaborating entity \"segDecoder\" for hierarchy \"GPIO_handler:GPIO\|GPO:HEX0_inst\|segDecoder:\\SEG:segDec\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "\\SEG:segDec" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPO GPIO_handler:GPIO\|GPO:LEDR_inst " "Elaborating entity \"GPO\" for hierarchy \"GPIO_handler:GPIO\|GPO:LEDR_inst\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "LEDR_inst" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583547 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Latch_en GPO.vhd(33) " "VHDL Process Statement warning at GPO.vhd(33): signal \"Latch_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725197583548 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data GPO.vhd(34) " "VHDL Process Statement warning at GPO.vhd(34): signal \"Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725197583548 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Latch_IO GPO.vhd(28) " "VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable \"Latch_IO\", which holds its previous value in one or more paths through the process" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725197583548 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[0\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[0\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583548 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[1\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[1\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583549 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[2\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[2\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583549 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[3\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[3\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583549 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[4\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[4\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583549 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[5\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[5\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583549 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[6\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[6\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583549 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Latch_IO\[7\] GPO.vhd(28) " "Inferred latch for \"Latch_IO\[7\]\" at GPO.vhd(28)" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197583549 "|MCU|GPIO_handler:GPIO|GPO:LEDR_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPI GPIO_handler:GPIO\|GPI:SW_inst " "Elaborating entity \"GPI\" for hierarchy \"GPIO_handler:GPIO\|GPI:SW_inst\"" {  } { { "../../ModelSim/DUT/GPIO_handler.vhd" "SW_inst" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197583556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_fop.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_fop.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_fop " "Found entity 1: sld_ela_trigger_fop" {  } { { "db/sld_ela_trigger_fop.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_ela_trigger_fop.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197585115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197585115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd " "Found entity 1: sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd" {  } { { "db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197586243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197586243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk84 " "Found entity 1: altsyncram_vk84" {  } { { "db/altsyncram_vk84.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_vk84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197592616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197592616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nai " "Found entity 1: cntr_nai" {  } { { "db/cntr_nai.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_nai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197593841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197593841 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197594315 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725197594598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.01.16:33:18 Progress: Loading sld42afd3ef/alt_sld_fab_wrapper_hw.tcl " "2024.09.01.16:33:18 Progress: Loading sld42afd3ef/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197598576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197601412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197601549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197605006 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197605130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197605258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197605419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197605425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197605426 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1725197606124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld42afd3ef/alt_sld_fab.v" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197606412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197606412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197606544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197606544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197606561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197606561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197606640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197606640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197606761 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197606761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197606761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725197606847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197606847 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[31\]\" " "Converted tri-state node \"DataBus\[31\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[30\]\" " "Converted tri-state node \"DataBus\[30\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[29\]\" " "Converted tri-state node \"DataBus\[29\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[28\]\" " "Converted tri-state node \"DataBus\[28\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[27\]\" " "Converted tri-state node \"DataBus\[27\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[26\]\" " "Converted tri-state node \"DataBus\[26\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[25\]\" " "Converted tri-state node \"DataBus\[25\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[24\]\" " "Converted tri-state node \"DataBus\[24\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[23\]\" " "Converted tri-state node \"DataBus\[23\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[22\]\" " "Converted tri-state node \"DataBus\[22\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[21\]\" " "Converted tri-state node \"DataBus\[21\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[20\]\" " "Converted tri-state node \"DataBus\[20\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[19\]\" " "Converted tri-state node \"DataBus\[19\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[18\]\" " "Converted tri-state node \"DataBus\[18\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[17\]\" " "Converted tri-state node \"DataBus\[17\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[16\]\" " "Converted tri-state node \"DataBus\[16\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[15\]\" " "Converted tri-state node \"DataBus\[15\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[14\]\" " "Converted tri-state node \"DataBus\[14\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[13\]\" " "Converted tri-state node \"DataBus\[13\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[12\]\" " "Converted tri-state node \"DataBus\[12\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[11\]\" " "Converted tri-state node \"DataBus\[11\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[10\]\" " "Converted tri-state node \"DataBus\[10\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[9\]\" " "Converted tri-state node \"DataBus\[9\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[8\]\" " "Converted tri-state node \"DataBus\[8\]\" into a selector" {  } { { "../../ModelSim/DUT/MIPS.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[7\]\" " "Converted tri-state node \"DataBus\[7\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[6\]\" " "Converted tri-state node \"DataBus\[6\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[5\]\" " "Converted tri-state node \"DataBus\[5\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[4\]\" " "Converted tri-state node \"DataBus\[4\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[3\]\" " "Converted tri-state node \"DataBus\[3\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[2\]\" " "Converted tri-state node \"DataBus\[2\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[1\]\" " "Converted tri-state node \"DataBus\[1\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataBus\[0\]\" " "Converted tri-state node \"DataBus\[0\]\" into a selector" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1725197610232 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725197610232 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[1\] GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[1\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[1\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[1\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[0\] GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[0\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[0\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[0\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[2\] GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[2\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[2\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[2\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[3\] GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[3\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[3\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[3\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[0\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[0\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[0\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[0\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[0\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[0\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[0\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[0\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[1\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[1\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[1\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[1\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[1\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[1\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[1\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[1\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[2\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[2\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[2\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[2\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[2\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[2\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[2\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[2\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[3\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[3\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[3\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[3\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[3\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[3\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[3\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[3\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[4\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[4\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[4\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[4\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[4\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[4\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[4\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[4\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[4\] GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[4\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[4\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[4\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[5\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[5\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[5\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[5\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[5\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[5\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[5\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[5\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[5\] GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[5\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[5\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[5\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[6\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[6\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[6\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[6\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[6\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[6\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[6\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[6\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[6\] GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[6\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[6\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[6\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[7\] GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[7\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX1_inst\|Latch_IO\[7\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[7\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[7\] GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[7\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX3_inst\|Latch_IO\[7\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[7\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[7\] GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[7\] " "Duplicate LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[7\]\" merged with LATCH primitive \"GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[7\]\"" {  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725197616268 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1725197616268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[1\] " "Latch GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616303 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[0\] " "Latch GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616303 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[2\] " "Latch GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616303 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[3\] " "Latch GPIO_handler:GPIO\|GPO:HEX5_inst\|Latch_IO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616303 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[0\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616303 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[1\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616303 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[2\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616303 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[3\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[4\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[5\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[6\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:LEDR_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[0\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[0\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[1\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616304 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[1\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[2\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[2\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[3\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[3\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[4\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[4\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[4\] " "Latch GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616305 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[5\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[5\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[5\] " "Latch GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[6\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[6\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[6\] " "Latch GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX0_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX2_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616306 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[7\] " "Latch GPIO_handler:GPIO\|GPO:HEX4_inst\|Latch_IO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal MIPS:cpu\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_gde4:auto_generated\|altsyncram_cnc3:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_cnc3.tdf" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725197616307 ""}  } { { "../../ModelSim/DUT/GPO.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725197616307 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725197618666 "|MCU|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "../../ModelSim/DUT/MCU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725197618666 "|MCU|PC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725197618666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197618933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197627673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197635639 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 859 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 859 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1725197639129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725197639446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725197639446 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll2:pll0\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1725197640140 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1725197640140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9892 " "Implemented 9892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725197640792 ""} { "Info" "ICUT_CUT_TM_OPINS" "263 " "Implemented 263 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725197640792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9143 " "Implemented 9143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725197640792 ""} { "Info" "ICUT_CUT_TM_RAMS" "477 " "Implemented 477 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725197640792 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725197640792 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725197640792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725197640792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5075 " "Peak virtual memory: 5075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725197640905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  1 16:34:00 2024 " "Processing ended: Sun Sep  1 16:34:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725197640905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725197640905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725197640905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725197640905 ""}
