module module_0 (
    output logic id_1,
    input [{  id_1  ,  id_1  } : id_1] id_2,
    input id_3,
    input id_4,
    input [id_1 : (  id_3  )] id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output [id_2  -  id_8 : id_6] id_10
);
  id_11 id_12 (
      .id_8 ({1}),
      .id_10(id_3)
  );
endmodule
