*design* DebussyLib (btIdent Verdi_V-2023.12-SP2)
Command arguments:
    +define+verilog
    -sverilog
    -f ../00_src/flist.f
        ../00_src/mux_4to1.sv
        ../00_src/register_nor.sv
        ../00_src/decode_buf.sv
        ../00_src/input_bank.sv
        ../00_src/output_bank.sv
        ../00_src/dmem.sv
        ../00_src/out_mux.sv
        ../00_src/LSU.sv
        ../01_tb/testbench.sv
    design_test.fsdb


*Warning* too many digits in hexadecimal
"../01_tb/testbench.sv", 111: 
Highest level modules:
design_test

Total	0 error(s),   1 warning(s)
