#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b3cdb2fe60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b3cdb6c5e0_0 .net "PC", 31 0, v000001b3cdb672a0_0;  1 drivers
v000001b3cdb6ace0_0 .var "clk", 0 0;
v000001b3cdb6ac40_0 .net "clkout", 0 0, L_000001b3cdbf2ec0;  1 drivers
v000001b3cdb6c360_0 .net "cycles_consumed", 31 0, v000001b3cdb68950_0;  1 drivers
v000001b3cdb6bc80_0 .var "rst", 0 0;
S_000001b3cdb30180 .scope module, "cpu" "processor" 2 31, 3 4 0, S_000001b3cdb2fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b3cdb44d20 .param/l "RType" 0 4 2, C4<000000>;
P_000001b3cdb44d58 .param/l "add" 0 4 5, C4<100000>;
P_000001b3cdb44d90 .param/l "addi" 0 4 8, C4<001000>;
P_000001b3cdb44dc8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b3cdb44e00 .param/l "and_" 0 4 5, C4<100100>;
P_000001b3cdb44e38 .param/l "andi" 0 4 8, C4<001100>;
P_000001b3cdb44e70 .param/l "beq" 0 4 10, C4<000100>;
P_000001b3cdb44ea8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b3cdb44ee0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001b3cdb44f18 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b3cdb44f50 .param/l "j" 0 4 12, C4<000010>;
P_000001b3cdb44f88 .param/l "jal" 0 4 12, C4<000011>;
P_000001b3cdb44fc0 .param/l "jr" 0 4 6, C4<001000>;
P_000001b3cdb44ff8 .param/l "lw" 0 4 8, C4<100011>;
P_000001b3cdb45030 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b3cdb45068 .param/l "or_" 0 4 5, C4<100101>;
P_000001b3cdb450a0 .param/l "ori" 0 4 8, C4<001101>;
P_000001b3cdb450d8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b3cdb45110 .param/l "sll" 0 4 6, C4<000000>;
P_000001b3cdb45148 .param/l "slt" 0 4 5, C4<101010>;
P_000001b3cdb45180 .param/l "slti" 0 4 8, C4<101010>;
P_000001b3cdb451b8 .param/l "srl" 0 4 6, C4<000010>;
P_000001b3cdb451f0 .param/l "sub" 0 4 5, C4<100010>;
P_000001b3cdb45228 .param/l "subu" 0 4 5, C4<100011>;
P_000001b3cdb45260 .param/l "sw" 0 4 8, C4<101011>;
P_000001b3cdb45298 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b3cdb452d0 .param/l "xori" 0 4 8, C4<001110>;
L_000001b3cdb15fd0 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf2de0 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf3160 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf2c90 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf3710 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf3550 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf2e50 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf31d0 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf2ec0 .functor OR 1, v000001b3cdb6ace0_0, v000001b3cdb34280_0, C4<0>, C4<0>;
L_000001b3cdbf35c0 .functor OR 1, L_000001b3cdb6ad80, L_000001b3cdb6b640, C4<0>, C4<0>;
L_000001b3cdbf3320 .functor AND 1, L_000001b3cdb6c680, L_000001b3cdb6b3c0, C4<1>, C4<1>;
L_000001b3cdbf39b0 .functor NOT 1, v000001b3cdb6bc80_0, C4<0>, C4<0>, C4<0>;
L_000001b3cdbf3780 .functor OR 1, L_000001b3cdc090c0, L_000001b3cdc08300, C4<0>, C4<0>;
L_000001b3cdbf3b70 .functor OR 1, L_000001b3cdbf3780, L_000001b3cdc08e40, C4<0>, C4<0>;
L_000001b3cdbf3240 .functor OR 1, L_000001b3cdc08da0, L_000001b3cdc09160, C4<0>, C4<0>;
L_000001b3cdbf3390 .functor AND 1, L_000001b3cdc09700, L_000001b3cdbf3240, C4<1>, C4<1>;
L_000001b3cdbf3470 .functor OR 1, L_000001b3cdc09520, L_000001b3cdc095c0, C4<0>, C4<0>;
L_000001b3cdbf2f30 .functor AND 1, L_000001b3cdc092a0, L_000001b3cdbf3470, C4<1>, C4<1>;
L_000001b3cdbf2d00 .functor NOT 1, L_000001b3cdbf2ec0, C4<0>, C4<0>, C4<0>;
v000001b3cdb65cc0_0 .net "ALUOp", 3 0, v000001b3cdb34500_0;  1 drivers
v000001b3cdb65fe0_0 .net "ALUResult", 31 0, v000001b3cdb64bb0_0;  1 drivers
v000001b3cdb66440_0 .net "ALUSrc", 0 0, v000001b3cdb348c0_0;  1 drivers
v000001b3cdb66a80_0 .net "ALUin2", 31 0, L_000001b3cdc097a0;  1 drivers
v000001b3cdb66080_0 .net "MemReadEn", 0 0, v000001b3cdb34000_0;  1 drivers
v000001b3cdb66620_0 .net "MemWriteEn", 0 0, v000001b3cdb332e0_0;  1 drivers
v000001b3cdb67160_0 .net "MemtoReg", 0 0, v000001b3cdb34820_0;  1 drivers
v000001b3cdb66ee0_0 .net "PC", 31 0, v000001b3cdb672a0_0;  alias, 1 drivers
v000001b3cdb65860_0 .net "PCPlus1", 31 0, L_000001b3cdb6b1e0;  1 drivers
v000001b3cdb67200_0 .net "PCsrc", 1 0, v000001b3cdb64b10_0;  1 drivers
v000001b3cdb670c0_0 .net "RegDst", 0 0, v000001b3cdb341e0_0;  1 drivers
v000001b3cdb664e0_0 .net "RegWriteEn", 0 0, v000001b3cdb32e80_0;  1 drivers
v000001b3cdb66580_0 .net "WriteRegister", 4 0, L_000001b3cdc09200;  1 drivers
v000001b3cdb666c0_0 .net *"_ivl_0", 0 0, L_000001b3cdb15fd0;  1 drivers
L_000001b3cdbaac80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb66760_0 .net/2u *"_ivl_10", 4 0, L_000001b3cdbaac80;  1 drivers
L_000001b3cdbab070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb66800_0 .net *"_ivl_101", 15 0, L_000001b3cdbab070;  1 drivers
v000001b3cdb65c20_0 .net *"_ivl_102", 31 0, L_000001b3cdb6ae20;  1 drivers
L_000001b3cdbab0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb66120_0 .net *"_ivl_105", 25 0, L_000001b3cdbab0b8;  1 drivers
L_000001b3cdbab100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb65a40_0 .net/2u *"_ivl_106", 31 0, L_000001b3cdbab100;  1 drivers
v000001b3cdb66da0_0 .net *"_ivl_108", 0 0, L_000001b3cdb6c680;  1 drivers
L_000001b3cdbab148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb65720_0 .net/2u *"_ivl_110", 5 0, L_000001b3cdbab148;  1 drivers
v000001b3cdb661c0_0 .net *"_ivl_112", 0 0, L_000001b3cdb6b3c0;  1 drivers
v000001b3cdb668a0_0 .net *"_ivl_115", 0 0, L_000001b3cdbf3320;  1 drivers
v000001b3cdb654a0_0 .net *"_ivl_116", 47 0, L_000001b3cdb6c860;  1 drivers
L_000001b3cdbab190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb65e00_0 .net *"_ivl_119", 15 0, L_000001b3cdbab190;  1 drivers
L_000001b3cdbaacc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b3cdb65ea0_0 .net/2u *"_ivl_12", 5 0, L_000001b3cdbaacc8;  1 drivers
v000001b3cdb65680_0 .net *"_ivl_120", 47 0, L_000001b3cdb6bbe0;  1 drivers
L_000001b3cdbab1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb655e0_0 .net *"_ivl_123", 15 0, L_000001b3cdbab1d8;  1 drivers
v000001b3cdb66940_0 .net *"_ivl_125", 0 0, L_000001b3cdb6c9a0;  1 drivers
v000001b3cdb65400_0 .net *"_ivl_126", 31 0, L_000001b3cdb6b460;  1 drivers
v000001b3cdb66d00_0 .net *"_ivl_128", 47 0, L_000001b3cdb6b6e0;  1 drivers
v000001b3cdb66260_0 .net *"_ivl_130", 47 0, L_000001b3cdb6ca40;  1 drivers
v000001b3cdb66b20_0 .net *"_ivl_132", 47 0, L_000001b3cdb6cae0;  1 drivers
v000001b3cdb65540_0 .net *"_ivl_134", 47 0, L_000001b3cdb6b780;  1 drivers
L_000001b3cdbab220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b3cdb66e40_0 .net/2u *"_ivl_138", 1 0, L_000001b3cdbab220;  1 drivers
v000001b3cdb669e0_0 .net *"_ivl_14", 0 0, L_000001b3cdb6bd20;  1 drivers
v000001b3cdb657c0_0 .net *"_ivl_140", 0 0, L_000001b3cdb6b8c0;  1 drivers
L_000001b3cdbab268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b3cdb65900_0 .net/2u *"_ivl_142", 1 0, L_000001b3cdbab268;  1 drivers
v000001b3cdb659a0_0 .net *"_ivl_144", 0 0, L_000001b3cdb6bb40;  1 drivers
L_000001b3cdbab2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b3cdb66bc0_0 .net/2u *"_ivl_146", 1 0, L_000001b3cdbab2b0;  1 drivers
v000001b3cdb66c60_0 .net *"_ivl_148", 0 0, L_000001b3cdc08b20;  1 drivers
L_000001b3cdbab2f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb66f80_0 .net/2u *"_ivl_150", 31 0, L_000001b3cdbab2f8;  1 drivers
L_000001b3cdbab340 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb67020_0 .net/2u *"_ivl_152", 31 0, L_000001b3cdbab340;  1 drivers
v000001b3cdb65ae0_0 .net *"_ivl_154", 31 0, L_000001b3cdc08580;  1 drivers
v000001b3cdb65b80_0 .net *"_ivl_156", 31 0, L_000001b3cdc08c60;  1 drivers
L_000001b3cdbaad10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa750_0 .net/2u *"_ivl_16", 4 0, L_000001b3cdbaad10;  1 drivers
v000001b3cdba9490_0 .net *"_ivl_160", 0 0, L_000001b3cdbf39b0;  1 drivers
L_000001b3cdbab3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa110_0 .net/2u *"_ivl_162", 31 0, L_000001b3cdbab3d0;  1 drivers
L_000001b3cdbab4a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa1b0_0 .net/2u *"_ivl_166", 5 0, L_000001b3cdbab4a8;  1 drivers
v000001b3cdba9df0_0 .net *"_ivl_168", 0 0, L_000001b3cdc090c0;  1 drivers
L_000001b3cdbab4f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b3cdba9d50_0 .net/2u *"_ivl_170", 5 0, L_000001b3cdbab4f0;  1 drivers
v000001b3cdba9710_0 .net *"_ivl_172", 0 0, L_000001b3cdc08300;  1 drivers
v000001b3cdba9c10_0 .net *"_ivl_175", 0 0, L_000001b3cdbf3780;  1 drivers
L_000001b3cdbab538 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b3cdba9f30_0 .net/2u *"_ivl_176", 5 0, L_000001b3cdbab538;  1 drivers
v000001b3cdba9530_0 .net *"_ivl_178", 0 0, L_000001b3cdc08e40;  1 drivers
v000001b3cdbaa250_0 .net *"_ivl_181", 0 0, L_000001b3cdbf3b70;  1 drivers
L_000001b3cdbab580 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdba98f0_0 .net/2u *"_ivl_182", 15 0, L_000001b3cdbab580;  1 drivers
v000001b3cdba9350_0 .net *"_ivl_184", 31 0, L_000001b3cdc08940;  1 drivers
v000001b3cdba9990_0 .net *"_ivl_187", 0 0, L_000001b3cdc08f80;  1 drivers
v000001b3cdbaa890_0 .net *"_ivl_188", 15 0, L_000001b3cdc088a0;  1 drivers
v000001b3cdbaa9d0_0 .net *"_ivl_19", 4 0, L_000001b3cdb6baa0;  1 drivers
v000001b3cdba9fd0_0 .net *"_ivl_190", 31 0, L_000001b3cdc093e0;  1 drivers
v000001b3cdba9a30_0 .net *"_ivl_194", 31 0, L_000001b3cdc089e0;  1 drivers
L_000001b3cdbab5c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdba8db0_0 .net *"_ivl_197", 25 0, L_000001b3cdbab5c8;  1 drivers
L_000001b3cdbab610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdba93f0_0 .net/2u *"_ivl_198", 31 0, L_000001b3cdbab610;  1 drivers
L_000001b3cdbaac38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdba8c70_0 .net/2u *"_ivl_2", 5 0, L_000001b3cdbaac38;  1 drivers
v000001b3cdbaa2f0_0 .net *"_ivl_20", 4 0, L_000001b3cdb6c0e0;  1 drivers
v000001b3cdba9cb0_0 .net *"_ivl_200", 0 0, L_000001b3cdc09700;  1 drivers
L_000001b3cdbab658 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa390_0 .net/2u *"_ivl_202", 5 0, L_000001b3cdbab658;  1 drivers
v000001b3cdbaa430_0 .net *"_ivl_204", 0 0, L_000001b3cdc08da0;  1 drivers
L_000001b3cdbab6a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa070_0 .net/2u *"_ivl_206", 5 0, L_000001b3cdbab6a0;  1 drivers
v000001b3cdbaaa70_0 .net *"_ivl_208", 0 0, L_000001b3cdc09160;  1 drivers
v000001b3cdba9ad0_0 .net *"_ivl_211", 0 0, L_000001b3cdbf3240;  1 drivers
v000001b3cdba9e90_0 .net *"_ivl_213", 0 0, L_000001b3cdbf3390;  1 drivers
L_000001b3cdbab6e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa4d0_0 .net/2u *"_ivl_214", 5 0, L_000001b3cdbab6e8;  1 drivers
v000001b3cdba8ef0_0 .net *"_ivl_216", 0 0, L_000001b3cdc08bc0;  1 drivers
L_000001b3cdbab730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3cdba9b70_0 .net/2u *"_ivl_218", 31 0, L_000001b3cdbab730;  1 drivers
v000001b3cdba8e50_0 .net *"_ivl_220", 31 0, L_000001b3cdc08a80;  1 drivers
v000001b3cdbaa570_0 .net *"_ivl_224", 31 0, L_000001b3cdc07d60;  1 drivers
L_000001b3cdbab778 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa610_0 .net *"_ivl_227", 25 0, L_000001b3cdbab778;  1 drivers
L_000001b3cdbab7c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa6b0_0 .net/2u *"_ivl_228", 31 0, L_000001b3cdbab7c0;  1 drivers
v000001b3cdba8f90_0 .net *"_ivl_230", 0 0, L_000001b3cdc092a0;  1 drivers
L_000001b3cdbab808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdbaa7f0_0 .net/2u *"_ivl_232", 5 0, L_000001b3cdbab808;  1 drivers
v000001b3cdbaa930_0 .net *"_ivl_234", 0 0, L_000001b3cdc09520;  1 drivers
L_000001b3cdbab850 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b3cdba92b0_0 .net/2u *"_ivl_236", 5 0, L_000001b3cdbab850;  1 drivers
v000001b3cdbaab10_0 .net *"_ivl_238", 0 0, L_000001b3cdc095c0;  1 drivers
v000001b3cdba8d10_0 .net *"_ivl_24", 0 0, L_000001b3cdbf3160;  1 drivers
v000001b3cdba95d0_0 .net *"_ivl_241", 0 0, L_000001b3cdbf3470;  1 drivers
v000001b3cdba9210_0 .net *"_ivl_243", 0 0, L_000001b3cdbf2f30;  1 drivers
L_000001b3cdbab898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b3cdba9030_0 .net/2u *"_ivl_244", 5 0, L_000001b3cdbab898;  1 drivers
v000001b3cdba90d0_0 .net *"_ivl_246", 0 0, L_000001b3cdc09980;  1 drivers
v000001b3cdba9170_0 .net *"_ivl_248", 31 0, L_000001b3cdc07fe0;  1 drivers
L_000001b3cdbaad58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b3cdba9670_0 .net/2u *"_ivl_26", 4 0, L_000001b3cdbaad58;  1 drivers
v000001b3cdba97b0_0 .net *"_ivl_29", 4 0, L_000001b3cdb6bfa0;  1 drivers
v000001b3cdba9850_0 .net *"_ivl_32", 0 0, L_000001b3cdbf2c90;  1 drivers
L_000001b3cdbaada0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb67690_0 .net/2u *"_ivl_34", 4 0, L_000001b3cdbaada0;  1 drivers
v000001b3cdb67d70_0 .net *"_ivl_37", 4 0, L_000001b3cdb6aec0;  1 drivers
v000001b3cdb69170_0 .net *"_ivl_40", 0 0, L_000001b3cdbf3710;  1 drivers
L_000001b3cdbaade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb68590_0 .net/2u *"_ivl_42", 15 0, L_000001b3cdbaade8;  1 drivers
v000001b3cdb67b90_0 .net *"_ivl_45", 15 0, L_000001b3cdb6c180;  1 drivers
v000001b3cdb67a50_0 .net *"_ivl_48", 0 0, L_000001b3cdbf3550;  1 drivers
v000001b3cdb68f90_0 .net *"_ivl_5", 5 0, L_000001b3cdb6b5a0;  1 drivers
L_000001b3cdbaae30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb67730_0 .net/2u *"_ivl_50", 36 0, L_000001b3cdbaae30;  1 drivers
L_000001b3cdbaae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb684f0_0 .net/2u *"_ivl_52", 31 0, L_000001b3cdbaae78;  1 drivers
v000001b3cdb68630_0 .net *"_ivl_55", 4 0, L_000001b3cdb6c7c0;  1 drivers
v000001b3cdb688b0_0 .net *"_ivl_56", 36 0, L_000001b3cdb6b500;  1 drivers
v000001b3cdb68270_0 .net *"_ivl_58", 36 0, L_000001b3cdb6b280;  1 drivers
v000001b3cdb675f0_0 .net *"_ivl_62", 0 0, L_000001b3cdbf2e50;  1 drivers
L_000001b3cdbaaec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb69030_0 .net/2u *"_ivl_64", 5 0, L_000001b3cdbaaec0;  1 drivers
v000001b3cdb69210_0 .net *"_ivl_67", 5 0, L_000001b3cdb6c2c0;  1 drivers
v000001b3cdb68090_0 .net *"_ivl_70", 0 0, L_000001b3cdbf31d0;  1 drivers
L_000001b3cdbaaf08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb68d10_0 .net/2u *"_ivl_72", 57 0, L_000001b3cdbaaf08;  1 drivers
L_000001b3cdbaaf50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb68130_0 .net/2u *"_ivl_74", 31 0, L_000001b3cdbaaf50;  1 drivers
v000001b3cdb686d0_0 .net *"_ivl_77", 25 0, L_000001b3cdb6af60;  1 drivers
v000001b3cdb67af0_0 .net *"_ivl_78", 57 0, L_000001b3cdb6c400;  1 drivers
v000001b3cdb681d0_0 .net *"_ivl_8", 0 0, L_000001b3cdbf2de0;  1 drivers
v000001b3cdb68770_0 .net *"_ivl_80", 57 0, L_000001b3cdb6c4a0;  1 drivers
L_000001b3cdbaaf98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3cdb68310_0 .net/2u *"_ivl_84", 31 0, L_000001b3cdbaaf98;  1 drivers
L_000001b3cdbaafe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b3cdb692b0_0 .net/2u *"_ivl_88", 5 0, L_000001b3cdbaafe0;  1 drivers
v000001b3cdb68450_0 .net *"_ivl_90", 0 0, L_000001b3cdb6ad80;  1 drivers
L_000001b3cdbab028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b3cdb689f0_0 .net/2u *"_ivl_92", 5 0, L_000001b3cdbab028;  1 drivers
v000001b3cdb683b0_0 .net *"_ivl_94", 0 0, L_000001b3cdb6b640;  1 drivers
v000001b3cdb67410_0 .net *"_ivl_97", 0 0, L_000001b3cdbf35c0;  1 drivers
v000001b3cdb674b0_0 .net *"_ivl_98", 47 0, L_000001b3cdb6c720;  1 drivers
v000001b3cdb67e10_0 .net "adderResult", 31 0, L_000001b3cdb6b820;  1 drivers
v000001b3cdb68810_0 .net "address", 31 0, L_000001b3cdb6c900;  1 drivers
v000001b3cdb67550_0 .net "clk", 0 0, L_000001b3cdbf2ec0;  alias, 1 drivers
v000001b3cdb68950_0 .var "cycles_consumed", 31 0;
o000001b3cdb71048 .functor BUFZ 1, C4<z>; HiZ drive
v000001b3cdb67ff0_0 .net "excep_flag", 0 0, o000001b3cdb71048;  0 drivers
v000001b3cdb68a90_0 .net "extImm", 31 0, L_000001b3cdc08d00;  1 drivers
v000001b3cdb68b30_0 .net "funct", 5 0, L_000001b3cdb6b320;  1 drivers
v000001b3cdb68bd0_0 .net "hlt", 0 0, v000001b3cdb34280_0;  1 drivers
v000001b3cdb68c70_0 .net "imm", 15 0, L_000001b3cdb6b0a0;  1 drivers
v000001b3cdb68db0_0 .net "immediate", 31 0, L_000001b3cdc09ac0;  1 drivers
v000001b3cdb68e50_0 .net "input_clk", 0 0, v000001b3cdb6ace0_0;  1 drivers
v000001b3cdb677d0_0 .net "instruction", 31 0, L_000001b3cdc07cc0;  1 drivers
v000001b3cdb68ef0_0 .net "memoryReadData", 31 0, v000001b3cdb64f70_0;  1 drivers
v000001b3cdb67c30_0 .net "nextPC", 31 0, L_000001b3cdc08760;  1 drivers
v000001b3cdb690d0_0 .net "opcode", 5 0, L_000001b3cdb6b960;  1 drivers
v000001b3cdb67870_0 .net "rd", 4 0, L_000001b3cdb6bdc0;  1 drivers
v000001b3cdb67910_0 .net "readData1", 31 0, L_000001b3cdbf2fa0;  1 drivers
v000001b3cdb679b0_0 .net "readData1_w", 31 0, L_000001b3cdc09660;  1 drivers
v000001b3cdb67cd0_0 .net "readData2", 31 0, L_000001b3cdbf32b0;  1 drivers
v000001b3cdb67eb0_0 .net "rs", 4 0, L_000001b3cdb6c040;  1 drivers
v000001b3cdb67f50_0 .net "rst", 0 0, v000001b3cdb6bc80_0;  1 drivers
v000001b3cdb6ba00_0 .net "rt", 4 0, L_000001b3cdb6be60;  1 drivers
v000001b3cdb6c540_0 .net "shamt", 31 0, L_000001b3cdb6c220;  1 drivers
v000001b3cdb6bf00_0 .net "wire_instruction", 31 0, L_000001b3cdbf37f0;  1 drivers
v000001b3cdb6b140_0 .net "writeData", 31 0, L_000001b3cdc09a20;  1 drivers
v000001b3cdb6b000_0 .net "zero", 0 0, L_000001b3cdc09840;  1 drivers
L_000001b3cdb6b5a0 .part L_000001b3cdc07cc0, 26, 6;
L_000001b3cdb6b960 .functor MUXZ 6, L_000001b3cdb6b5a0, L_000001b3cdbaac38, L_000001b3cdb15fd0, C4<>;
L_000001b3cdb6bd20 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbaacc8;
L_000001b3cdb6baa0 .part L_000001b3cdc07cc0, 11, 5;
L_000001b3cdb6c0e0 .functor MUXZ 5, L_000001b3cdb6baa0, L_000001b3cdbaad10, L_000001b3cdb6bd20, C4<>;
L_000001b3cdb6bdc0 .functor MUXZ 5, L_000001b3cdb6c0e0, L_000001b3cdbaac80, L_000001b3cdbf2de0, C4<>;
L_000001b3cdb6bfa0 .part L_000001b3cdc07cc0, 21, 5;
L_000001b3cdb6c040 .functor MUXZ 5, L_000001b3cdb6bfa0, L_000001b3cdbaad58, L_000001b3cdbf3160, C4<>;
L_000001b3cdb6aec0 .part L_000001b3cdc07cc0, 16, 5;
L_000001b3cdb6be60 .functor MUXZ 5, L_000001b3cdb6aec0, L_000001b3cdbaada0, L_000001b3cdbf2c90, C4<>;
L_000001b3cdb6c180 .part L_000001b3cdc07cc0, 0, 16;
L_000001b3cdb6b0a0 .functor MUXZ 16, L_000001b3cdb6c180, L_000001b3cdbaade8, L_000001b3cdbf3710, C4<>;
L_000001b3cdb6c7c0 .part L_000001b3cdc07cc0, 6, 5;
L_000001b3cdb6b500 .concat [ 5 32 0 0], L_000001b3cdb6c7c0, L_000001b3cdbaae78;
L_000001b3cdb6b280 .functor MUXZ 37, L_000001b3cdb6b500, L_000001b3cdbaae30, L_000001b3cdbf3550, C4<>;
L_000001b3cdb6c220 .part L_000001b3cdb6b280, 0, 32;
L_000001b3cdb6c2c0 .part L_000001b3cdc07cc0, 0, 6;
L_000001b3cdb6b320 .functor MUXZ 6, L_000001b3cdb6c2c0, L_000001b3cdbaaec0, L_000001b3cdbf2e50, C4<>;
L_000001b3cdb6af60 .part L_000001b3cdc07cc0, 0, 26;
L_000001b3cdb6c400 .concat [ 26 32 0 0], L_000001b3cdb6af60, L_000001b3cdbaaf50;
L_000001b3cdb6c4a0 .functor MUXZ 58, L_000001b3cdb6c400, L_000001b3cdbaaf08, L_000001b3cdbf31d0, C4<>;
L_000001b3cdb6c900 .part L_000001b3cdb6c4a0, 0, 32;
L_000001b3cdb6b1e0 .arith/sum 32, v000001b3cdb672a0_0, L_000001b3cdbaaf98;
L_000001b3cdb6ad80 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbaafe0;
L_000001b3cdb6b640 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbab028;
L_000001b3cdb6c720 .concat [ 32 16 0 0], L_000001b3cdb6c900, L_000001b3cdbab070;
L_000001b3cdb6ae20 .concat [ 6 26 0 0], L_000001b3cdb6b960, L_000001b3cdbab0b8;
L_000001b3cdb6c680 .cmp/eq 32, L_000001b3cdb6ae20, L_000001b3cdbab100;
L_000001b3cdb6b3c0 .cmp/eq 6, L_000001b3cdb6b320, L_000001b3cdbab148;
L_000001b3cdb6c860 .concat [ 32 16 0 0], L_000001b3cdbf2fa0, L_000001b3cdbab190;
L_000001b3cdb6bbe0 .concat [ 32 16 0 0], v000001b3cdb672a0_0, L_000001b3cdbab1d8;
L_000001b3cdb6c9a0 .part L_000001b3cdb6b0a0, 15, 1;
LS_000001b3cdb6b460_0_0 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_0_4 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_0_8 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_0_12 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_0_16 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_0_20 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_0_24 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_0_28 .concat [ 1 1 1 1], L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0, L_000001b3cdb6c9a0;
LS_000001b3cdb6b460_1_0 .concat [ 4 4 4 4], LS_000001b3cdb6b460_0_0, LS_000001b3cdb6b460_0_4, LS_000001b3cdb6b460_0_8, LS_000001b3cdb6b460_0_12;
LS_000001b3cdb6b460_1_4 .concat [ 4 4 4 4], LS_000001b3cdb6b460_0_16, LS_000001b3cdb6b460_0_20, LS_000001b3cdb6b460_0_24, LS_000001b3cdb6b460_0_28;
L_000001b3cdb6b460 .concat [ 16 16 0 0], LS_000001b3cdb6b460_1_0, LS_000001b3cdb6b460_1_4;
L_000001b3cdb6b6e0 .concat [ 16 32 0 0], L_000001b3cdb6b0a0, L_000001b3cdb6b460;
L_000001b3cdb6ca40 .arith/sum 48, L_000001b3cdb6bbe0, L_000001b3cdb6b6e0;
L_000001b3cdb6cae0 .functor MUXZ 48, L_000001b3cdb6ca40, L_000001b3cdb6c860, L_000001b3cdbf3320, C4<>;
L_000001b3cdb6b780 .functor MUXZ 48, L_000001b3cdb6cae0, L_000001b3cdb6c720, L_000001b3cdbf35c0, C4<>;
L_000001b3cdb6b820 .part L_000001b3cdb6b780, 0, 32;
L_000001b3cdb6b8c0 .cmp/eq 2, v000001b3cdb64b10_0, L_000001b3cdbab220;
L_000001b3cdb6bb40 .cmp/eq 2, v000001b3cdb64b10_0, L_000001b3cdbab268;
L_000001b3cdc08b20 .cmp/eq 2, v000001b3cdb64b10_0, L_000001b3cdbab2b0;
L_000001b3cdc08580 .functor MUXZ 32, L_000001b3cdbab340, L_000001b3cdbab2f8, L_000001b3cdc08b20, C4<>;
L_000001b3cdc08c60 .functor MUXZ 32, L_000001b3cdc08580, L_000001b3cdb6b820, L_000001b3cdb6bb40, C4<>;
L_000001b3cdc08760 .functor MUXZ 32, L_000001b3cdc08c60, L_000001b3cdb6b1e0, L_000001b3cdb6b8c0, C4<>;
L_000001b3cdc07cc0 .functor MUXZ 32, L_000001b3cdbf37f0, L_000001b3cdbab3d0, L_000001b3cdbf39b0, C4<>;
L_000001b3cdc090c0 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbab4a8;
L_000001b3cdc08300 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbab4f0;
L_000001b3cdc08e40 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbab538;
L_000001b3cdc08940 .concat [ 16 16 0 0], L_000001b3cdb6b0a0, L_000001b3cdbab580;
L_000001b3cdc08f80 .part L_000001b3cdb6b0a0, 15, 1;
LS_000001b3cdc088a0_0_0 .concat [ 1 1 1 1], L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80;
LS_000001b3cdc088a0_0_4 .concat [ 1 1 1 1], L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80;
LS_000001b3cdc088a0_0_8 .concat [ 1 1 1 1], L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80;
LS_000001b3cdc088a0_0_12 .concat [ 1 1 1 1], L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80, L_000001b3cdc08f80;
L_000001b3cdc088a0 .concat [ 4 4 4 4], LS_000001b3cdc088a0_0_0, LS_000001b3cdc088a0_0_4, LS_000001b3cdc088a0_0_8, LS_000001b3cdc088a0_0_12;
L_000001b3cdc093e0 .concat [ 16 16 0 0], L_000001b3cdb6b0a0, L_000001b3cdc088a0;
L_000001b3cdc08d00 .functor MUXZ 32, L_000001b3cdc093e0, L_000001b3cdc08940, L_000001b3cdbf3b70, C4<>;
L_000001b3cdc089e0 .concat [ 6 26 0 0], L_000001b3cdb6b960, L_000001b3cdbab5c8;
L_000001b3cdc09700 .cmp/eq 32, L_000001b3cdc089e0, L_000001b3cdbab610;
L_000001b3cdc08da0 .cmp/eq 6, L_000001b3cdb6b320, L_000001b3cdbab658;
L_000001b3cdc09160 .cmp/eq 6, L_000001b3cdb6b320, L_000001b3cdbab6a0;
L_000001b3cdc08bc0 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbab6e8;
L_000001b3cdc08a80 .functor MUXZ 32, L_000001b3cdc08d00, L_000001b3cdbab730, L_000001b3cdc08bc0, C4<>;
L_000001b3cdc09ac0 .functor MUXZ 32, L_000001b3cdc08a80, L_000001b3cdb6c220, L_000001b3cdbf3390, C4<>;
L_000001b3cdc07d60 .concat [ 6 26 0 0], L_000001b3cdb6b960, L_000001b3cdbab778;
L_000001b3cdc092a0 .cmp/eq 32, L_000001b3cdc07d60, L_000001b3cdbab7c0;
L_000001b3cdc09520 .cmp/eq 6, L_000001b3cdb6b320, L_000001b3cdbab808;
L_000001b3cdc095c0 .cmp/eq 6, L_000001b3cdb6b320, L_000001b3cdbab850;
L_000001b3cdc09980 .cmp/eq 6, L_000001b3cdb6b960, L_000001b3cdbab898;
L_000001b3cdc07fe0 .functor MUXZ 32, L_000001b3cdbf2fa0, v000001b3cdb672a0_0, L_000001b3cdc09980, C4<>;
L_000001b3cdc09660 .functor MUXZ 32, L_000001b3cdc07fe0, L_000001b3cdbf32b0, L_000001b3cdbf2f30, C4<>;
S_000001b3cdb30310 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b3cdb2d660 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b3cdbf3400 .functor NOT 1, v000001b3cdb348c0_0, C4<0>, C4<0>, C4<0>;
v000001b3cdb340a0_0 .net *"_ivl_0", 0 0, L_000001b3cdbf3400;  1 drivers
v000001b3cdb33240_0 .net "in1", 31 0, L_000001b3cdbf32b0;  alias, 1 drivers
v000001b3cdb33ec0_0 .net "in2", 31 0, L_000001b3cdc09ac0;  alias, 1 drivers
v000001b3cdb346e0_0 .net "out", 31 0, L_000001b3cdc097a0;  alias, 1 drivers
v000001b3cdb34140_0 .net "s", 0 0, v000001b3cdb348c0_0;  alias, 1 drivers
L_000001b3cdc097a0 .functor MUXZ 32, L_000001b3cdc09ac0, L_000001b3cdbf32b0, L_000001b3cdbf3400, C4<>;
S_000001b3cdad20e0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b3cdba0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001b3cdba00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001b3cdba0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001b3cdba0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001b3cdba0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001b3cdba01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b3cdba01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b3cdba0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001b3cdba0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b3cdba0288 .param/l "j" 0 4 12, C4<000010>;
P_000001b3cdba02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b3cdba02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b3cdba0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001b3cdba0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b3cdba03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b3cdba03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b3cdba0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b3cdba0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001b3cdba0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001b3cdba04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b3cdba04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b3cdba0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001b3cdba0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001b3cdba0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001b3cdba05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b3cdba0608 .param/l "xori" 0 4 8, C4<001110>;
v000001b3cdb34500_0 .var "ALUOp", 3 0;
v000001b3cdb348c0_0 .var "ALUSrc", 0 0;
v000001b3cdb34000_0 .var "MemReadEn", 0 0;
v000001b3cdb332e0_0 .var "MemWriteEn", 0 0;
v000001b3cdb34820_0 .var "MemtoReg", 0 0;
v000001b3cdb341e0_0 .var "RegDst", 0 0;
v000001b3cdb32e80_0 .var "RegWriteEn", 0 0;
v000001b3cdb32f20_0 .net "funct", 5 0, L_000001b3cdb6b320;  alias, 1 drivers
v000001b3cdb34280_0 .var "hlt", 0 0;
v000001b3cdb34460_0 .net "opcode", 5 0, L_000001b3cdb6b960;  alias, 1 drivers
v000001b3cdb345a0_0 .net "rst", 0 0, v000001b3cdb6bc80_0;  alias, 1 drivers
E_000001b3cdb2cce0 .event anyedge, v000001b3cdb345a0_0, v000001b3cdb34460_0, v000001b3cdb32f20_0;
S_000001b3cdad2330 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b3cdb2cd20 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b3cdbf37f0 .functor BUFZ 32, L_000001b3cdc09340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3cdb34a00_0 .net "Data_Out", 31 0, L_000001b3cdbf37f0;  alias, 1 drivers
v000001b3cdb32b60 .array "InstMem", 0 1023, 31 0;
v000001b3cdb32ca0_0 .net *"_ivl_0", 31 0, L_000001b3cdc09340;  1 drivers
v000001b3cdb32d40_0 .net *"_ivl_3", 9 0, L_000001b3cdc09b60;  1 drivers
v000001b3cdb33380_0 .net *"_ivl_4", 11 0, L_000001b3cdc09480;  1 drivers
L_000001b3cdbab388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b3cdb143a0_0 .net *"_ivl_7", 1 0, L_000001b3cdbab388;  1 drivers
v000001b3cdb13180_0 .net "addr", 31 0, v000001b3cdb672a0_0;  alias, 1 drivers
v000001b3cdb63490_0 .var/i "i", 31 0;
L_000001b3cdc09340 .array/port v000001b3cdb32b60, L_000001b3cdc09480;
L_000001b3cdc09b60 .part v000001b3cdb672a0_0, 0, 10;
L_000001b3cdc09480 .concat [ 10 2 0 0], L_000001b3cdc09b60, L_000001b3cdbab388;
S_000001b3cda829c0 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b3cdbf2fa0 .functor BUFZ 32, L_000001b3cdc09020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3cdbf32b0 .functor BUFZ 32, L_000001b3cdc08800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3cdb63f30_0 .net *"_ivl_0", 31 0, L_000001b3cdc09020;  1 drivers
v000001b3cdb64a70_0 .net *"_ivl_10", 6 0, L_000001b3cdc098e0;  1 drivers
L_000001b3cdbab460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b3cdb644d0_0 .net *"_ivl_13", 1 0, L_000001b3cdbab460;  1 drivers
v000001b3cdb64390_0 .net *"_ivl_2", 6 0, L_000001b3cdc08ee0;  1 drivers
L_000001b3cdbab418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b3cdb65010_0 .net *"_ivl_5", 1 0, L_000001b3cdbab418;  1 drivers
v000001b3cdb64890_0 .net *"_ivl_8", 31 0, L_000001b3cdc08800;  1 drivers
v000001b3cdb637b0_0 .net "clk", 0 0, L_000001b3cdbf2ec0;  alias, 1 drivers
v000001b3cdb650b0_0 .var/i "i", 31 0;
v000001b3cdb63fd0_0 .net "readData1", 31 0, L_000001b3cdbf2fa0;  alias, 1 drivers
v000001b3cdb64610_0 .net "readData2", 31 0, L_000001b3cdbf32b0;  alias, 1 drivers
v000001b3cdb63c10_0 .net "readRegister1", 4 0, L_000001b3cdb6c040;  alias, 1 drivers
v000001b3cdb64430_0 .net "readRegister2", 4 0, L_000001b3cdb6be60;  alias, 1 drivers
v000001b3cdb63cb0 .array "registers", 31 0, 31 0;
v000001b3cdb64570_0 .net "rst", 0 0, v000001b3cdb6bc80_0;  alias, 1 drivers
v000001b3cdb63e90_0 .net "we", 0 0, v000001b3cdb32e80_0;  alias, 1 drivers
v000001b3cdb646b0_0 .net "writeData", 31 0, L_000001b3cdc09a20;  alias, 1 drivers
v000001b3cdb64750_0 .net "writeRegister", 4 0, L_000001b3cdc09200;  alias, 1 drivers
E_000001b3cdb2d0e0/0 .event negedge, v000001b3cdb345a0_0;
E_000001b3cdb2d0e0/1 .event posedge, v000001b3cdb637b0_0;
E_000001b3cdb2d0e0 .event/or E_000001b3cdb2d0e0/0, E_000001b3cdb2d0e0/1;
L_000001b3cdc09020 .array/port v000001b3cdb63cb0, L_000001b3cdc08ee0;
L_000001b3cdc08ee0 .concat [ 5 2 0 0], L_000001b3cdb6c040, L_000001b3cdbab418;
L_000001b3cdc08800 .array/port v000001b3cdb63cb0, L_000001b3cdc098e0;
L_000001b3cdc098e0 .concat [ 5 2 0 0], L_000001b3cdb6be60, L_000001b3cdbab460;
S_000001b3cda82b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b3cda829c0;
 .timescale 0 0;
v000001b3cdb649d0_0 .var/i "i", 31 0;
S_000001b3cdae9bf0 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b3cdb2c9e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b3cdbf3a90 .functor NOT 1, v000001b3cdb341e0_0, C4<0>, C4<0>, C4<0>;
v000001b3cdb635d0_0 .net *"_ivl_0", 0 0, L_000001b3cdbf3a90;  1 drivers
v000001b3cdb63d50_0 .net "in1", 4 0, L_000001b3cdb6be60;  alias, 1 drivers
v000001b3cdb63b70_0 .net "in2", 4 0, L_000001b3cdb6bdc0;  alias, 1 drivers
v000001b3cdb633f0_0 .net "out", 4 0, L_000001b3cdc09200;  alias, 1 drivers
v000001b3cdb65150_0 .net "s", 0 0, v000001b3cdb341e0_0;  alias, 1 drivers
L_000001b3cdc09200 .functor MUXZ 5, L_000001b3cdb6bdc0, L_000001b3cdb6be60, L_000001b3cdbf3a90, C4<>;
S_000001b3cdae9d80 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b3cdb2cb20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b3cdbf34e0 .functor NOT 1, v000001b3cdb34820_0, C4<0>, C4<0>, C4<0>;
v000001b3cdb63df0_0 .net *"_ivl_0", 0 0, L_000001b3cdbf34e0;  1 drivers
v000001b3cdb647f0_0 .net "in1", 31 0, v000001b3cdb64bb0_0;  alias, 1 drivers
v000001b3cdb64250_0 .net "in2", 31 0, v000001b3cdb64f70_0;  alias, 1 drivers
v000001b3cdb63710_0 .net "out", 31 0, L_000001b3cdc09a20;  alias, 1 drivers
v000001b3cdb651f0_0 .net "s", 0 0, v000001b3cdb34820_0;  alias, 1 drivers
L_000001b3cdc09a20 .functor MUXZ 32, v000001b3cdb64f70_0, v000001b3cdb64bb0_0, L_000001b3cdbf34e0, C4<>;
S_000001b3cdad17a0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b3cdad1930 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b3cdad1968 .param/l "AND" 0 9 12, C4<0010>;
P_000001b3cdad19a0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b3cdad19d8 .param/l "OR" 0 9 12, C4<0011>;
P_000001b3cdad1a10 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b3cdad1a48 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b3cdad1a80 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b3cdad1ab8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b3cdad1af0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b3cdad1b28 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b3cdad1b60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b3cdad1b98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b3cdbab8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3cdb64d90_0 .net/2u *"_ivl_0", 31 0, L_000001b3cdbab8e0;  1 drivers
v000001b3cdb641b0_0 .net "opSel", 3 0, v000001b3cdb34500_0;  alias, 1 drivers
v000001b3cdb64cf0_0 .net "operand1", 31 0, L_000001b3cdc09660;  alias, 1 drivers
v000001b3cdb638f0_0 .net "operand2", 31 0, L_000001b3cdc097a0;  alias, 1 drivers
v000001b3cdb64bb0_0 .var "result", 31 0;
v000001b3cdb63670_0 .net "zero", 0 0, L_000001b3cdc09840;  alias, 1 drivers
E_000001b3cdb2ce20 .event anyedge, v000001b3cdb34500_0, v000001b3cdb64cf0_0, v000001b3cdb346e0_0;
L_000001b3cdc09840 .cmp/eq 32, v000001b3cdb64bb0_0, L_000001b3cdbab8e0;
S_000001b3cdabb7e0 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001b3cdba0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001b3cdba0688 .param/l "add" 0 4 5, C4<100000>;
P_000001b3cdba06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b3cdba06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b3cdba0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001b3cdba0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001b3cdba07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b3cdba07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b3cdba0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b3cdba0848 .param/l "j" 0 4 12, C4<000010>;
P_000001b3cdba0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001b3cdba08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b3cdba08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b3cdba0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b3cdba0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001b3cdba0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001b3cdba09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b3cdba0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001b3cdba0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001b3cdba0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001b3cdba0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b3cdba0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b3cdba0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001b3cdba0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001b3cdba0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b3cdba0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001b3cdb64b10_0 .var "PCsrc", 1 0;
v000001b3cdb64c50_0 .net "excep_flag", 0 0, o000001b3cdb71048;  alias, 0 drivers
v000001b3cdb65290_0 .net "funct", 5 0, L_000001b3cdb6b320;  alias, 1 drivers
v000001b3cdb63530_0 .net "opcode", 5 0, L_000001b3cdb6b960;  alias, 1 drivers
v000001b3cdb63ad0_0 .net "operand1", 31 0, L_000001b3cdbf2fa0;  alias, 1 drivers
v000001b3cdb64070_0 .net "operand2", 31 0, L_000001b3cdc097a0;  alias, 1 drivers
v000001b3cdb63a30_0 .net "rst", 0 0, v000001b3cdb6bc80_0;  alias, 1 drivers
E_000001b3cdb2e620/0 .event anyedge, v000001b3cdb345a0_0, v000001b3cdb64c50_0, v000001b3cdb34460_0, v000001b3cdb63fd0_0;
E_000001b3cdb2e620/1 .event anyedge, v000001b3cdb346e0_0, v000001b3cdb32f20_0;
E_000001b3cdb2e620 .event/or E_000001b3cdb2e620/0, E_000001b3cdb2e620/1;
S_000001b3cdabb970 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b3cdb63850 .array "DataMem", 0 1023, 31 0;
v000001b3cdb64e30_0 .net "address", 31 0, v000001b3cdb64bb0_0;  alias, 1 drivers
v000001b3cdb64ed0_0 .net "clock", 0 0, L_000001b3cdbf2d00;  1 drivers
v000001b3cdb64110_0 .net "data", 31 0, L_000001b3cdbf32b0;  alias, 1 drivers
v000001b3cdb642f0_0 .var/i "i", 31 0;
v000001b3cdb64f70_0 .var "q", 31 0;
v000001b3cdb63990_0 .net "rden", 0 0, v000001b3cdb34000_0;  alias, 1 drivers
v000001b3cdb66300_0 .net "wren", 0 0, v000001b3cdb332e0_0;  alias, 1 drivers
E_000001b3cdb2e860 .event posedge, v000001b3cdb64ed0_0;
S_000001b3cdafede0 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_000001b3cdb30180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b3cdb2d8a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b3cdb663a0_0 .net "PCin", 31 0, L_000001b3cdc08760;  alias, 1 drivers
v000001b3cdb672a0_0 .var "PCout", 31 0;
v000001b3cdb65d60_0 .net "clk", 0 0, L_000001b3cdbf2ec0;  alias, 1 drivers
v000001b3cdb65f40_0 .net "rst", 0 0, v000001b3cdb6bc80_0;  alias, 1 drivers
    .scope S_000001b3cdabb7e0;
T_0 ;
    %wait E_000001b3cdb2e620;
    %load/vec4 v000001b3cdb63a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3cdb64b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b3cdb64c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3cdb64b10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b3cdb63530_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001b3cdb63ad0_0;
    %load/vec4 v000001b3cdb64070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001b3cdb63530_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001b3cdb63ad0_0;
    %load/vec4 v000001b3cdb64070_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001b3cdb63530_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001b3cdb63530_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001b3cdb63530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001b3cdb65290_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b3cdb64b10_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3cdb64b10_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b3cdafede0;
T_1 ;
    %wait E_000001b3cdb2d0e0;
    %load/vec4 v000001b3cdb65f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b3cdb672a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b3cdb663a0_0;
    %assign/vec4 v000001b3cdb672a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b3cdad2330;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3cdb63490_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b3cdb63490_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3cdb63490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %load/vec4 v000001b3cdb63490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3cdb63490_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb32b60, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b3cdad20e0;
T_3 ;
    %wait E_000001b3cdb2cce0;
    %load/vec4 v000001b3cdb345a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b3cdb34280_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3cdb332e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3cdb34820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3cdb34000_0, 0;
    %assign/vec4 v000001b3cdb341e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b3cdb34280_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b3cdb34500_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b3cdb348c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3cdb32e80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3cdb332e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3cdb34820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3cdb34000_0, 0, 1;
    %store/vec4 v000001b3cdb341e0_0, 0, 1;
    %load/vec4 v000001b3cdb34460_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb34280_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb341e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %load/vec4 v000001b3cdb32f20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb341e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3cdb341e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb34000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb32e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb34820_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb332e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3cdb348c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3cdb34500_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b3cda829c0;
T_4 ;
    %wait E_000001b3cdb2d0e0;
    %fork t_1, S_000001b3cda82b50;
    %jmp t_0;
    .scope S_000001b3cda82b50;
t_1 ;
    %load/vec4 v000001b3cdb64570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3cdb649d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b3cdb649d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3cdb649d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb63cb0, 0, 4;
    %load/vec4 v000001b3cdb649d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3cdb649d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b3cdb63e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b3cdb646b0_0;
    %load/vec4 v000001b3cdb64750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb63cb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb63cb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b3cda829c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b3cda829c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3cdb650b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b3cdb650b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b3cdb650b0_0;
    %ix/getv/s 4, v000001b3cdb650b0_0;
    %load/vec4a v000001b3cdb63cb0, 4;
    %ix/getv/s 4, v000001b3cdb650b0_0;
    %load/vec4a v000001b3cdb63cb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b3cdb650b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3cdb650b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b3cdad17a0;
T_6 ;
    %wait E_000001b3cdb2ce20;
    %load/vec4 v000001b3cdb641b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %load/vec4 v000001b3cdb638f0_0;
    %add;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %load/vec4 v000001b3cdb638f0_0;
    %sub;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %load/vec4 v000001b3cdb638f0_0;
    %and;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %load/vec4 v000001b3cdb638f0_0;
    %or;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %load/vec4 v000001b3cdb638f0_0;
    %xor;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %load/vec4 v000001b3cdb638f0_0;
    %or;
    %inv;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %load/vec4 v000001b3cdb638f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b3cdb638f0_0;
    %load/vec4 v000001b3cdb64cf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %ix/getv 4, v000001b3cdb638f0_0;
    %shiftl 4;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b3cdb64cf0_0;
    %ix/getv 4, v000001b3cdb638f0_0;
    %shiftr 4;
    %assign/vec4 v000001b3cdb64bb0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b3cdabb970;
T_7 ;
    %wait E_000001b3cdb2e860;
    %load/vec4 v000001b3cdb63990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b3cdb64e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b3cdb63850, 4;
    %assign/vec4 v000001b3cdb64f70_0, 0;
T_7.0 ;
    %load/vec4 v000001b3cdb66300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b3cdb64110_0;
    %ix/getv 3, v000001b3cdb64e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3cdb63850, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b3cdabb970;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001b3cdabb970;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3cdb642f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b3cdb642f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b3cdb642f0_0;
    %load/vec4a v000001b3cdb63850, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001b3cdb642f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b3cdb642f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3cdb642f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b3cdb30180;
T_10 ;
    %wait E_000001b3cdb2d0e0;
    %load/vec4 v000001b3cdb67f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b3cdb68950_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b3cdb68950_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b3cdb68950_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b3cdb2fe60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3cdb6ace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3cdb6bc80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b3cdb2fe60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b3cdb6ace0_0;
    %inv;
    %assign/vec4 v000001b3cdb6ace0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b3cdb2fe60;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3cdb6bc80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3cdb6bc80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b3cdb6c360_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
