{"result": {"query": ":facetid:toc:\"db/conf/itc/itc1996.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "169.47"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "127", "@dc": "127", "@oc": "127", "@id": "40561768", "text": ":facetid:toc:db/conf/itc/itc1996.bht"}}, "hits": {"@total": "127", "@computed": "127", "@sent": "127", "@first": "0", "hit": [{"@score": "1", "@id": "6336642", "info": {"authors": {"author": [{"@pid": "59/2845", "text": "Vishwani D. Agrawal"}, {"@pid": "b/RDShawnBlanton", "text": "Ronald D. Blanton"}, {"@pid": "27/1606", "text": "Maurizio Damiani"}]}, "title": "Synthesis of Self-Testing Finite State Machines from High-Level Specifications.", "venue": "ITC", "pages": "757-766", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/AgrawalBD96", "doi": "10.1109/TEST.1996.557135", "ee": "https://doi.org/10.1109/TEST.1996.557135", "url": "https://dblp.org/rec/conf/itc/AgrawalBD96"}, "url": "URL#6336642"}, {"@score": "1", "@id": "6336643", "info": {"authors": {"author": {"@pid": "85/5197", "text": "Robert C. Aitken"}}, "title": "Modelling the Unmodellable: Algorithmic Fault Diagnosis.", "venue": "ITC", "pages": "931", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Aitken96", "doi": "10.1109/TEST.1996.557161", "ee": "https://doi.org/10.1109/TEST.1996.557161", "url": "https://dblp.org/rec/conf/itc/Aitken96"}, "url": "URL#6336643"}, {"@score": "1", "@id": "6336644", "info": {"authors": {"author": [{"@pid": "45/3359", "text": "Mohammed F. AlShaibi"}, {"@pid": "44/3688", "text": "Charles R. Kime"}]}, "title": "MFBIST: A BIST Method for Random Pattern Resistant Circuits.", "venue": "ITC", "pages": "176-185", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/AlShaibiK96", "doi": "10.1109/TEST.1996.556960", "ee": "https://doi.org/10.1109/TEST.1996.556960", "url": "https://dblp.org/rec/conf/itc/AlShaibiK96"}, "url": "URL#6336644"}, {"@score": "1", "@id": "6336645", "info": {"authors": {"author": {"@pid": "60/2824", "text": "Koji Asami"}}, "title": "Testing the Digital Modulation of PHS Devices.", "venue": "ITC", "pages": "99-103", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Asami96", "doi": "10.1109/TEST.1996.556986", "ee": "https://doi.org/10.1109/TEST.1996.556986", "url": "https://dblp.org/rec/conf/itc/Asami96"}, "url": "URL#6336645"}, {"@score": "1", "@id": "6336646", "info": {"authors": {"author": [{"@pid": "40/2503", "text": "Keith Baker"}, {"@pid": "81/6740", "text": "Jos van Beers"}]}, "title": "Shmoo Plots - the Black Art of IC Test.", "venue": "ITC", "pages": "932-933", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/BakerB96", "doi": "10.1109/TEST.1996.557162", "ee": "https://doi.org/10.1109/TEST.1996.557162", "url": "https://dblp.org/rec/conf/itc/BakerB96"}, "url": "URL#6336646"}, {"@score": "1", "@id": "6336647", "info": {"authors": {"author": [{"@pid": "25/5757", "text": "James Beausang"}, {"@pid": "74/1902", "text": "Chris Ellingham"}, {"@pid": "71/1269", "text": "Markus Robinson"}]}, "title": "Integrating Scan into Hierarchical Synthesis Methodologies.", "venue": "ITC", "pages": "751-756", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/BeausangER96", "doi": "10.1109/TEST.1996.557134", "ee": "https://doi.org/10.1109/TEST.1996.557134", "url": "https://dblp.org/rec/conf/itc/BeausangER96"}, "url": "URL#6336647"}, {"@score": "1", "@id": "6336648", "info": {"authors": {"author": [{"@pid": "57/4162", "text": "Sandeep Bhatia"}, {"@pid": "69/1842", "text": "Tushar Gheewala"}, {"@pid": "54/1993", "text": "Prab Varma"}]}, "title": "A Unifying Methodology for Intellectual Property and Custom Logic Testing.", "venue": "ITC", "pages": "639-648", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/BhatiaGV96", "doi": "10.1109/TEST.1996.557121", "ee": "https://doi.org/10.1109/TEST.1996.557121", "url": "https://dblp.org/rec/conf/itc/BhatiaGV96"}, "url": "URL#6336648"}, {"@score": "1", "@id": "6336649", "info": {"authors": {"author": [{"@pid": "17/3078", "text": "Vamsi Boppana"}, {"@pid": "f/WKentFuchs", "text": "W. Kent Fuchs"}]}, "title": "Partial Scan Design Based on State Transition Modeling.", "venue": "ITC", "pages": "538-547", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/BoppanaF96", "doi": "10.1109/TEST.1996.557079", "ee": "https://doi.org/10.1109/TEST.1996.557079", "url": "https://dblp.org/rec/conf/itc/BoppanaF96"}, "url": "URL#6336649"}, {"@score": "1", "@id": "6336650", "info": {"authors": {"author": [{"@pid": "12/3531", "text": "Matthew Boutin"}, {"@pid": "93/5292", "text": "Peter Dziel"}]}, "title": "Application of Boundary Scan in a Fault Tolerant Computer System.", "venue": "ITC", "pages": "809-817", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/BoutinD96", "doi": "10.1109/TEST.1996.557141", "ee": "https://doi.org/10.1109/TEST.1996.557141", "url": "https://dblp.org/rec/conf/itc/BoutinD96"}, "url": "URL#6336650"}, {"@score": "1", "@id": "6336651", "info": {"authors": {"author": [{"@pid": "b/MelvinABreuer", "text": "Melvin A. Breuer"}, {"@pid": "g/SandeepKGupta", "text": "Sandeep K. Gupta"}]}, "title": "Process-Aggravated Noise (PAN): New Validation and Test Problems.", "venue": "ITC", "pages": "914-923", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/BreuerG96", "doi": "10.1109/TEST.1996.557153", "ee": "https://doi.org/10.1109/TEST.1996.557153", "url": "https://dblp.org/rec/conf/itc/BreuerG96"}, "url": "URL#6336651"}, {"@score": "1", "@id": "6336652", "info": {"authors": {"author": [{"@pid": "03/3512", "text": "Ilene Burnstein"}, {"@pid": "00/4678", "text": "Taratip Suwannasart"}, {"@pid": "62/2441", "text": "C. Robert Carlson"}]}, "title": "Developing a Testing Maturity Model for Software Test Process Evaluation and Improvement.", "venue": "ITC", "pages": "581-589", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/BurnsteinSC96", "doi": "10.1109/TEST.1996.557106", "ee": "https://doi.org/10.1109/TEST.1996.557106", "url": "https://dblp.org/rec/conf/itc/BurnsteinSC96"}, "url": "URL#6336652"}, {"@score": "1", "@id": "6336653", "info": {"authors": {"author": [{"@pid": "88/1708", "text": "Kenneth M. Butler"}, {"@pid": "04/170", "text": "Karl Johnson"}, {"@pid": "74/2848", "text": "Jeff Platt"}, {"@pid": "93/2591", "text": "Anjali Jones"}, {"@pid": "02/5422", "text": "Jayashree Saxena"}]}, "title": "Integrating Automated Diagnosis into the Testing and Failure Analysis Operations.", "venue": "ITC", "pages": "934", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/ButlerJPJS96", "doi": "10.1109/TEST.1996.557163", "ee": "https://doi.org/10.1109/TEST.1996.557163", "url": "https://dblp.org/rec/conf/itc/ButlerJPJS96"}, "url": "URL#6336653"}, {"@score": "1", "@id": "6336654", "info": {"authors": {"author": [{"@pid": "50/5182", "text": "F. Celeiro"}, {"@pid": "32/6952", "text": "L. Dias"}, {"@pid": "95/464", "text": "J. Ferreira"}, {"@pid": "70/2359", "text": "Marcelino B. Santos"}, {"@pid": "17/6940", "text": "Jo\u00e3o Paulo Teixeira 0001"}]}, "title": "Defect-Oriented IC Test and Diagnosis Using VHDL Fault Simulation.", "venue": "ITC", "pages": "620-628", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/CeleiroDFST96", "doi": "10.1109/TEST.1996.557119", "ee": "https://doi.org/10.1109/TEST.1996.557119", "url": "https://dblp.org/rec/conf/itc/CeleiroDFST96"}, "url": "URL#6336654"}, {"@score": "1", "@id": "6336655", "info": {"authors": {"author": [{"@pid": "91/1519", "text": "Jonathan T.-Y. Chang"}, {"@pid": "m/EdwardJMcCluskey", "text": "Edward J. McCluskey"}]}, "title": "Detecting Delay Flaws by Very-Low-Voltage Testing.", "venue": "ITC", "pages": "367-376", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/ChangM96", "doi": "10.1109/TEST.1996.556983", "ee": "https://doi.org/10.1109/TEST.1996.556983", "url": "https://dblp.org/rec/conf/itc/ChangM96"}, "url": "URL#6336655"}, {"@score": "1", "@id": "6336656", "info": {"authors": {"author": [{"@pid": "81/3664", "text": "Hugo Cheung"}, {"@pid": "g/SandeepKGupta", "text": "Sandeep K. Gupta"}]}, "title": "A BIST Methodology for Comprehensive Testing of RAM with Reduced Heat Dissipation.", "venue": "ITC", "pages": "386-395", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/CheungG96", "doi": "10.1109/TEST.1996.557026", "ee": "https://doi.org/10.1109/TEST.1996.557026", "url": "https://dblp.org/rec/conf/itc/CheungG96"}, "url": "URL#6336656"}, {"@score": "1", "@id": "6336657", "info": {"authors": {"author": [{"@pid": "54/1199", "text": "Kazunori Chihara"}, {"@pid": "48/5533", "text": "Takashi Sekino"}, {"@pid": "99/5761", "text": "Koji Sasaki"}]}, "title": "An Application of Photoconductive Switch for High-Speed Testing.", "venue": "ITC", "pages": "669-676", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/ChiharaSS96", "doi": "10.1109/TEST.1996.557124", "ee": "https://doi.org/10.1109/TEST.1996.557124", "url": "https://dblp.org/rec/conf/itc/ChiharaSS96"}, "url": "URL#6336657"}, {"@score": "1", "@id": "6336658", "info": {"authors": {"author": [{"@pid": "66/4985", "text": "Duncan Clarke"}, {"@pid": "l/InsupLee", "text": "Insup Lee 0001"}]}, "title": "Testing-Based Analysis of Real-Time System Models.", "venue": "ITC", "pages": "894-903", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/ClarkeL96", "doi": "10.1109/TEST.1996.557151", "ee": "https://doi.org/10.1109/TEST.1996.557151", "url": "https://dblp.org/rec/conf/itc/ClarkeL96"}, "url": "URL#6336658"}, {"@score": "1", "@id": "6336659", "info": {"authors": {"author": {"@pid": "06/3251", "text": "Daniel P. Core"}}, "title": "Risk Assessment Sampling Plans for Non-Standard (Maverick) Material.", "venue": "ITC", "pages": "595-604", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Core96", "doi": "10.1109/TEST.1996.557111", "ee": "https://doi.org/10.1109/TEST.1996.557111", "url": "https://dblp.org/rec/conf/itc/Core96"}, "url": "URL#6336659"}, {"@score": "1", "@id": "6336660", "info": {"authors": {"author": [{"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "35/3262", "text": "Maurizio Rebaudengo"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}]}, "title": "Comparing Topological, Symbolic and GA-based ATPGs: An Experimental Approach.", "venue": "ITC", "pages": "39-47", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/CornoPRR96", "doi": "10.1109/TEST.1996.556941", "ee": "https://doi.org/10.1109/TEST.1996.556941", "url": "https://dblp.org/rec/conf/itc/CornoPRR96"}, "url": "URL#6336660"}, {"@score": "1", "@id": "6336661", "info": {"authors": {"author": [{"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "35/3262", "text": "Maurizio Rebaudengo"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}]}, "title": "Partial Scan Flip Flop Selection for Simulation-Based Sequential ATPGs.", "venue": "ITC", "pages": "558-564", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/CornoPRR96a", "doi": "10.1109/TEST.1996.557088", "ee": "https://doi.org/10.1109/TEST.1996.557088", "url": "https://dblp.org/rec/conf/itc/CornoPRR96a"}, "url": "URL#6336661"}, {"@score": "1", "@id": "6336662", "info": {"authors": {"author": {"@pid": "22/1234", "text": "Michael G. Davis"}}, "title": "The Effect of Periof Generation Techniques on Period Resolution and Waveform Jitter in VLSI Test Systems.", "venue": "ITC", "pages": "685-690", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Davis96", "doi": "10.1109/TEST.1996.557126", "ee": "https://doi.org/10.1109/TEST.1996.557126", "url": "https://dblp.org/rec/conf/itc/Davis96"}, "url": "URL#6336662"}, {"@score": "1", "@id": "6336663", "info": {"authors": {"author": [{"@pid": "52/6996", "text": "Steven DeFoster"}, {"@pid": "94/7009", "text": "Dennis Karst"}, {"@pid": "05/3533", "text": "Matthew Peterson"}, {"@pid": "76/4521", "text": "Paul Sendelbach"}, {"@pid": "16/6555", "text": "Kirk Kottschade"}]}, "title": "Manufacturing Test of Fiber Channel Communications Cards and Optical Subassemblies.", "venue": "ITC", "pages": "127-134", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/DeFosterKPSK96", "doi": "10.1109/TEST.1996.556954", "ee": "https://doi.org/10.1109/TEST.1996.556954", "url": "https://dblp.org/rec/conf/itc/DeFosterKPSK96"}, "url": "URL#6336663"}, {"@score": "1", "@id": "6336664", "info": {"authors": {"author": [{"@pid": "05/2698", "text": "Giri Devarayanadurg"}, {"@pid": "45/4381", "text": "Prashant Goteti"}, {"@pid": "27/3560", "text": "Mani Soma"}]}, "title": "Hierarchy Based Statistical Fault Simulation of Mixed-Signal ICs.", "venue": "ITC", "pages": "521-527", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/DevarayanadurgGS96", "doi": "10.1109/TEST.1996.557077", "ee": "https://doi.org/10.1109/TEST.1996.557077", "url": "https://dblp.org/rec/conf/itc/DevarayanadurgGS96"}, "url": "URL#6336664"}, {"@score": "1", "@id": "6336665", "info": {"authors": {"author": {"@pid": "93/5292", "text": "Peter Dziel"}}, "title": "The Need for Complete System Level Test Standardization.", "venue": "ITC", "pages": "941", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Dziel96", "doi": "10.1109/TEST.1996.557170", "ee": "https://doi.org/10.1109/TEST.1996.557170", "url": "https://dblp.org/rec/conf/itc/Dziel96"}, "url": "URL#6336665"}, {"@score": "1", "@id": "6336666", "info": {"authors": {"author": [{"@pid": "37/6020", "text": "Tom Eberle"}, {"@pid": "69/1941", "text": "Robert McVay"}, {"@pid": "98/5707", "text": "Chris Meyers"}, {"@pid": "55/898", "text": "Jason Moore"}]}, "title": "ASIC BIST Synthesis: A VHDL Approach.", "venue": "ITC", "pages": "741-750", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/EberleMMM96", "doi": "10.1109/TEST.1996.557133", "ee": "https://doi.org/10.1109/TEST.1996.557133", "url": "https://dblp.org/rec/conf/itc/EberleMMM96"}, "url": "URL#6336666"}, {"@score": "1", "@id": "6336667", "info": {"authors": {"author": {"@pid": "63/3799", "text": "Jack Ferguson"}}, "title": "High Fault Coverage of In-Circuit IC Pin Faults with a Vectorless Test Technique Using Parasitic Transistors.", "venue": "ITC", "pages": "926", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Ferguson96", "doi": "10.1109/TEST.1996.557156", "ee": "https://doi.org/10.1109/TEST.1996.557156", "url": "https://dblp.org/rec/conf/itc/Ferguson96"}, "url": "URL#6336667"}, {"@score": "1", "@id": "6336668", "info": {"authors": {"author": {"@pid": "71/5322", "text": "Andrew Flint"}}, "title": "Three Different MCMs, Three Different Test Strategies.", "venue": "ITC", "pages": "828-833", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Flint96", "doi": "10.1109/TEST.1996.557143", "ee": "https://doi.org/10.1109/TEST.1996.557143", "url": "https://dblp.org/rec/conf/itc/Flint96"}, "url": "URL#6336668"}, {"@score": "1", "@id": "6336669", "info": {"authors": {"author": [{"@pid": "14/938", "text": "Piero Franco"}, {"@pid": "96/14", "text": "Siyad C. Ma"}, {"@pid": "58/4475", "text": "Jonathan Chang"}, {"@pid": "85/37", "text": "Yi-Chin Chu"}, {"@pid": "81/7034", "text": "Sanjay Wattal"}, {"@pid": "m/EdwardJMcCluskey", "text": "Edward J. McCluskey"}, {"@pid": "13/6776", "text": "Robert L. Stokes"}, {"@pid": "41/6937", "text": "William D. Farwell"}]}, "title": "Analysis and Detection of Timing Failures in an Experimental Test Chip.", "venue": "ITC", "pages": "691-700", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/FrancoMCCWMSF96", "doi": "10.1109/TEST.1996.557127", "ee": "https://doi.org/10.1109/TEST.1996.557127", "url": "https://dblp.org/rec/conf/itc/FrancoMCCWMSF96"}, "url": "URL#6336669"}, {"@score": "1", "@id": "6336670", "info": {"authors": {"author": [{"@pid": "45/6121", "text": "Felix Frayman"}, {"@pid": "65/4414", "text": "Mick Tegethoff"}, {"@pid": "91/3150", "text": "Brenton White"}]}, "title": "Issues in Optimizing the Test Process - A Telecom Case Study.", "venue": "ITC", "pages": "800-808", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/FraymanTW96", "doi": "10.1109/TEST.1996.557140", "ee": "https://doi.org/10.1109/TEST.1996.557140", "url": "https://dblp.org/rec/conf/itc/FraymanTW96"}, "url": "URL#6336670"}, {"@score": "1", "@id": "6336671", "info": {"authors": {"author": [{"@pid": "53/4706", "text": "Hiromu Fujioka"}, {"@pid": "95/6255", "text": "Koji Nakamae"}, {"@pid": "43/5707", "text": "Akio Higashi"}]}, "title": "Effects of Multi-Product, Small-Sized Production of LSIs Packaged in Various Packages on the Final Test Process Efficiency and Cost.", "venue": "ITC", "pages": "793-799", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/FujiokaNH96", "doi": "10.1109/TEST.1996.557139", "ee": "https://doi.org/10.1109/TEST.1996.557139", "url": "https://dblp.org/rec/conf/itc/FujiokaNH96"}, "url": "URL#6336671"}, {"@score": "1", "@id": "6336672", "info": {"authors": {"author": {"@pid": "f/StephenBFurber", "text": "Stephen B. Furber"}}, "title": "The Return of Asynchronous Logic.", "venue": "ITC", "pages": "938", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Furber96", "doi": "10.1109/TEST.1996.557167", "ee": "https://doi.org/10.1109/TEST.1996.557167", "url": "https://dblp.org/rec/conf/itc/Furber96"}, "url": "URL#6336672"}, {"@score": "1", "@id": "6336673", "info": {"authors": {"author": [{"@pid": "84/2112", "text": "Neeta Ganguly"}, {"@pid": "85/1962", "text": "Magdy S. Abadir"}, {"@pid": "92/1323", "text": "Manish Pandey"}]}, "title": "PowerPCTM Array Verification Methodology using Formal Techniques.", "venue": "ITC", "pages": "857-864", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/GangulyAP96", "doi": "10.1109/TEST.1996.557147", "ee": "https://doi.org/10.1109/TEST.1996.557147", "url": "https://dblp.org/rec/conf/itc/GangulyAP96"}, "url": "URL#6336673"}, {"@score": "1", "@id": "6336674", "info": {"authors": {"author": [{"@pid": "73/2351", "text": "Marwan A. Gharaybeh"}, {"@pid": "91/2691", "text": "Michael L. Bushnell"}, {"@pid": "59/2845", "text": "Vishwani D. Agrawal"}]}, "title": "An Exact Non-Enumerative Fault Simulator for Path-Delay Faults.", "venue": "ITC", "pages": "276-285", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/GharaybehBA96", "doi": "10.1109/TEST.1996.556972", "ee": "https://doi.org/10.1109/TEST.1996.556972", "url": "https://dblp.org/rec/conf/itc/GharaybehBA96"}, "url": "URL#6336674"}, {"@score": "1", "@id": "6336675", "info": {"authors": {"author": [{"@pid": "48/6113-1", "text": "Patrick Girard 0001"}, {"@pid": "92/4377", "text": "Christian Landrault"}, {"@pid": "62/4776", "text": "Serge Pravossoudovitch"}, {"@pid": "69/66", "text": "B. Rodriguez"}]}, "title": "A Diagnostic ATPG for Delay Faults Based on Genetic Algorithms.", "venue": "ITC", "pages": "286-293", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/GirardLPR96", "doi": "10.1109/TEST.1996.556973", "ee": "https://doi.org/10.1109/TEST.1996.556973", "url": "https://dblp.org/rec/conf/itc/GirardLPR96"}, "url": "URL#6336675"}, {"@score": "1", "@id": "6336676", "info": {"authors": {"author": [{"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "16/6466", "text": "Antonis M. Paschalis"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "An Effective BIST Scheme for Datapaths.", "venue": "ITC", "pages": "76-85", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/GizopoulosPZ96", "doi": "10.1109/TEST.1996.556947", "ee": "https://doi.org/10.1109/TEST.1996.556947", "url": "https://dblp.org/rec/conf/itc/GizopoulosPZ96"}, "url": "URL#6336676"}, {"@score": "1", "@id": "6336677", "info": {"authors": {"author": [{"@pid": "94/2344", "text": "Naim Ben-Hamida"}, {"@pid": "47/1159", "text": "Khaled Saab 0001"}, {"@pid": "57/851", "text": "David Marche"}, {"@pid": "88/6578", "text": "Bozena Kaminska"}, {"@pid": "61/5466", "text": "Guy Quesnel"}]}, "title": "LIMSoft: Automated Tool for Design and Test Integration of Analog Circuits.", "venue": "ITC", "pages": "571-580", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HamidaSMKQ96", "doi": "10.1109/TEST.1996.557094", "ee": "https://doi.org/10.1109/TEST.1996.557094", "url": "https://dblp.org/rec/conf/itc/HamidaSMKQ96"}, "url": "URL#6336677"}, {"@score": "1", "@id": "6336678", "info": {"authors": {"author": [{"@pid": "53/3714", "text": "Ismed Hartanto"}, {"@pid": "17/3078", "text": "Vamsi Boppana"}, {"@pid": "f/WKentFuchs", "text": "W. Kent Fuchs"}]}, "title": "Diagnostic Fault Equivalence Identification Using Redundancy Information and Structural Analysis.", "venue": "ITC", "pages": "294-302", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HartantoBF96", "doi": "10.1109/TEST.1996.556974", "ee": "https://doi.org/10.1109/TEST.1996.556974", "url": "https://dblp.org/rec/conf/itc/HartantoBF96"}, "url": "URL#6336678"}, {"@score": "1", "@id": "6336679", "info": {"authors": {"author": [{"@pid": "32/1346", "text": "Evan M. Hawrysh"}, {"@pid": "02/2280", "text": "Gordon W. Roberts"}]}, "title": "An Integration of Memory-Based Analog Signal Generation into Current DFT Architectures.", "venue": "ITC", "pages": "528-537", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HawryshR96", "doi": "10.1109/TEST.1996.557078", "ee": "https://doi.org/10.1109/TEST.1996.557078", "url": "https://dblp.org/rec/conf/itc/HawryshR96"}, "url": "URL#6336679"}, {"@score": "1", "@id": "6336680", "info": {"authors": {"author": [{"@pid": "92/1308", "text": "Ghassan Al Hayek"}, {"@pid": "15/1251", "text": "Chantal Robach"}]}, "title": "From Specification Validation to Hardware Testing: A Unified Method.", "venue": "ITC", "pages": "885-893", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HayekR96", "doi": "10.1109/TEST.1996.557150", "ee": "https://doi.org/10.1109/TEST.1996.557150", "url": "https://dblp.org/rec/conf/itc/HayekR96"}, "url": "URL#6336680"}, {"@score": "1", "@id": "6336681", "info": {"authors": {"author": [{"@pid": "93/5799", "text": "Sybille Hellebrand"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}, {"@pid": "13/6148", "text": "Andre Hertwig"}]}, "title": "Mixed-Mode BIST Using Embedded Processors.", "venue": "ITC", "pages": "195-204", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HellebrandWH96", "doi": "10.1109/TEST.1996.556962", "ee": "https://doi.org/10.1109/TEST.1996.556962", "url": "https://dblp.org/rec/conf/itc/HellebrandWH96"}, "url": "URL#6336681"}, {"@score": "1", "@id": "6336682", "info": {"authors": {"author": [{"@pid": "62/558", "text": "Klaus Helmreich"}, {"@pid": "10/1769", "text": "G. Reinwardt"}]}, "title": "Virtual Test of Noise and Jitter Parameters.", "venue": "ITC", "pages": "461-470", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HelmreichR96", "doi": "10.1109/TEST.1996.557058", "ee": "https://doi.org/10.1109/TEST.1996.557058", "url": "https://dblp.org/rec/conf/itc/HelmreichR96"}, "url": "URL#6336682"}, {"@score": "1", "@id": "6336683", "info": {"authors": {"author": [{"@pid": "31/1912", "text": "Harry Hengster"}, {"@pid": "08/3781", "text": "Uwe Sparmann"}, {"@pid": "b/BerndBecker", "text": "Bernd Becker 0001"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Local Transformations and Robust Dependent Path Delay.", "venue": "ITC", "pages": "347-356", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HengsterSBR96", "doi": "10.1109/TEST.1996.556981", "ee": "https://doi.org/10.1109/TEST.1996.556981", "url": "https://dblp.org/rec/conf/itc/HengsterSBR96"}, "url": "URL#6336683"}, {"@score": "1", "@id": "6336684", "info": {"authors": {"author": [{"@pid": "40/6008", "text": "Timothy R. Henry"}, {"@pid": "31/2686", "text": "Thomas Soo"}]}, "title": "Burn-in Elimination of a High Volume Microprocessor Using IDDQ.", "venue": "ITC", "pages": "242-249", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HenryS96", "doi": "10.1109/TEST.1996.556968", "ee": "https://doi.org/10.1109/TEST.1996.556968", "url": "https://dblp.org/rec/conf/itc/HenryS96"}, "url": "URL#6336684"}, {"@score": "1", "@id": "6336685", "info": {"authors": {"author": [{"@pid": "99/2239", "text": "Shi-Yu Huang"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}, {"@pid": "60/1709", "text": "Kuang-Chien Chen"}, {"@pid": "19/2761", "text": "Uwe Gl\u00e4ser"}]}, "title": "An ATPG-Based Framework for Verifying Sequential Equivalence.", "venue": "ITC", "pages": "865-874", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/HuangCCG96", "doi": "10.1109/TEST.1996.557148", "ee": "https://doi.org/10.1109/TEST.1996.557148", "url": "https://dblp.org/rec/conf/itc/HuangCCG96"}, "url": "URL#6336685"}, {"@score": "1", "@id": "6336686", "info": {"authors": {"author": [{"@pid": "49/3188", "text": "Hideaki Imada"}, {"@pid": "15/2516", "text": "Kenichi Fujisaki"}, {"@pid": "08/1990", "text": "Toshimi Ohsawa"}, {"@pid": "50/6989", "text": "Masaru Tsuto"}]}, "title": "Generation Technique of 500MHz Ultra-High Speed Algorithmic Pattern.", "venue": "ITC", "pages": "677-684", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/ImadaFOT96", "doi": "10.1109/TEST.1996.557125", "ee": "https://doi.org/10.1109/TEST.1996.557125", "url": "https://dblp.org/rec/conf/itc/ImadaFOT96"}, "url": "URL#6336686"}, {"@score": "1", "@id": "6336687", "info": {"authors": {"author": [{"@pid": "25/6590", "text": "Kenji Isawa"}, {"@pid": "90/4131", "text": "Yoshihiro Hashimoto"}]}, "title": "High-Speed IDDQ Measurement Circuit.", "venue": "ITC", "pages": "112-117", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/IsawaH96", "doi": "10.1109/TEST.1996.556952", "ee": "https://doi.org/10.1109/TEST.1996.556952", "url": "https://dblp.org/rec/conf/itc/IsawaH96"}, "url": "URL#6336687"}, {"@score": "1", "@id": "6336688", "info": {"authors": {"author": [{"@pid": "94/1318", "text": "Dimitrios Karayiannis"}, {"@pid": "70/5489", "text": "Spyros Tragoudas"}]}, "title": "ATPD: An Automatic Test Pattern Generator for Path Delay Faults.", "venue": "ITC", "pages": "443-452", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/KarayiannisT96", "doi": "10.1109/TEST.1996.557051", "ee": "https://doi.org/10.1109/TEST.1996.557051", "url": "https://dblp.org/rec/conf/itc/KarayiannisT96"}, "url": "URL#6336688"}, {"@score": "1", "@id": "6336689", "info": {"authors": {"author": [{"@pid": "48/4171", "text": "Sankaran Karthik"}, {"@pid": "95/2363", "text": "Mark Aitken"}, {"@pid": "43/6762", "text": "Glidden Martin"}, {"@pid": "65/2776", "text": "Srinivasu Pappula"}, {"@pid": "79/1704", "text": "Bob Stettler"}, {"@pid": "68/7015", "text": "Praveen Vishakantaiah"}, {"@pid": "37/4503", "text": "Manuel A. d&apos;Abreu"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}]}, "title": "Distributed Mixed Level Logic and Fault Simulation on the Pentium\u00ae Pro Microprocessor.", "venue": "ITC", "pages": "160-166", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/KarthikAMPSVdA96", "doi": "10.1109/TEST.1996.556958", "ee": "https://doi.org/10.1109/TEST.1996.556958", "url": "https://dblp.org/rec/conf/itc/KarthikAMPSVdA96"}, "url": "URL#6336689"}, {"@score": "1", "@id": "6336690", "info": {"authors": {"author": {"@pid": "06/6353", "text": "Wuudiann Ke"}}, "title": "Backplane Interconnect Test in a Boundary-Scan Environment.", "venue": "ITC", "pages": "717-724", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Ke96", "doi": "10.1109/TEST.1996.557130", "ee": "https://doi.org/10.1109/TEST.1996.557130", "url": "https://dblp.org/rec/conf/itc/Ke96"}, "url": "URL#6336690"}, {"@score": "1", "@id": "6336691", "info": {"authors": {"author": [{"@pid": "81/1069", "text": "Von-Kyoung Kim"}, {"@pid": "65/4414", "text": "Mick Tegethoff"}, {"@pid": "74/1080", "text": "Tom Chen 0001"}]}, "title": "ASIC Yield Estimation at Early Design Cycle.", "venue": "ITC", "pages": "590-594", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/KimTC96", "doi": "10.1109/TEST.1996.557110", "ee": "https://doi.org/10.1109/TEST.1996.557110", "url": "https://dblp.org/rec/conf/itc/KimTC96"}, "url": "URL#6336691"}, {"@score": "1", "@id": "6336692", "info": {"authors": {"author": [{"@pid": "k/MHKonijnenburg", "text": "M. H. Konijnenburg"}, {"@pid": "21/293", "text": "J. Th. van der Linden"}, {"@pid": "06/6388", "text": "Ad J. van de Goor"}]}, "title": "Accelerated Compact Test Set Generation for Three-State Circuits.", "venue": "ITC", "pages": "29-38", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/KonijnenburgLG96", "doi": "10.1109/TEST.1996.556940", "ee": "https://doi.org/10.1109/TEST.1996.556940", "url": "https://dblp.org/rec/conf/itc/KonijnenburgLG96"}, "url": "URL#6336692"}, {"@score": "1", "@id": "6336693", "info": {"authors": {"author": [{"@pid": "09/2617", "text": "Angela Krstic"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}, {"@pid": "28/3799", "text": "Srimat T. Chakradhar"}]}, "title": "Identification and Test Generation for Primitive Faults.", "venue": "ITC", "pages": "423-432", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/KrsticCC96", "doi": "10.1109/TEST.1996.557046", "ee": "https://doi.org/10.1109/TEST.1996.557046", "url": "https://dblp.org/rec/conf/itc/KrsticCC96"}, "url": "URL#6336693"}, {"@score": "1", "@id": "6336694", "info": {"authors": {"author": {"@pid": "18/5211", "text": "Barry D. Kulp"}}, "title": "Testing and Characterizing Jitter in 100BASE-TX and 155.52 Mbit/S ATM Devices with a 1 Gsample/s AWG in an ATE System.", "venue": "ITC", "pages": "104-111", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Kulp96", "doi": "10.1109/TEST.1996.557019", "ee": "https://doi.org/10.1109/TEST.1996.557019", "url": "https://dblp.org/rec/conf/itc/Kulp96"}, "url": "URL#6336694"}, {"@score": "1", "@id": "6336695", "info": {"authors": {"author": [{"@pid": "56/4383", "text": "David B. Lavo"}, {"@pid": "36/3572", "text": "Tracy Larrabee"}, {"@pid": "96/629", "text": "Brian Chess"}]}, "title": "Beyond the Byzantine Generals: Unexpected Behaviour and Bridging Fault Diagnosis.", "venue": "ITC", "pages": "611-619", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/LavoLC96", "doi": "10.1109/TEST.1996.557118", "ee": "https://doi.org/10.1109/TEST.1996.557118", "url": "https://dblp.org/rec/conf/itc/LavoLC96"}, "url": "URL#6336695"}, {"@score": "1", "@id": "6336696", "info": {"authors": {"author": {"@pid": "23/7037", "text": "Marc E. Levitt"}}, "title": "Formal Verification of the UltraSPARCTM Family of Processors via ATPG Methods.", "venue": "ITC", "pages": "849-856", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Levitt96", "doi": "10.1109/TEST.1996.557146", "ee": "https://doi.org/10.1109/TEST.1996.557146", "url": "https://dblp.org/rec/conf/itc/Levitt96"}, "url": "URL#6336696"}, {"@score": "1", "@id": "6336697", "info": {"authors": {"author": [{"@pid": "33/3244", "text": "Yuyun Liao"}, {"@pid": "w/DMHWalker", "text": "D. M. H. Walker"}]}, "title": "Fault Coverage Analysis for Physically-Based CMOS Bridging Faults at Different Power Supply Voltages.", "venue": "ITC", "pages": "767-775", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/LiaoW96", "doi": "10.1109/TEST.1996.557136", "ee": "https://doi.org/10.1109/TEST.1996.557136", "url": "https://dblp.org/rec/conf/itc/LiaoW96"}, "url": "URL#6336697"}, {"@score": "1", "@id": "6336698", "info": {"authors": {"author": {"@pid": "34/4434", "text": "Keith Lofstrom"}}, "title": "A Demonstration IC for the P1149.4 Mixed-Signal Test Standard.", "venue": "ITC", "pages": "92-98", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Lofstrom96", "doi": "10.1109/TEST.1996.556949", "ee": "https://doi.org/10.1109/TEST.1996.556949", "url": "https://dblp.org/rec/conf/itc/Lofstrom96"}, "url": "URL#6336698"}, {"@score": "1", "@id": "6336699", "info": {"authors": {"author": {"@pid": "34/4434", "text": "Keith Lofstrom"}}, "title": "Early Capture for Boundary Scan Timing Measurements.", "venue": "ITC", "pages": "417-422", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Lofstrom96a", "doi": "10.1109/TEST.1996.557045", "ee": "https://doi.org/10.1109/TEST.1996.557045", "url": "https://dblp.org/rec/conf/itc/Lofstrom96a"}, "url": "URL#6336699"}, {"@score": "1", "@id": "6336700", "info": {"authors": {"author": [{"@pid": "43/4649", "text": "G. M. Luong"}, {"@pid": "w/DMHWalker", "text": "D. M. H. Walker"}]}, "title": "Test Generation for Global Delay Faults.", "venue": "ITC", "pages": "433-442", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/LuongW96", "doi": "10.1109/TEST.1996.557048", "ee": "https://doi.org/10.1109/TEST.1996.557048", "url": "https://dblp.org/rec/conf/itc/LuongW96"}, "url": "URL#6336700"}, {"@score": "1", "@id": "6336701", "info": {"authors": {"author": [{"@pid": "96/5418", "text": "Yuhai Ma"}, {"@pid": "15/2376", "text": "Wanchun Shi"}]}, "title": "A Novel Approach to the Analysis of VLSI Device Test Programs.", "venue": "ITC", "pages": "471-480", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/MaS96", "doi": "10.1109/TEST.1996.557059", "ee": "https://doi.org/10.1109/TEST.1996.557059", "url": "https://dblp.org/rec/conf/itc/MaS96"}, "url": "URL#6336701"}, {"@score": "1", "@id": "6336702", "info": {"authors": {"author": {"@pid": "06/662", "text": "Wojciech Maly"}}, "title": "New and Not-So-New Test Challenges of the Next Decade.", "venue": "ITC", "pages": "11", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Maly96", "doi": "10.1109/ITC.1996.10009", "ee": "https://doi.ieeecomputersociety.org/10.1109/ITC.1996.10009", "url": "https://dblp.org/rec/conf/itc/Maly96"}, "url": "URL#6336702"}, {"@score": "1", "@id": "6336703", "info": {"authors": {"author": [{"@pid": "01/5625", "text": "Weiwei Mao"}, {"@pid": "49/3131", "text": "Ravi K. Gulati"}]}, "title": "Improving Gate Level Fault Coverage by RTL Fault Grading.", "venue": "ITC", "pages": "150-159", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/MaoG96", "doi": "10.1109/TEST.1996.556957", "ee": "https://doi.org/10.1109/TEST.1996.556957", "url": "https://dblp.org/rec/conf/itc/MaoG96"}, "url": "URL#6336703"}, {"@score": "1", "@id": "6336704", "info": {"authors": {"author": {"@pid": "10/2522", "text": "Solomon Max"}}, "title": "Extending Calibration Intervals.", "venue": "ITC", "pages": "118-126", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Max96", "doi": "10.1109/TEST.1996.556953", "ee": "https://doi.org/10.1109/TEST.1996.556953", "url": "https://dblp.org/rec/conf/itc/Max96"}, "url": "URL#6336704"}, {"@score": "1", "@id": "6336705", "info": {"authors": {"author": [{"@pid": "05/6455", "text": "Peter C. Maxwell"}, {"@pid": "85/5197", "text": "Robert C. Aitken"}, {"@pid": "16/6860", "text": "Kathleen R. Kollitz"}, {"@pid": "66/3976", "text": "Allen C. Brown"}]}, "title": "IDDQ and AC Scan: The War Against Unmodelled Defects.", "venue": "ITC", "pages": "250-258", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/MaxwellAKB96", "doi": "10.1109/TEST.1996.556969", "ee": "https://doi.org/10.1109/TEST.1996.556969", "url": "https://dblp.org/rec/conf/itc/MaxwellAKB96"}, "url": "URL#6336705"}, {"@score": "1", "@id": "6336706", "info": {"authors": {"author": [{"@pid": "33/3594", "text": "Anne Meixner"}, {"@pid": "63/3369", "text": "Jash Banik"}]}, "title": "Weak Write Test Mode: An SRAM Cell Stability Design for Test Technique.", "venue": "ITC", "pages": "309-318", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/MeixnerB96", "doi": "10.1109/TEST.1996.556976", "ee": "https://doi.org/10.1109/TEST.1996.556976", "url": "https://dblp.org/rec/conf/itc/MeixnerB96"}, "url": "URL#6336706"}, {"@score": "1", "@id": "6336707", "info": {"authors": {"author": [{"@pid": "12/4901", "text": "Dinos Moundanos"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}, {"@pid": "24/2333", "text": "Yatin Vasant Hoskote"}]}, "title": "A Unified Framework for Design Validation and Manufacturing Test.", "venue": "ITC", "pages": "875-884", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/MoundanosAH96", "doi": "10.1109/TEST.1996.557149", "ee": "https://doi.org/10.1109/TEST.1996.557149", "url": "https://dblp.org/rec/conf/itc/MoundanosAH96"}, "url": "URL#6336707"}, {"@score": "1", "@id": "6336708", "info": {"authors": {"author": [{"@pid": "74/2517", "text": "Wayne M. Needham"}, {"@pid": "54/5926", "text": "Naga Gollakota"}]}, "title": "DFT Strategy for Intel Microprocessors.", "venue": "ITC", "pages": "396-399", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/NeedhamG96", "doi": "10.1109/TEST.1996.557029", "ee": "https://doi.org/10.1109/TEST.1996.557029", "url": "https://dblp.org/rec/conf/itc/NeedhamG96"}, "url": "URL#6336708"}, {"@score": "1", "@id": "6336709", "info": {"authors": {"author": [{"@pid": "54/725", "text": "Robert B. Norwood"}, {"@pid": "m/EdwardJMcCluskey", "text": "Edward J. McCluskey"}]}, "title": "Orthogonal Scan: Low-Overhead Scan for Data Paths.", "venue": "ITC", "pages": "659-668", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/NorwoodM96", "doi": "10.1109/TEST.1996.557123", "ee": "https://doi.org/10.1109/TEST.1996.557123", "url": "https://dblp.org/rec/conf/itc/NorwoodM96"}, "url": "URL#6336709"}, {"@score": "1", "@id": "6336710", "info": {"authors": {"author": {"@pid": "02/3228", "text": "Michael J. Ohletz"}}, "title": "Realistic-Faults Mapping Scheme for the Fault Simulation of Integrated Analogue CMOS Circuits.", "venue": "ITC", "pages": "776-785", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Ohletz96", "doi": "10.1109/TEST.1996.557137", "ee": "https://doi.org/10.1109/TEST.1996.557137", "url": "https://dblp.org/rec/conf/itc/Ohletz96"}, "url": "URL#6336710"}, {"@score": "1", "@id": "6336711", "info": {"authors": {"author": [{"@pid": "51/3393", "text": "Thomas Olbrich"}, {"@pid": "77/5896", "text": "Jordi P\u00e9rez"}, {"@pid": "92/8227", "text": "Ian Andrew Grout"}, {"@pid": "35/5031", "text": "Andrew Mark David Richardson"}, {"@pid": "12/9-1", "text": "Carles Ferrer 0001"}]}, "title": "Defect-Oriented vs. Schematic-Level Based Fault Simulation for Mixed-Signal ICs.", "venue": "ITC", "pages": "511-520", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/OlbrichPGRF96", "doi": "10.1109/TEST.1996.557076", "ee": "https://doi.org/10.1109/TEST.1996.557076", "url": "https://dblp.org/rec/conf/itc/OlbrichPGRF96"}, "url": "URL#6336711"}, {"@score": "1", "@id": "6336712", "info": {"authors": {"author": [{"@pid": "88/5208", "text": "Piero Olivo"}, {"@pid": "88/5276", "text": "Marcello Dalpasso"}]}, "title": "Self-Learning Signature Analysis for Non-Volatile Memory Testing.", "venue": "ITC", "pages": "303-308", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/OlivoD96", "doi": "10.1109/TEST.1996.556975", "ee": "https://doi.org/10.1109/TEST.1996.556975", "url": "https://dblp.org/rec/conf/itc/OlivoD96"}, "url": "URL#6336712"}, {"@score": "1", "@id": "6336713", "info": {"authors": {"author": [{"@pid": "24/3676", "text": "Bejoy G. Oomman"}, {"@pid": "23/466", "text": "Wu-Tung Cheng"}, {"@pid": "85/4452", "text": "John A. Waicukauski"}]}, "title": "A Universal Technique for Accelerating Simulation of Scan Test Patterns.", "venue": "ITC", "pages": "135-141", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/OommanCW96", "doi": "10.1109/TEST.1996.556955", "ee": "https://doi.org/10.1109/TEST.1996.556955", "url": "https://dblp.org/rec/conf/itc/OommanCW96"}, "url": "URL#6336713"}, {"@score": "1", "@id": "6336714", "info": {"authors": {"author": {"@pid": "06/2265", "text": "Stig Oresjo"}}, "title": "Unpowered Opens Test with X-Ray Laminography.", "venue": "ITC", "pages": "929", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Oresjo96", "doi": "10.1109/TEST.1996.557159", "ee": "https://doi.org/10.1109/TEST.1996.557159", "url": "https://dblp.org/rec/conf/itc/Oresjo96"}, "url": "URL#6336714"}, {"@score": "1", "@id": "6336715", "info": {"authors": {"author": [{"@pid": "75/4236", "text": "Yasuji Oyama"}, {"@pid": "32/3810", "text": "Toshinobu Kanai"}, {"@pid": "30/1405", "text": "Hironobu Niijima"}]}, "title": "Scan Design Oriented Test Technique for VLSI&apos;s Using ATE.", "venue": "ITC", "pages": "453-460", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/OyamaKN96", "doi": "10.1109/TEST.1996.557055", "ee": "https://doi.org/10.1109/TEST.1996.557055", "url": "https://dblp.org/rec/conf/itc/OyamaKN96"}, "url": "URL#6336715"}, {"@score": "1", "@id": "6336716", "info": {"authors": {"author": [{"@pid": "96/6893", "text": "Kazuyuki Ozaki"}, {"@pid": "287/0050", "text": "Hidenori Sekiguchi"}, {"@pid": "330/0873", "text": "Shinichi Wakana"}, {"@pid": "330/0862", "text": "Yoshiro Goto"}, {"@pid": "237/2692", "text": "Yasutoshi Umehara"}, {"@pid": "153/3528", "text": "Jun Matsumoto"}]}, "title": "Novel Optical Probing System with Submicron Spatial Resolution for Internal Diagnosis of VLSI Circuits.", "venue": "ITC", "pages": "269-275", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/OzakiSWGUM96", "doi": "10.1109/TEST.1996.556971", "ee": "https://doi.org/10.1109/TEST.1996.556971", "url": "https://dblp.org/rec/conf/itc/OzakiSWGUM96"}, "url": "URL#6336716"}, {"@score": "1", "@id": "6336717", "info": {"authors": {"author": {"@pid": "66/6701", "text": "Kenneth P. Parker"}}, "title": "Introduction ITC 1996 Lecture Series on Unpowered Opens Testing.", "venue": "ITC", "pages": "924", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Parker96", "doi": "10.1109/TEST.1996.557154", "ee": "https://doi.org/10.1109/TEST.1996.557154", "url": "https://dblp.org/rec/conf/itc/Parker96"}, "url": "URL#6336717"}, {"@score": "1", "@id": "6336718", "info": {"authors": {"author": [{"@pid": "01/3690", "text": "Jos van der Peet"}, {"@pid": "60/3199", "text": "Ger van Boxem"}]}, "title": "SPC on the IC-Production Test Process.", "venue": "ITC", "pages": "605-610", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/PeetB96", "doi": "10.1109/TEST.1996.557117", "ee": "https://doi.org/10.1109/TEST.1996.557117", "url": "https://dblp.org/rec/conf/itc/PeetB96"}, "url": "URL#6336718"}, {"@score": "1", "@id": "6336719", "info": {"authors": {"author": {"@pid": "241/6742", "text": "Francis Pichon"}}, "title": "Testability Features for a Submicron Voice-coder ASIC.", "venue": "ITC", "pages": "377-385", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Pichon96", "doi": "10.1109/TEST.1996.556984", "ee": "https://doi.org/10.1109/TEST.1996.556984", "url": "https://dblp.org/rec/conf/itc/Pichon96"}, "url": "URL#6336719"}, {"@score": "1", "@id": "6336720", "info": {"authors": {"author": [{"@pid": "62/3682", "text": "Carl Pixley"}, {"@pid": "43/1517", "text": "Noel R. Strader"}, {"@pid": "79/4868", "text": "W. C. Bruce"}, {"@pid": "81/2951", "text": "Jaehong Park"}, {"@pid": "63/5796", "text": "Matt Kaufmann"}, {"@pid": "00/4093", "text": "Kurt Shultz"}, {"@pid": "30/2031", "text": "Michael Burns"}, {"@pid": "58/4780", "text": "Jainendra Kumar"}, {"@pid": "98/4381-7", "text": "Jun Yuan 0007"}, {"@pid": "47/1063", "text": "Janet Nguyen"}]}, "title": "Commercial Design Verification: Methodology and Tools.", "venue": "ITC", "pages": "839-848", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/PixleySBPKSBKYN96", "doi": "10.1109/TEST.1996.557145", "ee": "https://doi.org/10.1109/TEST.1996.557145", "url": "https://dblp.org/rec/conf/itc/PixleySBPKSBKYN96"}, "url": "URL#6336720"}, {"@score": "1", "@id": "6336721", "info": {"authors": {"author": [{"@pid": "p/JPlusquellic", "text": "James F. Plusquellic"}, {"@pid": "26/1312", "text": "Donald M. Chiarulli"}, {"@pid": "82/5271", "text": "Steven P. Levitan"}]}, "title": "Digital Integrated Circuit Testing using Transient Signal Analysis.", "venue": "ITC", "pages": "481-490", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/PlusquellicCL96", "doi": "10.1109/TEST.1996.557062", "ee": "https://doi.org/10.1109/TEST.1996.557062", "url": "https://dblp.org/rec/conf/itc/PlusquellicCL96"}, "url": "URL#6336721"}, {"@score": "1", "@id": "6336722", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "On Cancelling the Effects of Logic Sharing for Improved Path Delay Fault Testability.", "venue": "ITC", "pages": "357-366", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/PomeranzR96", "doi": "10.1109/TEST.1996.556982", "ee": "https://doi.org/10.1109/TEST.1996.556982", "url": "https://dblp.org/rec/conf/itc/PomeranzR96"}, "url": "URL#6336722"}, {"@score": "1", "@id": "6336723", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "03/1575", "text": "Nirmal R. Saxena"}, {"@pid": "01/5069", "text": "Richard Reeve"}, {"@pid": "03/6381", "text": "Paritosh Kulkarni"}, {"@pid": "91/2854", "text": "Yan A. Li"}]}, "title": "Generation of Test Cases for Hardware Design Verification of a Super-Scalar Fetch Processor.", "venue": "ITC", "pages": "904-913", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/PomeranzSRKL96", "doi": "10.1109/TEST.1996.557152", "ee": "https://doi.org/10.1109/TEST.1996.557152", "url": "https://dblp.org/rec/conf/itc/PomeranzSRKL96"}, "url": "URL#6336723"}, {"@score": "1", "@id": "6336724", "info": {"authors": {"author": [{"@pid": "99/4331", "text": "David Potts"}, {"@pid": "18/2366", "text": "Roger Griesmer"}]}, "title": "A Unique Methodology for At-Speed Test of cDSPTM and ASIC Devices.", "venue": "ITC", "pages": "701-707", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/PottsG96", "doi": "10.1109/TEST.1996.557128", "ee": "https://doi.org/10.1109/TEST.1996.557128", "url": "https://dblp.org/rec/conf/itc/PottsG96"}, "url": "URL#6336724"}, {"@score": "1", "@id": "6336725", "info": {"authors": {"author": [{"@pid": "69/1333", "text": "Theo J. Powell"}, {"@pid": "39/6695", "text": "James R. Pair"}, {"@pid": "18/5796", "text": "Bernard G. Carbajal III"}]}, "title": "Correlating Defects to Functional and IDDQ Tests.", "venue": "ITC", "pages": "501-510", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/PowellPC96", "doi": "10.1109/TEST.1996.557075", "ee": "https://doi.org/10.1109/TEST.1996.557075", "url": "https://dblp.org/rec/conf/itc/PowellPC96"}, "url": "URL#6336725"}, {"@score": "1", "@id": "6336726", "info": {"authors": {"author": {"@pid": "41/4255", "text": "Rochit Rajsuman"}}, "title": "Challenge of the 90&apos;s: Testing CoreWareTM Based ASICs.", "venue": "ITC", "pages": "940", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Rajsuman96", "doi": "10.1109/TEST.1996.557169", "ee": "https://doi.org/10.1109/TEST.1996.557169", "url": "https://dblp.org/rec/conf/itc/Rajsuman96"}, "url": "URL#6336726"}, {"@score": "1", "@id": "6336727", "info": {"authors": {"author": {"@pid": "24/1337", "text": "Walden C. Rhines"}}, "title": "Emerging Technologies Drive Domain-Specific Solutions.", "venue": "ITC", "pages": "10", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Rhines96", "doi": "10.1109/ITC.1996.10000", "ee": "https://doi.ieeecomputersociety.org/10.1109/ITC.1996.10000", "url": "https://dblp.org/rec/conf/itc/Rhines96"}, "url": "URL#6336727"}, {"@score": "1", "@id": "6336728", "info": {"authors": {"author": [{"@pid": "24/3807", "text": "Alan W. Righter"}, {"@pid": "38/2219", "text": "Jerry M. Soden"}, {"@pid": "55/3686", "text": "Richard W. Beegle"}]}, "title": "High Resolution IDDQ Characterization and Testing - Practical Issues.", "venue": "ITC", "pages": "259-268", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/RighterSB96", "doi": "10.1109/TEST.1996.556970", "ee": "https://doi.org/10.1109/TEST.1996.556970", "url": "https://dblp.org/rec/conf/itc/RighterSB96"}, "url": "URL#6336728"}, {"@score": "1", "@id": "6336729", "info": {"authors": {"author": {"@pid": "70/1522", "text": "Marly Roncken"}}, "title": "Asynchronous Design: Working the Fast Lane.", "venue": "ITC", "pages": "939", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Roncken96", "doi": "10.1109/TEST.1996.557168", "ee": "https://doi.org/10.1109/TEST.1996.557168", "url": "https://dblp.org/rec/conf/itc/Roncken96"}, "url": "URL#6336729"}, {"@score": "1", "@id": "6336730", "info": {"authors": {"author": [{"@pid": "70/1522", "text": "Marly Roncken"}, {"@pid": "95/330", "text": "Emile H. L. Aarts"}, {"@pid": "81/2399", "text": "Wim F. J. Verhaegh"}]}, "title": "Optimal Scan for Pipelined Testing: An Asynchronous Foundation.", "venue": "ITC", "pages": "215-224", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/RonckenAV96", "doi": "10.1109/TEST.1996.556964", "ee": "https://doi.org/10.1109/TEST.1996.556964", "url": "https://dblp.org/rec/conf/itc/RonckenAV96"}, "url": "URL#6336730"}, {"@score": "1", "@id": "6336731", "info": {"authors": {"author": [{"@pid": "70/1522", "text": "Marly Roncken"}, {"@pid": "b/EricBruls", "text": "Eric Bruls"}]}, "title": "Test Quality of Asynchronous Circuits: A Defect-oriented Evaluation.", "venue": "ITC", "pages": "205-214", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/RonckenB96", "doi": "10.1109/TEST.1996.556963", "ee": "https://doi.org/10.1109/TEST.1996.556963", "url": "https://dblp.org/rec/conf/itc/RonckenB96"}, "url": "URL#6336731"}, {"@score": "1", "@id": "6336732", "info": {"authors": {"author": [{"@pid": "13/6983", "text": "Elizabeth M. Rudnick"}, {"@pid": "21/127", "text": "Janak H. Patel"}, {"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}]}, "title": "On Potential Fault Detection in Sequential Circuits.", "venue": "ITC", "pages": "142-149", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/RudnickPP96", "doi": "10.1109/TEST.1996.556956", "ee": "https://doi.org/10.1109/TEST.1996.556956", "url": "https://dblp.org/rec/conf/itc/RudnickPP96"}, "url": "URL#6336732"}, {"@score": "1", "@id": "6336733", "info": {"authors": {"author": {"@pid": "18/1778", "text": "Robert J. Russell"}}, "title": "A Method of Extending an 1149.1 Bus for Mixed-Signal Testing.", "venue": "ITC", "pages": "410-416", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Russell96", "doi": "10.1109/TEST.1996.557043", "ee": "https://doi.org/10.1109/TEST.1996.557043", "url": "https://dblp.org/rec/conf/itc/Russell96"}, "url": "URL#6336733"}, {"@score": "1", "@id": "6336734", "info": {"authors": {"author": {"@pid": "85/2923", "text": "Manoj Sachdev"}}, "title": "Deep Sub-micron IDDQ Test Options.", "venue": "ITC", "pages": "942", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Sachdev96", "doi": "10.1109/TEST.1996.557171", "ee": "https://doi.org/10.1109/TEST.1996.557171", "url": "https://dblp.org/rec/conf/itc/Sachdev96"}, "url": "URL#6336734"}, {"@score": "1", "@id": "6336735", "info": {"authors": {"author": [{"@pid": "37/244", "text": "Narumi Sakashita"}, {"@pid": "48/4205", "text": "Fumihiro Okuda"}, {"@pid": "80/5350", "text": "Ken&apos;ichi Shimomura"}, {"@pid": "55/1986", "text": "Hiroki Shimano"}, {"@pid": "60/3539", "text": "Mitsuhiro Hamada"}, {"@pid": "60/6770", "text": "Tetsuo Tada"}, {"@pid": "93/394", "text": "Shinji Komori"}, {"@pid": "18/6503", "text": "Kazuo Kyuma"}, {"@pid": "66/6373", "text": "Akihiko Yasuoka"}, {"@pid": "34/5066", "text": "Haruhiko Abe"}]}, "title": "A Built-In Self-Test Circuit with Timing Margin Test Function in a 1Gbit Synchronous DRAM.", "venue": "ITC", "pages": "319-324", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SakashitaOSSHTKKYA96", "doi": "10.1109/TEST.1996.556977", "ee": "https://doi.org/10.1109/TEST.1996.556977", "url": "https://dblp.org/rec/conf/itc/SakashitaOSSHTKKYA96"}, "url": "URL#6336735"}, {"@score": "1", "@id": "6336736", "info": {"authors": {"author": [{"@pid": "41/5594", "text": "Pablo Sanchez"}, {"@pid": "20/1122", "text": "Isabel Hidalgo"}]}, "title": "System Level Fault Simulation.", "venue": "ITC", "pages": "732-740", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SanchezH96", "doi": "10.1109/TEST.1996.557132", "ee": "https://doi.org/10.1109/TEST.1996.557132", "url": "https://dblp.org/rec/conf/itc/SanchezH96"}, "url": "URL#6336736"}, {"@score": "1", "@id": "6336737", "info": {"authors": {"author": [{"@pid": "97/732", "text": "Jos van Sas"}, {"@pid": "45/5163", "text": "Urbain Swerts"}, {"@pid": "95/5935", "text": "Marc Darquennes"}]}, "title": "Towards an Effective IDDQ Test Vector Selection and Application Methodology.", "venue": "ITC", "pages": "491-500", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SasSD96", "doi": "10.1109/TEST.1996.557068", "ee": "https://doi.org/10.1109/TEST.1996.557068", "url": "https://dblp.org/rec/conf/itc/SasSD96"}, "url": "URL#6336737"}, {"@score": "1", "@id": "6336738", "info": {"authors": {"author": [{"@pid": "03/445", "text": "Seiji Sasho"}, {"@pid": "96/2591", "text": "Teruhisa Sakata"}]}, "title": "Four Multi Probing Test for 16 Bit DAC with Vertical Contact Probe Card.", "venue": "ITC", "pages": "86-91", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SashoS96", "doi": "10.1109/TEST.1996.556948", "ee": "https://doi.org/10.1109/TEST.1996.556948", "url": "https://dblp.org/rec/conf/itc/SashoS96"}, "url": "URL#6336738"}, {"@score": "1", "@id": "6336739", "info": {"authors": {"author": [{"@pid": "13/5780", "text": "Koppolu Sasidhar"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Optimal Multiple Chain Relay Testing Scheme for MCMs on Large Area Substrates.", "venue": "ITC", "pages": "818-827", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SasidharCZ96", "doi": "10.1109/TEST.1996.557142", "ee": "https://doi.org/10.1109/TEST.1996.557142", "url": "https://dblp.org/rec/conf/itc/SasidharCZ96"}, "url": "URL#6336739"}, {"@score": "1", "@id": "6336740", "info": {"authors": {"author": {"@pid": "32/865", "text": "Edward P. Sayre"}}, "title": "MCM Compute Node Thermal Failure - Design or Test Problem?", "venue": "ITC", "pages": "834-838", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Sayre96", "doi": "10.1109/TEST.1996.557144", "ee": "https://doi.org/10.1109/TEST.1996.557144", "url": "https://dblp.org/rec/conf/itc/Sayre96"}, "url": "URL#6336740"}, {"@score": "1", "@id": "6336741", "info": {"authors": {"author": [{"@pid": "64/3733", "text": "Volker Sch\u00f6ber"}, {"@pid": "91/6728", "text": "Thomas Kiel"}]}, "title": "An Asynchronous Scan Path Concept for Micropipelines using the Bundled Data Convention.", "venue": "ITC", "pages": "225-231", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SchoberK96", "doi": "10.1109/TEST.1996.556965", "ee": "https://doi.org/10.1109/TEST.1996.556965", "url": "https://dblp.org/rec/conf/itc/SchoberK96"}, "url": "URL#6336741"}, {"@score": "1", "@id": "6336742", "info": {"authors": {"author": {"@pid": "08/464", "text": "William R. Simpson"}}, "title": "The Key to Concurrent Engineering is Design Tools.", "venue": "ITC", "pages": "937", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Simpson96", "doi": "10.1109/TEST.1996.557166", "ee": "https://doi.org/10.1109/TEST.1996.557166", "url": "https://dblp.org/rec/conf/itc/Simpson96"}, "url": "URL#6336742"}, {"@score": "1", "@id": "6336743", "info": {"authors": {"author": [{"@pid": "94/5746", "text": "Montek Singh"}, {"@pid": "84/595", "text": "Steven M. Nowick"}]}, "title": "Synthesis-for-Initializability of Asynchronous Sequential Machines.", "venue": "ITC", "pages": "232-241", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SinghN96", "doi": "10.1109/TEST.1996.556966", "ee": "https://doi.org/10.1109/TEST.1996.556966", "url": "https://dblp.org/rec/conf/itc/SinghN96"}, "url": "URL#6336743"}, {"@score": "1", "@id": "6336744", "info": {"authors": {"author": [{"@pid": "38/2219", "text": "Jerry M. Soden"}, {"@pid": "24/1762", "text": "Richard E. Anderson"}, {"@pid": "74/2444", "text": "Christopher L. Henderson"}]}, "title": "IC Failure Analysis Tools and Techniques - Macig, Mystery, and Science.", "venue": "ITC", "pages": "935", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/SodenAH96", "doi": "10.1109/TEST.1996.557164", "ee": "https://doi.org/10.1109/TEST.1996.557164", "url": "https://dblp.org/rec/conf/itc/SodenAH96"}, "url": "URL#6336744"}, {"@score": "1", "@id": "6336745", "info": {"authors": {"author": {"@pid": "94/3691", "text": "Donald Staab"}}, "title": "Practical Issues of Failure Diagnosis and Analysis in a Fast Cycle Time Environment.", "venue": "ITC", "pages": "936", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Staab96", "doi": "10.1109/TEST.1996.557165", "ee": "https://doi.org/10.1109/TEST.1996.557165", "url": "https://dblp.org/rec/conf/itc/Staab96"}, "url": "URL#6336745"}, {"@score": "1", "@id": "6336746", "info": {"authors": {"author": {"@pid": "73/4493", "text": "Ralf Stoffels"}}, "title": "Cost Effective Frequency Measurement for Production Testing.", "venue": "ITC", "pages": "708-716", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Stoffels96", "doi": "10.1109/TEST.1996.557129", "ee": "https://doi.org/10.1109/TEST.1996.557129", "url": "https://dblp.org/rec/conf/itc/Stoffels96"}, "url": "URL#6336746"}, {"@score": "1", "@id": "6336747", "info": {"authors": {"author": [{"@pid": "42/3528", "text": "Charles E. Stroud"}, {"@pid": "74/5774", "text": "Eric Lee"}, {"@pid": "59/3560", "text": "Srinivasa Konala"}, {"@pid": "76/5323", "text": "Miron Abramovici"}]}, "title": "Using ILA Testing for BIST in FPGAs.", "venue": "ITC", "pages": "68-75", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/StroudLKA96", "doi": "10.1109/TEST.1996.556946", "ee": "https://doi.org/10.1109/TEST.1996.556946", "url": "https://dblp.org/rec/conf/itc/StroudLKA96"}, "url": "URL#6336747"}, {"@score": "1", "@id": "6336748", "info": {"authors": {"author": {"@pid": "34/6705", "text": "Anthony J. Suto"}}, "title": "Analog AC Harmonic Method for Detecting Solder Opens.", "venue": "ITC", "pages": "928", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Suto96", "doi": "10.1109/TEST.1996.557158", "ee": "https://doi.org/10.1109/TEST.1996.557158", "url": "https://dblp.org/rec/conf/itc/Suto96"}, "url": "URL#6336748"}, {"@score": "1", "@id": "6336749", "info": {"authors": {"author": [{"@pid": "93/3933", "text": "Nagesh Tamarapalli"}, {"@pid": "53/6555", "text": "Janusz Rajski"}]}, "title": "Constructive Multi-Phase Test Point Insertion for Scan-Based BIST.", "venue": "ITC", "pages": "649-658", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/TamarapalliR96", "doi": "10.1109/TEST.1996.557122", "ee": "https://doi.org/10.1109/TEST.1996.557122", "url": "https://dblp.org/rec/conf/itc/TamarapalliR96"}, "url": "URL#6336749"}, {"@score": "1", "@id": "6336750", "info": {"authors": {"author": [{"@pid": "05/6696", "text": "Anthony Taylor"}, {"@pid": "07/6991", "text": "Gregory A. Maston"}]}, "title": "Standard Test Interface Language (STIL): A New Language for Patterns and Waveforms.", "venue": "ITC", "pages": "565-570", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/TaylorM96", "doi": "10.1109/TEST.1996.557091", "ee": "https://doi.org/10.1109/TEST.1996.557091", "url": "https://dblp.org/rec/conf/itc/TaylorM96"}, "url": "URL#6336750"}, {"@score": "1", "@id": "6336751", "info": {"authors": {"author": [{"@pid": "65/4414", "text": "Mick Tegethoff"}, {"@pid": "66/6701", "text": "Kenneth P. Parker"}, {"@pid": "25/1427", "text": "Ken Lee"}]}, "title": "Opens Board Test Coverage: When is 99% Really 40%?", "venue": "ITC", "pages": "333-339", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/TegethoffPL96", "doi": "10.1109/TEST.1996.556979", "ee": "https://doi.org/10.1109/TEST.1996.556979", "url": "https://dblp.org/rec/conf/itc/TegethoffPL96"}, "url": "URL#6336751"}, {"@score": "1", "@id": "6336752", "info": {"authors": {"author": [{"@pid": "78/4221", "text": "Mitsuo Teramoto"}, {"@pid": "64/464", "text": "Tomoo Fukazawa"}]}, "title": "Test Pattern Generation for Circuits with Asynchronous Signals Based on Scan.", "venue": "ITC", "pages": "21-28", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/TeramotoF96", "doi": "10.1109/TEST.1996.556939", "ee": "https://doi.org/10.1109/TEST.1996.556939", "url": "https://dblp.org/rec/conf/itc/TeramotoF96"}, "url": "URL#6336752"}, {"@score": "1", "@id": "6336753", "info": {"authors": {"author": [{"@pid": "69/6648", "text": "Nur A. Touba"}, {"@pid": "m/EdwardJMcCluskey", "text": "Edward J. McCluskey"}]}, "title": "Altering a Pseudo-Random Bit Sequence for Scan-Based BIST.", "venue": "ITC", "pages": "167-175", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/ToubaM96", "doi": "10.1109/TEST.1996.556959", "ee": "https://doi.org/10.1109/TEST.1996.556959", "url": "https://dblp.org/rec/conf/itc/ToubaM96"}, "url": "URL#6336753"}, {"@score": "1", "@id": "6336754", "info": {"authors": {"author": [{"@pid": "95/5206", "text": "Yves Le Traon"}, {"@pid": "92/1308", "text": "Ghassan Al Hayek"}, {"@pid": "15/1251", "text": "Chantal Robach"}]}, "title": "Testability-Oriented Hardware/Software Partitioning.", "venue": "ITC", "pages": "725-731", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/TraonHR96", "doi": "10.1109/TEST.1996.557131", "ee": "https://doi.org/10.1109/TEST.1996.557131", "url": "https://dblp.org/rec/conf/itc/TraonHR96"}, "url": "URL#6336754"}, {"@score": "1", "@id": "6336755", "info": {"authors": {"author": {"@pid": "25/6839", "text": "Pieter M. Trouborst"}}, "title": "LFSR Reseeding as a Component of Board Level BIST.", "venue": "ITC", "pages": "58-67", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Trouborst96", "doi": "10.1109/TEST.1996.556945", "ee": "https://doi.org/10.1109/TEST.1996.556945", "url": "https://dblp.org/rec/conf/itc/Trouborst96"}, "url": "URL#6336755"}, {"@score": "1", "@id": "6336756", "info": {"authors": {"author": {"@pid": "80/5454", "text": "Ted T. Turner"}}, "title": "Capacitive Leadframe Testing.", "venue": "ITC", "pages": "925", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Turner96", "doi": "10.1109/TEST.1996.557155", "ee": "https://doi.org/10.1109/TEST.1996.557155", "url": "https://dblp.org/rec/conf/itc/Turner96"}, "url": "URL#6336756"}, {"@score": "1", "@id": "6336757", "info": {"authors": {"author": {"@pid": "30/6112", "text": "David P. Vallett"}}, "title": "An Overview of CMOS VLSI Failure Analysis and the Importance of Test and Diagnostics.", "venue": "ITC", "pages": "930", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Vallett96", "doi": "10.1109/TEST.1996.557160", "ee": "https://doi.org/10.1109/TEST.1996.557160", "url": "https://dblp.org/rec/conf/itc/Vallett96"}, "url": "URL#6336757"}, {"@score": "1", "@id": "6336758", "info": {"authors": {"author": [{"@pid": "40/6260", "text": "Christophe Vaucher"}, {"@pid": "88/2645", "text": "Louis Balme"}]}, "title": "Analog/Digital Testing of Loaded Boards Without Dedicated Test Points.", "venue": "ITC", "pages": "325-332", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/VaucherB96", "doi": "10.1109/TEST.1996.556978", "ee": "https://doi.org/10.1109/TEST.1996.556978", "url": "https://dblp.org/rec/conf/itc/VaucherB96"}, "url": "URL#6336758"}, {"@score": "1", "@id": "6336759", "info": {"authors": {"author": [{"@pid": "w/LiCWang", "text": "Li-C. Wang"}, {"@pid": "m/MRayMercer", "text": "M. Ray Mercer"}, {"@pid": "11/4264", "text": "Thomas W. Williams"}]}, "title": "Using Target Faults To Detect Non-Tartget Defects.", "venue": "ITC", "pages": "629-638", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/WangMW96", "doi": "10.1109/TEST.1996.557120", "ee": "https://doi.org/10.1109/TEST.1996.557120", "url": "https://dblp.org/rec/conf/itc/WangMW96"}, "url": "URL#6336759"}, {"@score": "1", "@id": "6336760", "info": {"authors": {"author": [{"@pid": "38/952", "text": "D. Eugene Wedge"}, {"@pid": "84/936", "text": "Tom Conner"}]}, "title": "A Roadmap for Boundary-Scan Test Reuse.", "venue": "ITC", "pages": "340-346", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/WedgeC96", "doi": "10.1109/TEST.1996.556980", "ee": "https://doi.org/10.1109/TEST.1996.556980", "url": "https://dblp.org/rec/conf/itc/WedgeC96"}, "url": "URL#6336760"}, {"@score": "1", "@id": "6336761", "info": {"authors": {"author": {"@pid": "28/2891", "text": "Lee Whetsel"}}, "title": "Proposal to Simplify Development of a Mixed-Signal Test Standard.", "venue": "ITC", "pages": "400-409", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Whetsel96", "doi": "10.1109/TEST.1996.557037", "ee": "https://doi.org/10.1109/TEST.1996.557037", "url": "https://dblp.org/rec/conf/itc/Whetsel96"}, "url": "URL#6336761"}, {"@score": "1", "@id": "6336762", "info": {"authors": {"author": [{"@pid": "11/4264", "text": "Thomas W. Williams"}, {"@pid": "62/4511", "text": "Robert H. Dennard"}, {"@pid": "96/2404", "text": "Rohit Kapur"}, {"@pid": "m/MRayMercer", "text": "M. Ray Mercer"}, {"@pid": "06/662", "text": "Wojciech Maly"}]}, "title": "IDDQ Test: Sensitivity Analysis of Scaling.", "venue": "ITC", "pages": "786-792", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/WilliamsDKMM96", "doi": "10.1109/TEST.1996.557138", "ee": "https://doi.org/10.1109/TEST.1996.557138", "url": "https://dblp.org/rec/conf/itc/WilliamsDKMM96"}, "url": "URL#6336762"}, {"@score": "1", "@id": "6336763", "info": {"authors": {"author": [{"@pid": "36/629", "text": "Peter Wohl"}, {"@pid": "85/4452", "text": "John A. Waicukauski"}]}, "title": "Test Generation for Ultra-Large Circuits Using ATPG Constraints and Test-Pattern Templates.", "venue": "ITC", "pages": "13-20", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/WohlW96", "doi": "10.1109/TEST.1996.556938", "ee": "https://doi.org/10.1109/TEST.1996.556938", "url": "https://dblp.org/rec/conf/itc/WohlW96"}, "url": "URL#6336763"}, {"@score": "1", "@id": "6336764", "info": {"authors": {"author": {"@pid": "96/3931", "text": "Joe Wrinn"}}, "title": "Two New Techniques for Identifying Opens on Printed Circuit Boards: Analog Junction Test, and Radio Frequency Induction Test.", "venue": "ITC", "pages": "927", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/Wrinn96", "doi": "10.1109/TEST.1996.557157", "ee": "https://doi.org/10.1109/TEST.1996.557157", "url": "https://dblp.org/rec/conf/itc/Wrinn96"}, "url": "URL#6336764"}, {"@score": "1", "@id": "6336765", "info": {"authors": {"author": [{"@pid": "91/97", "text": "Yuejian Wu"}, {"@pid": "41/265", "text": "Saman Adham"}]}, "title": "BIST Fault Diagnosis in Scan-Based VLSI Environments.", "venue": "ITC", "pages": "48-57", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/WuA96", "doi": "10.1109/TEST.1996.556944", "ee": "https://doi.org/10.1109/TEST.1996.556944", "url": "https://dblp.org/rec/conf/itc/WuA96"}, "url": "URL#6336765"}, {"@score": "1", "@id": "6336766", "info": {"authors": {"author": [{"@pid": "74/1128", "text": "Dong Xiang"}, {"@pid": "21/127", "text": "Janak H. Patel"}]}, "title": "A Global Algorithm for the Partial Scan Design Problem Using Circuit State Information.", "venue": "ITC", "pages": "548-557", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/XiangP96", "doi": "10.1109/TEST.1996.557081", "ee": "https://doi.org/10.1109/TEST.1996.557081", "url": "https://dblp.org/rec/conf/itc/XiangP96"}, "url": "URL#6336766"}, {"@score": "1", "@id": "6336767", "info": {"authors": {"author": [{"@pid": "26/734", "text": "Nadime Zacharia"}, {"@pid": "53/6555", "text": "Janusz Rajski"}, {"@pid": "11/2302", "text": "Jerzy Tyszer"}, {"@pid": "85/4452", "text": "John A. Waicukauski"}]}, "title": "Two-Dimensional Test Data Decompressor for Multiple Scan Designs.", "venue": "ITC", "pages": "186-194", "year": "1996", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/itc/ZachariaRTW96", "doi": "10.1109/TEST.1996.556961", "ee": "https://doi.org/10.1109/TEST.1996.556961", "url": "https://dblp.org/rec/conf/itc/ZachariaRTW96"}, "url": "URL#6336767"}, {"@score": "1", "@id": "6345068", "info": {"title": "Proceedings IEEE International Test Conference 1996, Test and Design Validity, Washington, DC, USA, October 20-25, 1996", "publisher": "IEEE Computer Society", "year": "1996", "type": "Editorship", "key": "conf/itc/1996", "ee": "https://ieeexplore.ieee.org/xpl/conhome/4097/proceeding", "url": "https://dblp.org/rec/conf/itc/1996"}, "url": "URL#6345068"}]}}}