<profile>

<section name = "Vivado HLS Report for 'mvprod_layer_2'" level="0">
<item name = "Date">Sat Oct 26 22:26:24 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">mlp</item>
<item name = "Solution">area_optimized</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k325tffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.040, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">267, 268, 260, 260, loop rewind(delay=4 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- outer_inner">267, 267, 9, 1, 1, 260, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 167</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 146</column>
<column name="Register">0, -, 477, 160</column>
<specialColumn name="Available">890, 840, 407600, 203800</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mlp_mac_muladd_4neOg_U16">mlp_mac_muladd_4neOg, i0 + i1 * i2</column>
<column name="mlp_mul_mul_18s_1fYi_U17">mlp_mul_mul_18s_1fYi, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_201_p2">+, 0, 0, 16, 9, 1</column>
<column name="m_fu_175_p2">+, 0, 0, 13, 4, 1</column>
<column name="n_fu_207_p2">+, 0, 0, 15, 5, 1</column>
<column name="p_Val2_5_fu_278_p2">+, 0, 0, 44, 37, 37</column>
<column name="ap_condition_194">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_219_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="tmp_1_fu_228_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="tmp_6_fu_241_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="tmp_s_fu_213_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="m_mid2_fu_189_p3">select, 0, 0, 4, 1, 4</column>
<column name="n_mid2_fu_181_p3">select, 0, 0, 5, 1, 1</column>
<column name="tmp_10_fu_256_p3">select, 0, 0, 18, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_s_reg_161">9, 2, 18, 36</column>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter8">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten1_phi_fu_151_p6">13, 3, 9, 27</column>
<column name="ap_phi_mux_m2_phi_fu_137_p6">13, 3, 4, 12</column>
<column name="ap_phi_mux_n4_phi_fu_123_p6">13, 3, 5, 15</column>
<column name="ap_phi_mux_tmp_7_phi_fu_109_p6">13, 3, 1, 3</column>
<column name="indvar_flatten1_reg_147">9, 2, 9, 18</column>
<column name="m2_reg_133">9, 2, 4, 8</column>
<column name="n4_reg_119">9, 2, 5, 10</column>
<column name="rewind_ap_ready_reg">9, 2, 1, 2</column>
<column name="tmp_7_reg_105">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_s_reg_161">18, 0, 18, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_345">1, 0, 1, 0</column>
<column name="indvar_flatten1_reg_147">9, 0, 9, 0</column>
<column name="indvar_flatten_next_reg_330">9, 0, 9, 0</column>
<column name="input_V_load_reg_373">18, 0, 18, 0</column>
<column name="m2_reg_133">4, 0, 4, 0</column>
<column name="m_mid2_reg_319">4, 0, 4, 0</column>
<column name="matrix_V_load_reg_378">18, 0, 18, 0</column>
<column name="n4_reg_119">5, 0, 5, 0</column>
<column name="n_mid2_reg_311">5, 0, 5, 0</column>
<column name="n_reg_335">5, 0, 5, 0</column>
<column name="p_Val2_s_reg_393">36, 0, 36, 0</column>
<column name="rewind_ap_ready_reg">1, 0, 1, 0</column>
<column name="tmp_1_reg_354">1, 0, 1, 0</column>
<column name="tmp_6_reg_369">1, 0, 1, 0</column>
<column name="tmp_7_reg_105">1, 0, 1, 0</column>
<column name="tmp_8_reg_349">9, 0, 9, 0</column>
<column name="tmp_s_reg_340">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_345">64, 32, 1, 0</column>
<column name="m_mid2_reg_319">64, 32, 4, 0</column>
<column name="n_mid2_reg_311">64, 32, 5, 0</column>
<column name="tmp_1_reg_354">64, 32, 1, 0</column>
<column name="tmp_6_reg_369">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mvprod_layer_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mvprod_layer_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mvprod_layer_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mvprod_layer_2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mvprod_layer_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mvprod_layer_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mvprod_layer_2, return value</column>
<column name="matrix_V_address0">out, 9, ap_memory, matrix_V, array</column>
<column name="matrix_V_ce0">out, 1, ap_memory, matrix_V, array</column>
<column name="matrix_V_q0">in, 18, ap_memory, matrix_V, array</column>
<column name="input_V_address0">out, 5, ap_memory, input_V, array</column>
<column name="input_V_ce0">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q0">in, 18, ap_memory, input_V, array</column>
<column name="result_V_address0">out, 4, ap_memory, result_V, array</column>
<column name="result_V_ce0">out, 1, ap_memory, result_V, array</column>
<column name="result_V_we0">out, 1, ap_memory, result_V, array</column>
<column name="result_V_d0">out, 18, ap_memory, result_V, array</column>
</table>
</item>
</section>
</profile>
