WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1253792 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1253792 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 76487448 heartbeat IPC: 0.1307 cumulative IPC: 0.06646 (Simulation time: 00 hr 04 min 33 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 75233658 cumulative IPC: 0.06646 (Simulation time: 00 hr 04 min 33 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 75233658 cumulative IPC: 0.06646 (Simulation time: 00 hr 04 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06646 instructions: 5000001 cycles: 75233658
CPU 0 Branch Prediction Accuracy: 91.91% MPKI: 23.65 Average ROB Occupancy at Mispredict: 29.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.306
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 23.3
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:     788683 HIT:     295998 MISS:     492685
LLC LOAD         ACCESS:     668967 HIT:     218956 MISS:     450011
LLC RFO          ACCESS:       5709 HIT:       1838 MISS:       3871
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      63140 HIT:      63138 MISS:          2
LLC TRANSLATION  ACCESS:      50867 HIT:      12066 MISS:      38801
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 680 cycles
cpu0_DTLB TOTAL        ACCESS:    1382718 HIT:     352962 MISS:    1029756
cpu0_DTLB LOAD         ACCESS:    1382718 HIT:     352962 MISS:    1029756
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 54.57 cycles
cpu0_ITLB TOTAL        ACCESS:         13 HIT:         12 MISS:          1
cpu0_ITLB LOAD         ACCESS:         13 HIT:         12 MISS:          1
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 899 cycles
cpu0_L1D TOTAL        ACCESS:    1626386 HIT:     291952 MISS:    1334434
cpu0_L1D LOAD         ACCESS:    1438738 HIT:     177917 MISS:    1260821
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     115863 HIT:     107144 MISS:       8719
cpu0_L1D TRANSLATION  ACCESS:      71785 HIT:       6891 MISS:      64894
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 268.1 cycles
cpu0_L1I TOTAL        ACCESS:         13 HIT:         10 MISS:          3
cpu0_L1I LOAD         ACCESS:         13 HIT:         10 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 281 cycles
cpu0_L2C TOTAL        ACCESS:     970060 HIT:     244518 MISS:     725542
cpu0_L2C LOAD         ACCESS:     826733 HIT:     157767 MISS:     668966
cpu0_L2C RFO          ACCESS:       7493 HIT:       1784 MISS:       5709
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      71299 HIT:      71299 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      64535 HIT:      13668 MISS:      50867
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 482.4 cycles
cpu0_STLB TOTAL        ACCESS:     721208 HIT:     669509 MISS:      51699
cpu0_STLB LOAD         ACCESS:     721208 HIT:     669509 MISS:      51699
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1014 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16051
  ROW_BUFFER_MISS:     476583
 AVG DBUS CONGESTED CYCLE: 3.973
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1588
  FULL:      49568
