<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver tmrctr v3_0: xtmrctr_l.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xtmrctr_l.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#ad575eebe2cbe61e414d82832385d63a1">XTMRCTR_L_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aba99b973ef1f13bf0a2716cf52ca5319">XTC_DEVICE_TIMER_COUNT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a22c78277a54b31ec738e72eca0662e35">XTC_TIMER_COUNTER_OFFSET</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aea427162ce7e92fd08afb7ee1cc1c12e">XTmrCtr_ReadReg</a>(BaseAddress, TmrCtrNumber, RegOffset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a09ca31bffdcb5d86ce0059163b24bdaf">XTimerCtr_ReadReg</a>&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>(BaseAddress, TmrCtrNumber, RegOffset, ValueToWrite)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a74c246c9f5ac5fb8793f0f792bc8fa0e">XTmrCtr_SetControlStatusReg</a>(BaseAddress, TmrCtrNumber, RegisterValue)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a45ca70c55615831432d0a2b32e0e77af">XTmrCtr_GetControlStatusReg</a>(BaseAddress, TmrCtrNumber)&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg((BaseAddress), (TmrCtrNumber), XTC_TCSR_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aa6ab051d2011676e6cc3ea8fbc4ec6da">XTmrCtr_GetTimerCounterReg</a>(BaseAddress, TmrCtrNumber)&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg((BaseAddress), (TmrCtrNumber), XTC_TCR_OFFSET) \</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a66eee1751bc9d207eef8143492669c96">XTmrCtr_SetLoadReg</a>(BaseAddress, TmrCtrNumber, RegisterValue)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a248be00d1ff730871bf8201143dc1480">XTmrCtr_GetLoadReg</a>(BaseAddress, TmrCtrNumber)&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg((BaseAddress), (TmrCtrNumber), XTC_TLR_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#ad1f98a1af5b68454aead939a5a727ff1">XTmrCtr_Enable</a>(BaseAddress, TmrCtrNumber)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#ae5874bbf23d48004ab15acd250a34688">XTmrCtr_Disable</a>(BaseAddress, TmrCtrNumber)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a2b0b144df40ea454cd791aa2fbdaeb94">XTmrCtr_EnableIntr</a>(BaseAddress, TmrCtrNumber)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a582e5bbde5675a5750d3e4328493e318">XTmrCtr_DisableIntr</a>(BaseAddress, TmrCtrNumber)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a433680f98acc79f69d227a041f20ecb9">XTmrCtr_LoadTimerCounterReg</a>(BaseAddress, TmrCtrNumber)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#ac6bbcadfe43a528d4d895650bee25a4e">XTmrCtr_HasEventOccurred</a>(BaseAddress, TmrCtrNumber)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offset Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp73ef0a73b2ea2db0d81f41505805ece5"></a> Register offsets within a timer counter, there are multiple timer counters within a single device </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a38a380fdcb3114c3db51524a8182c4ad">XTC_TLR_OFFSET</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#ad054cd3c12bc686f9be366e093c2f97a">XTC_TCR_OFFSET</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Status Register Bit Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp77718337863d9bf57fe00a0d3574ed3d"></a> Control Status Register bit masks Used to configure the timer counter device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aaf3300005339d29c2ee9a79e6bb81959">XTC_CSR_CASC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#abfaa1357c7843a1a72c740b017061a38">XTC_CSR_ENABLE_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aa6304f96140472ea199517984b5a18d5">XTC_CSR_ENABLE_PWM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a2744df54b0fc4bc5df1dba14a6afc840">XTC_CSR_INT_OCCURED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aa7cbbacf96f3f51bcd12d5826b03e620">XTC_CSR_ENABLE_TMR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a0e56ed788d0a3f4b6d89319e03797002">XTC_CSR_ENABLE_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aa10a23e3e387b53bac89f97cc5adf455">XTC_CSR_LOAD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#ab06d844c7a245c7be88a63f3559bbd46">XTC_CSR_AUTO_RELOAD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#adcf0bfbbe0244d0fc208c783858a9c5c">XTC_CSR_EXT_CAPTURE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a2345d81184385344ae236b8aa99f2423">XTC_CSR_EXT_GENERATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a6b40b30b1d1d5b07f4101a5b657dddba">XTC_CSR_DOWN_COUNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#aa0563f5483d9fef6126df6b2e447da08">XTC_CSR_CAPTURE_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtmrctr__l_8h.html#a3e8a7c11d25b547077701a7affb8e6a9">XTmrCtr_Offsets</a> []</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and low-level driver functions (or macros) that can be used to access the device. The user should refer to the hardware device specification for more details of the device operation. High-level driver functions are defined in <a class="el" href="xtmrctr_8h.html">xtmrctr.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00b jhl  04/24/02 First release
 1.10b mta  03/21/07 Updated to new coding style
 2.00a ktn  10/30/09 Updated to use HAL API's. _m is removed from all the macro
		      definitions.
 2.01a ktn  07/12/10 Renamed the macro XTimerCtr_ReadReg as XTmrCtr_ReadReg
		      for naming consistency (CR 559142).
 2.04a sdm  07/12/11 Added the CASC mode bit in the TCSRO register for the
		      cascade mode operation.
		      The cascade mode of operation is present in the latest
		      versions of the axi_timer IP. Please check the HW
		      Datasheet to see whether this feature is present in the
		      version of the IP that you are using.
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="ab06d844c7a245c7be88a63f3559bbd46"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_AUTO_RELOAD_MASK" ref="ab06d844c7a245c7be88a63f3559bbd46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_AUTO_RELOAD_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>In compare mode, configures the timer counter to reload from the Load Register. The default mode causes the timer counter to hold when the compare value is hit. In capture mode, configures the timer counter to not hold the previous capture value if a new event occurs. The default mode cause the timer counter to hold the capture value until recognized. </p>

</div>
</div>
<a class="anchor" id="aa0563f5483d9fef6126df6b2e447da08"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_CAPTURE_MODE_MASK" ref="aa0563f5483d9fef6126df6b2e447da08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_CAPTURE_MODE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the timer to capture the timer counter value when the external capture line is asserted. The default mode is compare mode. </p>

</div>
</div>
<a class="anchor" id="aaf3300005339d29c2ee9a79e6bb81959"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_CASC_MASK" ref="aaf3300005339d29c2ee9a79e6bb81959" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_CASC_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Cascade Mode </p>

</div>
</div>
<a class="anchor" id="a6b40b30b1d1d5b07f4101a5b657dddba"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_DOWN_COUNT_MASK" ref="a6b40b30b1d1d5b07f4101a5b657dddba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_DOWN_COUNT_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configures the timer counter to count down from start value, the default is to count up. </p>

</div>
</div>
<a class="anchor" id="abfaa1357c7843a1a72c740b017061a38"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_ENABLE_ALL_MASK" ref="abfaa1357c7843a1a72c740b017061a38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_ENABLE_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables all timer counters </p>

</div>
</div>
<a class="anchor" id="a0e56ed788d0a3f4b6d89319e03797002"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_ENABLE_INT_MASK" ref="a0e56ed788d0a3f4b6d89319e03797002" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_ENABLE_INT_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the interrupt output. </p>

</div>
</div>
<a class="anchor" id="aa6304f96140472ea199517984b5a18d5"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_ENABLE_PWM_MASK" ref="aa6304f96140472ea199517984b5a18d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_ENABLE_PWM_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the Pulse Width Modulation </p>

</div>
</div>
<a class="anchor" id="aa7cbbacf96f3f51bcd12d5826b03e620"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_ENABLE_TMR_MASK" ref="aa7cbbacf96f3f51bcd12d5826b03e620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_ENABLE_TMR_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables only the specific timer </p>

</div>
</div>
<a class="anchor" id="adcf0bfbbe0244d0fc208c783858a9c5c"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_EXT_CAPTURE_MASK" ref="adcf0bfbbe0244d0fc208c783858a9c5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_EXT_CAPTURE_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the external input to the timer counter. </p>

</div>
</div>
<a class="anchor" id="a2345d81184385344ae236b8aa99f2423"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_EXT_GENERATE_MASK" ref="a2345d81184385344ae236b8aa99f2423" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_EXT_GENERATE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the external generate output for the timer. </p>

</div>
</div>
<a class="anchor" id="a2744df54b0fc4bc5df1dba14a6afc840"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_INT_OCCURED_MASK" ref="a2744df54b0fc4bc5df1dba14a6afc840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_INT_OCCURED_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>If bit is set, an interrupt has occured. If set and '1' is written to this bit position, bit is cleared. </p>

</div>
</div>
<a class="anchor" id="aa10a23e3e387b53bac89f97cc5adf455"></a><!-- doxytag: member="xtmrctr_l.h::XTC_CSR_LOAD_MASK" ref="aa10a23e3e387b53bac89f97cc5adf455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_CSR_LOAD_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Loads the timer using the load value provided earlier in the Load Register, XTC_TLR_OFFSET. </p>

</div>
</div>
<a class="anchor" id="aba99b973ef1f13bf0a2716cf52ca5319"></a><!-- doxytag: member="xtmrctr_l.h::XTC_DEVICE_TIMER_COUNT" ref="aba99b973ef1f13bf0a2716cf52ca5319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_DEVICE_TIMER_COUNT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Defines the number of timer counters within a single hardware device. This number is not currently parameterized in the hardware but may be in the future. </p>

</div>
</div>
<a class="anchor" id="ad054cd3c12bc686f9be366e093c2f97a"></a><!-- doxytag: member="xtmrctr_l.h::XTC_TCR_OFFSET" ref="ad054cd3c12bc686f9be366e093c2f97a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_TCR_OFFSET&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer counter register </p>

</div>
</div>
<a class="anchor" id="a81c9a818cb57cf5f106cf5a3b7c3c59f"></a><!-- doxytag: member="xtmrctr_l.h::XTC_TCSR_OFFSET" ref="a81c9a818cb57cf5f106cf5a3b7c3c59f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_TCSR_OFFSET&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control/Status register </p>

</div>
</div>
<a class="anchor" id="a22c78277a54b31ec738e72eca0662e35"></a><!-- doxytag: member="xtmrctr_l.h::XTC_TIMER_COUNTER_OFFSET" ref="a22c78277a54b31ec738e72eca0662e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_TIMER_COUNTER_OFFSET&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a38a380fdcb3114c3db51524a8182c4ad"></a><!-- doxytag: member="xtmrctr_l.h::XTC_TLR_OFFSET" ref="a38a380fdcb3114c3db51524a8182c4ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTC_TLR_OFFSET&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Load register </p>

</div>
</div>
<a class="anchor" id="a09ca31bffdcb5d86ce0059163b24bdaf"></a><!-- doxytag: member="xtmrctr_l.h::XTimerCtr_ReadReg" ref="a09ca31bffdcb5d86ce0059163b24bdaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTimerCtr_ReadReg&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5874bbf23d48004ab15acd250a34688"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_Disable" ref="ae5874bbf23d48004ab15acd250a34688" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_Disable</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>((BaseAddress), (TmrCtrNumber), <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>, \
                        (<a class="code" href="xtmrctr__l_8h.html#aea427162ce7e92fd08afb7ee1cc1c12e">XTmrCtr_ReadReg</a>((BaseAddress), (TmrCtrNumber),\
                        <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>) &amp; ~ <a class="code" href="xtmrctr__l_8h.html#aa7cbbacf96f3f51bcd12d5826b03e620">XTC_CSR_ENABLE_TMR_MASK</a>))
</pre></div><p>Disable a timer counter such that it stops running.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xtmrctr__l_8h.html#ae5874bbf23d48004ab15acd250a34688">XTmrCtr_Disable(u32 BaseAddress, u8 TmrCtrNumber)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a582e5bbde5675a5750d3e4328493e318"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_DisableIntr" ref="a582e5bbde5675a5750d3e4328493e318" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_DisableIntr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>((BaseAddress), (TmrCtrNumber), <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>,  \
        (<a class="code" href="xtmrctr__l_8h.html#aea427162ce7e92fd08afb7ee1cc1c12e">XTmrCtr_ReadReg</a>((BaseAddress), (TmrCtrNumber),            \
                <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>) &amp; ~ <a class="code" href="xtmrctr__l_8h.html#a0e56ed788d0a3f4b6d89319e03797002">XTC_CSR_ENABLE_INT_MASK</a>))
</pre></div><p>Disable the interrupt for a timer counter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xtmrctr__l_8h.html#a582e5bbde5675a5750d3e4328493e318">XTmrCtr_DisableIntr(u32 BaseAddress, u8 TmrCtrNumber)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ad1f98a1af5b68454aead939a5a727ff1"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_Enable" ref="ad1f98a1af5b68454aead939a5a727ff1" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_Enable</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>((BaseAddress), (TmrCtrNumber), <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>,   \
                        (<a class="code" href="xtmrctr__l_8h.html#aea427162ce7e92fd08afb7ee1cc1c12e">XTmrCtr_ReadReg</a>((BaseAddress), ( TmrCtrNumber), \
                        <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>) | <a class="code" href="xtmrctr__l_8h.html#aa7cbbacf96f3f51bcd12d5826b03e620">XTC_CSR_ENABLE_TMR_MASK</a>))
</pre></div><p>Enable a timer counter such that it starts running.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xtmrctr__l_8h.html#ad1f98a1af5b68454aead939a5a727ff1">XTmrCtr_Enable(u32 BaseAddress, u8 TmrCtrNumber)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a2b0b144df40ea454cd791aa2fbdaeb94"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_EnableIntr" ref="a2b0b144df40ea454cd791aa2fbdaeb94" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_EnableIntr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>((BaseAddress), (TmrCtrNumber), <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>,   \
                        (<a class="code" href="xtmrctr__l_8h.html#aea427162ce7e92fd08afb7ee1cc1c12e">XTmrCtr_ReadReg</a>((BaseAddress), (TmrCtrNumber),  \
                        <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>) | <a class="code" href="xtmrctr__l_8h.html#a0e56ed788d0a3f4b6d89319e03797002">XTC_CSR_ENABLE_INT_MASK</a>))
</pre></div><p>Enable the interrupt for a timer counter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xtmrctr__l_8h.html#a2b0b144df40ea454cd791aa2fbdaeb94">XTmrCtr_EnableIntr(u32 BaseAddress, u8 TmrCtrNumber)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a45ca70c55615831432d0a2b32e0e77af"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_GetControlStatusReg" ref="a45ca70c55615831432d0a2b32e0e77af" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_GetControlStatusReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg((BaseAddress), (TmrCtrNumber), XTC_TCSR_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the Control Status Register of a timer counter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register, a 32 bit value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 XTmrCtr_GetControlStatusReg(u32 BaseAddress, u8 TmrCtrNumber); </dd></dl>

</div>
</div>
<a class="anchor" id="a248be00d1ff730871bf8201143dc1480"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_GetLoadReg" ref="a248be00d1ff730871bf8201143dc1480" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_GetLoadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg((BaseAddress), (TmrCtrNumber), XTC_TLR_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the Load Register of a timer counter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register, a 32 bit value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xtmrctr__l_8h.html#a248be00d1ff730871bf8201143dc1480">XTmrCtr_GetLoadReg(u32 BaseAddress, u8 TmrCtrNumber)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="aa6ab051d2011676e6cc3ea8fbc4ec6da"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_GetTimerCounterReg" ref="aa6ab051d2011676e6cc3ea8fbc4ec6da" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_GetTimerCounterReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XTmrCtr_ReadReg((BaseAddress), (TmrCtrNumber), XTC_TCR_OFFSET) \</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the Timer Counter Register of a timer counter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register, a 32 bit value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 XTmrCtr_GetTimerCounterReg(u32 BaseAddress, u8 TmrCtrNumber); </dd></dl>

</div>
</div>
<a class="anchor" id="ac6bbcadfe43a528d4d895650bee25a4e"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_HasEventOccurred" ref="ac6bbcadfe43a528d4d895650bee25a4e" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_HasEventOccurred</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtmrctr__l_8h.html#aea427162ce7e92fd08afb7ee1cc1c12e">XTmrCtr_ReadReg</a>((BaseAddress), (TmrCtrNumber),        \
                <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>) &amp; <a class="code" href="xtmrctr__l_8h.html#a2744df54b0fc4bc5df1dba14a6afc840">XTC_CSR_INT_OCCURED_MASK</a>) ==         \
                <a class="code" href="xtmrctr__l_8h.html#a2744df54b0fc4bc5df1dba14a6afc840">XTC_CSR_INT_OCCURED_MASK</a>)
</pre></div><p>Determine if a timer counter event has occurred. Events are defined to be when a capture has occurred or the counter has roller over.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: int <a class="el" href="xtmrctr__l_8h.html#ac6bbcadfe43a528d4d895650bee25a4e">XTmrCtr_HasEventOccurred(u32 BaseAddress, u8 TmrCtrNumber)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ad575eebe2cbe61e414d82832385d63a1"></a><!-- doxytag: member="xtmrctr_l.h::XTMRCTR_L_H" ref="ad575eebe2cbe61e414d82832385d63a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTMRCTR_L_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a433680f98acc79f69d227a041f20ecb9"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_LoadTimerCounterReg" ref="a433680f98acc79f69d227a041f20ecb9" args="(BaseAddress, TmrCtrNumber)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_LoadTimerCounterReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>((BaseAddress), (TmrCtrNumber), <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>, \
                        (<a class="code" href="xtmrctr__l_8h.html#aea427162ce7e92fd08afb7ee1cc1c12e">XTmrCtr_ReadReg</a>((BaseAddress), (TmrCtrNumber),\
                        <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>) | <a class="code" href="xtmrctr__l_8h.html#aa10a23e3e387b53bac89f97cc5adf455">XTC_CSR_LOAD_MASK</a>))
</pre></div><p>Cause the timer counter to load it's Timer Counter Register with the value in the Load Register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XTmrCtr_LoadTimerCounterReg(u32 BaseAddress, u8 TmrCtrNumber); </dd></dl>

</div>
</div>
<a class="anchor" id="aea427162ce7e92fd08afb7ee1cc1c12e"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_ReadReg" ref="aea427162ce7e92fd08afb7ee1cc1c12e" args="(BaseAddress, TmrCtrNumber, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">Xil_In32((BaseAddress) + <a class="code" href="xtmrctr__i_8h.html#a3e8a7c11d25b547077701a7affb8e6a9">XTmrCtr_Offsets</a>[(TmrCtrNumber)] + \
                        (RegOffset))
</pre></div><p>Read one of the timer counter registers.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the timer counter device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>contains the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the timer counter to select the specific register of the timer counter.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register, a 32 bit value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 XTmrCtr_ReadReg(u32 BaseAddress, u8 TimerNumber, unsigned RegOffset); </dd></dl>

</div>
</div>
<a class="anchor" id="a74c246c9f5ac5fb8793f0f792bc8fa0e"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_SetControlStatusReg" ref="a74c246c9f5ac5fb8793f0f792bc8fa0e" args="(BaseAddress, TmrCtrNumber, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_SetControlStatusReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>((BaseAddress), (TmrCtrNumber), <a class="code" href="xtmrctr__l_8h.html#a81c9a818cb57cf5f106cf5a3b7c3c59f">XTC_TCSR_OFFSET</a>,     \
                                           (RegisterValue))
</pre></div><p>Set the Control Status Register of a timer counter to the specified value.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the 32 bit value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XTmrCtr_SetControlStatusReg(u32 BaseAddress, u8 TmrCtrNumber,u32 RegisterValue); </dd></dl>

</div>
</div>
<a class="anchor" id="a66eee1751bc9d207eef8143492669c96"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_SetLoadReg" ref="a66eee1751bc9d207eef8143492669c96" args="(BaseAddress, TmrCtrNumber, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_SetLoadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtmrctr__l_8h.html#a56d9c2d54afce39c3693356e3892547f">XTmrCtr_WriteReg</a>((BaseAddress), (TmrCtrNumber), <a class="code" href="xtmrctr__l_8h.html#a38a380fdcb3114c3db51524a8182c4ad">XTC_TLR_OFFSET</a>, \
                                           (RegisterValue))
</pre></div><p>Set the Load Register of a timer counter to the specified value.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the 32 bit value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XTmrCtr_SetLoadReg(u32 BaseAddress, u8 TmrCtrNumber, u32 RegisterValue); </dd></dl>

</div>
</div>
<a class="anchor" id="a56d9c2d54afce39c3693356e3892547f"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_WriteReg" ref="a56d9c2d54afce39c3693356e3892547f" args="(BaseAddress, TmrCtrNumber, RegOffset, ValueToWrite)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTmrCtr_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TmrCtrNumber, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ValueToWrite&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">Xil_Out32(((BaseAddress) + <a class="code" href="xtmrctr__i_8h.html#a3e8a7c11d25b547077701a7affb8e6a9">XTmrCtr_Offsets</a>[(TmrCtrNumber)] +    \
                           (RegOffset)), (ValueToWrite))
</pre></div><p>Write a specified value to a register of a timer counter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the timer counter device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TmrCtrNumber</em>&nbsp;</td><td>is the specific timer counter within the device, a zero based number, 0 - (XTC_DEVICE_TIMER_COUNT - 1). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contain the offset from the 1st register of the timer counter to select the specific register of the timer counter. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ValueToWrite</em>&nbsp;</td><td>is the 32 bit value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XTmrCtr_WriteReg(u32 BaseAddress, u8 TimerNumber, unsigned RegOffset, u32 ValueToWrite); </dd></dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a3e8a7c11d25b547077701a7affb8e6a9"></a><!-- doxytag: member="xtmrctr_l.h::XTmrCtr_Offsets" ref="a3e8a7c11d25b547077701a7affb8e6a9" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="xtmrctr__l_8h.html#a3e8a7c11d25b547077701a7affb8e6a9">XTmrCtr_Offsets</a>[]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
