#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002aafb2a9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002aafb5a1770_0 .net "PC", 31 0, L_000002aafb6297c0;  1 drivers
v000002aafb5a0f50_0 .net "cycles_consumed", 31 0, v000002aafb5a3570_0;  1 drivers
v000002aafb5a1810_0 .var "input_clk", 0 0;
v000002aafb5a0ff0_0 .var "rst", 0 0;
S_000002aafb3bd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002aafb2a9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002aafb4e1fd0 .functor NOR 1, v000002aafb5a1810_0, v000002aafb58f800_0, C4<0>, C4<0>;
L_000002aafb4e2430 .functor AND 1, v000002aafb572fe0_0, v000002aafb573800_0, C4<1>, C4<1>;
L_000002aafb4e2270 .functor AND 1, L_000002aafb4e2430, L_000002aafb5a1950, C4<1>, C4<1>;
L_000002aafb4e27b0 .functor AND 1, v000002aafb563610_0, v000002aafb564ab0_0, C4<1>, C4<1>;
L_000002aafb4e24a0 .functor AND 1, L_000002aafb4e27b0, L_000002aafb5a1090, C4<1>, C4<1>;
L_000002aafb4e31c0 .functor AND 1, v000002aafb591060_0, v000002aafb58f1c0_0, C4<1>, C4<1>;
L_000002aafb4e22e0 .functor AND 1, L_000002aafb4e31c0, L_000002aafb5a1c70, C4<1>, C4<1>;
L_000002aafb4e1d30 .functor AND 1, v000002aafb572fe0_0, v000002aafb573800_0, C4<1>, C4<1>;
L_000002aafb4e1da0 .functor AND 1, L_000002aafb4e1d30, L_000002aafb5a32f0, C4<1>, C4<1>;
L_000002aafb4e23c0 .functor AND 1, v000002aafb563610_0, v000002aafb564ab0_0, C4<1>, C4<1>;
L_000002aafb4e30e0 .functor AND 1, L_000002aafb4e23c0, L_000002aafb5a1e50, C4<1>, C4<1>;
L_000002aafb4e2890 .functor AND 1, v000002aafb591060_0, v000002aafb58f1c0_0, C4<1>, C4<1>;
L_000002aafb4e1940 .functor AND 1, L_000002aafb4e2890, L_000002aafb5a2170, C4<1>, C4<1>;
L_000002aafb5a6bb0 .functor NOT 1, L_000002aafb4e1fd0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a72b0 .functor NOT 1, L_000002aafb4e1fd0, C4<0>, C4<0>, C4<0>;
L_000002aafb5bcd70 .functor NOT 1, L_000002aafb4e1fd0, C4<0>, C4<0>, C4<0>;
L_000002aafb5bdf60 .functor NOT 1, L_000002aafb4e1fd0, C4<0>, C4<0>, C4<0>;
L_000002aafb5bd400 .functor NOT 1, L_000002aafb4e1fd0, C4<0>, C4<0>, C4<0>;
L_000002aafb6297c0 .functor BUFZ 32, v000002aafb58cba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002aafb592c80_0 .net "EX1_ALU_OPER1", 31 0, L_000002aafb5a8430;  1 drivers
v000002aafb592500_0 .net "EX1_ALU_OPER2", 31 0, L_000002aafb5be350;  1 drivers
v000002aafb593860_0 .net "EX1_PC", 31 0, v000002aafb575b00_0;  1 drivers
v000002aafb592fa0_0 .net "EX1_PFC", 31 0, v000002aafb575880_0;  1 drivers
v000002aafb591ce0_0 .net "EX1_PFC_to_IF", 31 0, L_000002aafb5a0690;  1 drivers
v000002aafb591560_0 .net "EX1_forward_to_B", 31 0, v000002aafb575e20_0;  1 drivers
v000002aafb591420_0 .net "EX1_is_beq", 0 0, v000002aafb575ec0_0;  1 drivers
v000002aafb592d20_0 .net "EX1_is_bne", 0 0, v000002aafb576280_0;  1 drivers
v000002aafb591740_0 .net "EX1_is_jal", 0 0, v000002aafb576320_0;  1 drivers
v000002aafb593680_0 .net "EX1_is_jr", 0 0, v000002aafb575ba0_0;  1 drivers
v000002aafb591880_0 .net "EX1_is_oper2_immed", 0 0, v000002aafb576500_0;  1 drivers
v000002aafb5923c0_0 .net "EX1_memread", 0 0, v000002aafb575f60_0;  1 drivers
v000002aafb593040_0 .net "EX1_memwrite", 0 0, v000002aafb5765a0_0;  1 drivers
v000002aafb592aa0_0 .net "EX1_opcode", 11 0, v000002aafb575920_0;  1 drivers
v000002aafb592dc0_0 .net "EX1_predicted", 0 0, v000002aafb576780_0;  1 drivers
v000002aafb592a00_0 .net "EX1_rd_ind", 4 0, v000002aafb576960_0;  1 drivers
v000002aafb591ec0_0 .net "EX1_rd_indzero", 0 0, v000002aafb576aa0_0;  1 drivers
v000002aafb592b40_0 .net "EX1_regwrite", 0 0, v000002aafb575c40_0;  1 drivers
v000002aafb5935e0_0 .net "EX1_rs1", 31 0, v000002aafb575d80_0;  1 drivers
v000002aafb592280_0 .net "EX1_rs1_ind", 4 0, v000002aafb576000_0;  1 drivers
v000002aafb5921e0_0 .net "EX1_rs2", 31 0, v000002aafb576140_0;  1 drivers
v000002aafb591600_0 .net "EX1_rs2_ind", 4 0, v000002aafb5761e0_0;  1 drivers
v000002aafb5919c0_0 .net "EX1_rs2_out", 31 0, L_000002aafb5bd710;  1 drivers
v000002aafb591ba0_0 .net "EX2_ALU_OPER1", 31 0, v000002aafb573260_0;  1 drivers
v000002aafb592780_0 .net "EX2_ALU_OPER2", 31 0, v000002aafb574e80_0;  1 drivers
v000002aafb5934a0_0 .net "EX2_ALU_OUT", 31 0, L_000002aafb5a07d0;  1 drivers
v000002aafb592320_0 .net "EX2_PC", 31 0, v000002aafb5747a0_0;  1 drivers
v000002aafb592820_0 .net "EX2_PFC_to_IF", 31 0, v000002aafb573b20_0;  1 drivers
v000002aafb593720_0 .net "EX2_forward_to_B", 31 0, v000002aafb5736c0_0;  1 drivers
v000002aafb5917e0_0 .net "EX2_is_beq", 0 0, v000002aafb574840_0;  1 drivers
v000002aafb592460_0 .net "EX2_is_bne", 0 0, v000002aafb5748e0_0;  1 drivers
v000002aafb5916a0_0 .net "EX2_is_jal", 0 0, v000002aafb574f20_0;  1 drivers
v000002aafb592000_0 .net "EX2_is_jr", 0 0, v000002aafb573080_0;  1 drivers
v000002aafb5926e0_0 .net "EX2_is_oper2_immed", 0 0, v000002aafb573e40_0;  1 drivers
v000002aafb593900_0 .net "EX2_memread", 0 0, v000002aafb575240_0;  1 drivers
v000002aafb593220_0 .net "EX2_memwrite", 0 0, v000002aafb5752e0_0;  1 drivers
v000002aafb5932c0_0 .net "EX2_opcode", 11 0, v000002aafb573760_0;  1 drivers
v000002aafb5925a0_0 .net "EX2_predicted", 0 0, v000002aafb573940_0;  1 drivers
v000002aafb593180_0 .net "EX2_rd_ind", 4 0, v000002aafb575380_0;  1 drivers
v000002aafb592f00_0 .net "EX2_rd_indzero", 0 0, v000002aafb573800_0;  1 drivers
v000002aafb593400_0 .net "EX2_regwrite", 0 0, v000002aafb572fe0_0;  1 drivers
v000002aafb5928c0_0 .net "EX2_rs1", 31 0, v000002aafb5738a0_0;  1 drivers
v000002aafb5937c0_0 .net "EX2_rs1_ind", 4 0, v000002aafb5739e0_0;  1 drivers
v000002aafb591f60_0 .net "EX2_rs2_ind", 4 0, v000002aafb573bc0_0;  1 drivers
v000002aafb593540_0 .net "EX2_rs2_out", 31 0, v000002aafb573c60_0;  1 drivers
v000002aafb592960_0 .net "ID_INST", 31 0, v000002aafb579f30_0;  1 drivers
v000002aafb591d80_0 .net "ID_PC", 31 0, v000002aafb579fd0_0;  1 drivers
v000002aafb592e60_0 .net "ID_PFC_to_EX", 31 0, L_000002aafb5a5e10;  1 drivers
v000002aafb5914c0_0 .net "ID_PFC_to_IF", 31 0, L_000002aafb5a4470;  1 drivers
v000002aafb5920a0_0 .net "ID_forward_to_B", 31 0, L_000002aafb5a4650;  1 drivers
v000002aafb591380_0 .net "ID_is_beq", 0 0, L_000002aafb5a5c30;  1 drivers
v000002aafb592640_0 .net "ID_is_bne", 0 0, L_000002aafb5a5cd0;  1 drivers
v000002aafb591920_0 .net "ID_is_j", 0 0, L_000002aafb5a6130;  1 drivers
v000002aafb5911a0_0 .net "ID_is_jal", 0 0, L_000002aafb5a5ff0;  1 drivers
v000002aafb592140_0 .net "ID_is_jr", 0 0, L_000002aafb5a4010;  1 drivers
v000002aafb5930e0_0 .net "ID_is_oper2_immed", 0 0, L_000002aafb5a7470;  1 drivers
v000002aafb591240_0 .net "ID_memread", 0 0, L_000002aafb5a6270;  1 drivers
v000002aafb5912e0_0 .net "ID_memwrite", 0 0, L_000002aafb5a63b0;  1 drivers
v000002aafb591a60_0 .net "ID_opcode", 11 0, v000002aafb58d280_0;  1 drivers
v000002aafb591c40_0 .net "ID_predicted", 0 0, v000002aafb57c2d0_0;  1 drivers
v000002aafb593d60_0 .net "ID_rd_ind", 4 0, v000002aafb58d000_0;  1 drivers
v000002aafb593ae0_0 .net "ID_regwrite", 0 0, L_000002aafb5a6630;  1 drivers
v000002aafb5939a0_0 .net "ID_rs1", 31 0, v000002aafb57f390_0;  1 drivers
v000002aafb593cc0_0 .net "ID_rs1_ind", 4 0, v000002aafb58e4a0_0;  1 drivers
v000002aafb593a40_0 .net "ID_rs2", 31 0, v000002aafb57f610_0;  1 drivers
v000002aafb593b80_0 .net "ID_rs2_ind", 4 0, v000002aafb58e860_0;  1 drivers
v000002aafb593fe0_0 .net "IF_INST", 31 0, L_000002aafb5a7780;  1 drivers
v000002aafb594080_0 .net "IF_pc", 31 0, v000002aafb58cba0_0;  1 drivers
v000002aafb593c20_0 .net "MEM_ALU_OUT", 31 0, v000002aafb565050_0;  1 drivers
v000002aafb593e00_0 .net "MEM_Data_mem_out", 31 0, v000002aafb590ac0_0;  1 drivers
v000002aafb593ea0_0 .net "MEM_memread", 0 0, v000002aafb564c90_0;  1 drivers
v000002aafb593f40_0 .net "MEM_memwrite", 0 0, v000002aafb564970_0;  1 drivers
v000002aafb5a1f90_0 .net "MEM_opcode", 11 0, v000002aafb563250_0;  1 drivers
v000002aafb5a1310_0 .net "MEM_rd_ind", 4 0, v000002aafb564dd0_0;  1 drivers
v000002aafb5a36b0_0 .net "MEM_rd_indzero", 0 0, v000002aafb564ab0_0;  1 drivers
v000002aafb5a28f0_0 .net "MEM_regwrite", 0 0, v000002aafb563610_0;  1 drivers
v000002aafb5a2a30_0 .net "MEM_rs2", 31 0, v000002aafb564d30_0;  1 drivers
v000002aafb5a2f30_0 .net "PC", 31 0, L_000002aafb6297c0;  alias, 1 drivers
v000002aafb5a2850_0 .net "STALL_ID1_FLUSH", 0 0, v000002aafb57aa70_0;  1 drivers
v000002aafb5a2b70_0 .net "STALL_ID2_FLUSH", 0 0, v000002aafb57c690_0;  1 drivers
v000002aafb5a1270_0 .net "STALL_IF_FLUSH", 0 0, v000002aafb57caf0_0;  1 drivers
v000002aafb5a2cb0_0 .net "WB_ALU_OUT", 31 0, v000002aafb58f080_0;  1 drivers
v000002aafb5a20d0_0 .net "WB_Data_mem_out", 31 0, v000002aafb590840_0;  1 drivers
v000002aafb5a22b0_0 .net "WB_memread", 0 0, v000002aafb590e80_0;  1 drivers
v000002aafb5a1d10_0 .net "WB_rd_ind", 4 0, v000002aafb58f120_0;  1 drivers
v000002aafb5a1ef0_0 .net "WB_rd_indzero", 0 0, v000002aafb58f1c0_0;  1 drivers
v000002aafb5a3430_0 .net "WB_regwrite", 0 0, v000002aafb591060_0;  1 drivers
v000002aafb5a27b0_0 .net "Wrong_prediction", 0 0, L_000002aafb5bdda0;  1 drivers
v000002aafb5a2210_0 .net *"_ivl_1", 0 0, L_000002aafb4e2430;  1 drivers
v000002aafb5a11d0_0 .net *"_ivl_13", 0 0, L_000002aafb4e31c0;  1 drivers
v000002aafb5a2670_0 .net *"_ivl_14", 0 0, L_000002aafb5a1c70;  1 drivers
v000002aafb5a23f0_0 .net *"_ivl_19", 0 0, L_000002aafb4e1d30;  1 drivers
v000002aafb5a3070_0 .net *"_ivl_2", 0 0, L_000002aafb5a1950;  1 drivers
v000002aafb5a19f0_0 .net *"_ivl_20", 0 0, L_000002aafb5a32f0;  1 drivers
v000002aafb5a25d0_0 .net *"_ivl_25", 0 0, L_000002aafb4e23c0;  1 drivers
v000002aafb5a1a90_0 .net *"_ivl_26", 0 0, L_000002aafb5a1e50;  1 drivers
v000002aafb5a1b30_0 .net *"_ivl_31", 0 0, L_000002aafb4e2890;  1 drivers
v000002aafb5a2990_0 .net *"_ivl_32", 0 0, L_000002aafb5a2170;  1 drivers
v000002aafb5a18b0_0 .net *"_ivl_40", 31 0, L_000002aafb5a5f50;  1 drivers
L_000002aafb5c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb5a2ad0_0 .net *"_ivl_43", 26 0, L_000002aafb5c0c58;  1 drivers
L_000002aafb5c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb5a34d0_0 .net/2u *"_ivl_44", 31 0, L_000002aafb5c0ca0;  1 drivers
v000002aafb5a2e90_0 .net *"_ivl_52", 31 0, L_000002aafb616610;  1 drivers
L_000002aafb5c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb5a1130_0 .net *"_ivl_55", 26 0, L_000002aafb5c0d30;  1 drivers
L_000002aafb5c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb5a2030_0 .net/2u *"_ivl_56", 31 0, L_000002aafb5c0d78;  1 drivers
v000002aafb5a31b0_0 .net *"_ivl_7", 0 0, L_000002aafb4e27b0;  1 drivers
v000002aafb5a13b0_0 .net *"_ivl_8", 0 0, L_000002aafb5a1090;  1 drivers
v000002aafb5a3110_0 .net "alu_selA", 1 0, L_000002aafb5a1db0;  1 drivers
v000002aafb5a2710_0 .net "alu_selB", 1 0, L_000002aafb5a5690;  1 drivers
v000002aafb5a2fd0_0 .net "clk", 0 0, L_000002aafb4e1fd0;  1 drivers
v000002aafb5a3570_0 .var "cycles_consumed", 31 0;
v000002aafb5a2c10_0 .net "exhaz", 0 0, L_000002aafb4e24a0;  1 drivers
v000002aafb5a2350_0 .net "exhaz2", 0 0, L_000002aafb4e30e0;  1 drivers
v000002aafb5a3250_0 .net "hlt", 0 0, v000002aafb58f800_0;  1 drivers
v000002aafb5a3610_0 .net "idhaz", 0 0, L_000002aafb4e2270;  1 drivers
v000002aafb5a1bd0_0 .net "idhaz2", 0 0, L_000002aafb4e1da0;  1 drivers
v000002aafb5a2d50_0 .net "if_id_write", 0 0, v000002aafb57cf50_0;  1 drivers
v000002aafb5a2490_0 .net "input_clk", 0 0, v000002aafb5a1810_0;  1 drivers
v000002aafb5a3390_0 .net "is_branch_and_taken", 0 0, L_000002aafb5a7630;  1 drivers
v000002aafb5a2530_0 .net "memhaz", 0 0, L_000002aafb4e22e0;  1 drivers
v000002aafb5a1590_0 .net "memhaz2", 0 0, L_000002aafb4e1940;  1 drivers
v000002aafb5a1450_0 .net "pc_src", 2 0, L_000002aafb5a4510;  1 drivers
v000002aafb5a14f0_0 .net "pc_write", 0 0, v000002aafb57e350_0;  1 drivers
v000002aafb5a1630_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  1 drivers
v000002aafb5a2df0_0 .net "store_rs2_forward", 1 0, L_000002aafb5a5910;  1 drivers
v000002aafb5a16d0_0 .net "wdata_to_reg_file", 31 0, L_000002aafb5be0b0;  1 drivers
E_000002aafb4fd210/0 .event negedge, v000002aafb57b790_0;
E_000002aafb4fd210/1 .event posedge, v000002aafb564790_0;
E_000002aafb4fd210 .event/or E_000002aafb4fd210/0, E_000002aafb4fd210/1;
L_000002aafb5a1950 .cmp/eq 5, v000002aafb575380_0, v000002aafb576000_0;
L_000002aafb5a1090 .cmp/eq 5, v000002aafb564dd0_0, v000002aafb576000_0;
L_000002aafb5a1c70 .cmp/eq 5, v000002aafb58f120_0, v000002aafb576000_0;
L_000002aafb5a32f0 .cmp/eq 5, v000002aafb575380_0, v000002aafb5761e0_0;
L_000002aafb5a1e50 .cmp/eq 5, v000002aafb564dd0_0, v000002aafb5761e0_0;
L_000002aafb5a2170 .cmp/eq 5, v000002aafb58f120_0, v000002aafb5761e0_0;
L_000002aafb5a5f50 .concat [ 5 27 0 0], v000002aafb58d000_0, L_000002aafb5c0c58;
L_000002aafb5a6450 .cmp/ne 32, L_000002aafb5a5f50, L_000002aafb5c0ca0;
L_000002aafb616610 .concat [ 5 27 0 0], v000002aafb575380_0, L_000002aafb5c0d30;
L_000002aafb6176f0 .cmp/ne 32, L_000002aafb616610, L_000002aafb5c0d78;
S_000002aafb3bd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002aafb4e2d60 .functor NOT 1, L_000002aafb4e24a0, C4<0>, C4<0>, C4<0>;
L_000002aafb4e2820 .functor AND 1, L_000002aafb4e22e0, L_000002aafb4e2d60, C4<1>, C4<1>;
L_000002aafb4e1be0 .functor OR 1, L_000002aafb4e2270, L_000002aafb4e2820, C4<0>, C4<0>;
L_000002aafb4e18d0 .functor OR 1, L_000002aafb4e2270, L_000002aafb4e24a0, C4<0>, C4<0>;
v000002aafb508fa0_0 .net *"_ivl_12", 0 0, L_000002aafb4e18d0;  1 drivers
v000002aafb509400_0 .net *"_ivl_2", 0 0, L_000002aafb4e2d60;  1 drivers
v000002aafb508b40_0 .net *"_ivl_5", 0 0, L_000002aafb4e2820;  1 drivers
v000002aafb508f00_0 .net *"_ivl_7", 0 0, L_000002aafb4e1be0;  1 drivers
v000002aafb507e20_0 .net "alu_selA", 1 0, L_000002aafb5a1db0;  alias, 1 drivers
v000002aafb508780_0 .net "exhaz", 0 0, L_000002aafb4e24a0;  alias, 1 drivers
v000002aafb508820_0 .net "idhaz", 0 0, L_000002aafb4e2270;  alias, 1 drivers
v000002aafb507b00_0 .net "memhaz", 0 0, L_000002aafb4e22e0;  alias, 1 drivers
L_000002aafb5a1db0 .concat8 [ 1 1 0 0], L_000002aafb4e1be0, L_000002aafb4e18d0;
S_000002aafb276030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002aafb4e1e10 .functor NOT 1, L_000002aafb4e30e0, C4<0>, C4<0>, C4<0>;
L_000002aafb4e2900 .functor AND 1, L_000002aafb4e1940, L_000002aafb4e1e10, C4<1>, C4<1>;
L_000002aafb4e2040 .functor OR 1, L_000002aafb4e1da0, L_000002aafb4e2900, C4<0>, C4<0>;
L_000002aafb4e2eb0 .functor NOT 1, v000002aafb576500_0, C4<0>, C4<0>, C4<0>;
L_000002aafb4e2f20 .functor AND 1, L_000002aafb4e2040, L_000002aafb4e2eb0, C4<1>, C4<1>;
L_000002aafb4e1e80 .functor OR 1, L_000002aafb4e1da0, L_000002aafb4e30e0, C4<0>, C4<0>;
L_000002aafb4e1ef0 .functor NOT 1, v000002aafb576500_0, C4<0>, C4<0>, C4<0>;
L_000002aafb4e20b0 .functor AND 1, L_000002aafb4e1e80, L_000002aafb4e1ef0, C4<1>, C4<1>;
v000002aafb5095e0_0 .net "EX1_is_oper2_immed", 0 0, v000002aafb576500_0;  alias, 1 drivers
v000002aafb508e60_0 .net *"_ivl_11", 0 0, L_000002aafb4e2f20;  1 drivers
v000002aafb5080a0_0 .net *"_ivl_16", 0 0, L_000002aafb4e1e80;  1 drivers
v000002aafb509180_0 .net *"_ivl_17", 0 0, L_000002aafb4e1ef0;  1 drivers
v000002aafb509220_0 .net *"_ivl_2", 0 0, L_000002aafb4e1e10;  1 drivers
v000002aafb507ba0_0 .net *"_ivl_20", 0 0, L_000002aafb4e20b0;  1 drivers
v000002aafb5088c0_0 .net *"_ivl_5", 0 0, L_000002aafb4e2900;  1 drivers
v000002aafb508140_0 .net *"_ivl_7", 0 0, L_000002aafb4e2040;  1 drivers
v000002aafb507c40_0 .net *"_ivl_8", 0 0, L_000002aafb4e2eb0;  1 drivers
v000002aafb5092c0_0 .net "alu_selB", 1 0, L_000002aafb5a5690;  alias, 1 drivers
v000002aafb509680_0 .net "exhaz", 0 0, L_000002aafb4e30e0;  alias, 1 drivers
v000002aafb509720_0 .net "idhaz", 0 0, L_000002aafb4e1da0;  alias, 1 drivers
v000002aafb507ce0_0 .net "memhaz", 0 0, L_000002aafb4e1940;  alias, 1 drivers
L_000002aafb5a5690 .concat8 [ 1 1 0 0], L_000002aafb4e2f20, L_000002aafb4e20b0;
S_000002aafb2761c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002aafb4e3620 .functor NOT 1, L_000002aafb4e30e0, C4<0>, C4<0>, C4<0>;
L_000002aafb4e3690 .functor AND 1, L_000002aafb4e1940, L_000002aafb4e3620, C4<1>, C4<1>;
L_000002aafb4e3700 .functor OR 1, L_000002aafb4e1da0, L_000002aafb4e3690, C4<0>, C4<0>;
L_000002aafb4e3540 .functor OR 1, L_000002aafb4e1da0, L_000002aafb4e30e0, C4<0>, C4<0>;
v000002aafb5081e0_0 .net *"_ivl_12", 0 0, L_000002aafb4e3540;  1 drivers
v000002aafb507d80_0 .net *"_ivl_2", 0 0, L_000002aafb4e3620;  1 drivers
v000002aafb508280_0 .net *"_ivl_5", 0 0, L_000002aafb4e3690;  1 drivers
v000002aafb507ec0_0 .net *"_ivl_7", 0 0, L_000002aafb4e3700;  1 drivers
v000002aafb508460_0 .net "exhaz", 0 0, L_000002aafb4e30e0;  alias, 1 drivers
v000002aafb5085a0_0 .net "idhaz", 0 0, L_000002aafb4e1da0;  alias, 1 drivers
v000002aafb4830e0_0 .net "memhaz", 0 0, L_000002aafb4e1940;  alias, 1 drivers
v000002aafb483720_0 .net "store_rs2_forward", 1 0, L_000002aafb5a5910;  alias, 1 drivers
L_000002aafb5a5910 .concat8 [ 1 1 0 0], L_000002aafb4e3700, L_000002aafb4e3540;
S_000002aafb3b69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002aafb483a40_0 .net "EX_ALU_OUT", 31 0, L_000002aafb5a07d0;  alias, 1 drivers
v000002aafb484620_0 .net "EX_memread", 0 0, v000002aafb575240_0;  alias, 1 drivers
v000002aafb46ead0_0 .net "EX_memwrite", 0 0, v000002aafb5752e0_0;  alias, 1 drivers
v000002aafb46eb70_0 .net "EX_opcode", 11 0, v000002aafb573760_0;  alias, 1 drivers
v000002aafb564a10_0 .net "EX_rd_ind", 4 0, v000002aafb575380_0;  alias, 1 drivers
v000002aafb563570_0 .net "EX_rd_indzero", 0 0, L_000002aafb6176f0;  1 drivers
v000002aafb563f70_0 .net "EX_regwrite", 0 0, v000002aafb572fe0_0;  alias, 1 drivers
v000002aafb565690_0 .net "EX_rs2_out", 31 0, v000002aafb573c60_0;  alias, 1 drivers
v000002aafb565050_0 .var "MEM_ALU_OUT", 31 0;
v000002aafb564c90_0 .var "MEM_memread", 0 0;
v000002aafb564970_0 .var "MEM_memwrite", 0 0;
v000002aafb563250_0 .var "MEM_opcode", 11 0;
v000002aafb564dd0_0 .var "MEM_rd_ind", 4 0;
v000002aafb564ab0_0 .var "MEM_rd_indzero", 0 0;
v000002aafb563610_0 .var "MEM_regwrite", 0 0;
v000002aafb564d30_0 .var "MEM_rs2", 31 0;
v000002aafb564b50_0 .net "clk", 0 0, L_000002aafb5bdf60;  1 drivers
v000002aafb564790_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
E_000002aafb4fd550 .event posedge, v000002aafb564790_0, v000002aafb564b50_0;
S_000002aafb3b6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002aafb281490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb2814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb281500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb281538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb281570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb2815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb2815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb281618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb281650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb281688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb2816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb2816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb281730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb281768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb2817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb2817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb281810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb281848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb281880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb2818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb2818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb281928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb281960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb281998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb2819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002aafb5bdef0 .functor XOR 1, L_000002aafb5bdb00, v000002aafb573940_0, C4<0>, C4<0>;
L_000002aafb5bd390 .functor NOT 1, L_000002aafb5bdef0, C4<0>, C4<0>, C4<0>;
L_000002aafb5bdcc0 .functor OR 1, v000002aafb5a0ff0_0, L_000002aafb5bd390, C4<0>, C4<0>;
L_000002aafb5bdda0 .functor NOT 1, L_000002aafb5bdcc0, C4<0>, C4<0>, C4<0>;
v000002aafb5682a0_0 .net "ALU_OP", 3 0, v000002aafb568020_0;  1 drivers
v000002aafb56a320_0 .net "BranchDecision", 0 0, L_000002aafb5bdb00;  1 drivers
v000002aafb56a6e0_0 .net "CF", 0 0, v000002aafb569600_0;  1 drivers
v000002aafb569ce0_0 .net "EX_opcode", 11 0, v000002aafb573760_0;  alias, 1 drivers
v000002aafb569b00_0 .net "Wrong_prediction", 0 0, L_000002aafb5bdda0;  alias, 1 drivers
v000002aafb56a780_0 .net "ZF", 0 0, L_000002aafb5bd780;  1 drivers
L_000002aafb5c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002aafb56a820_0 .net/2u *"_ivl_0", 31 0, L_000002aafb5c0ce8;  1 drivers
v000002aafb56a0a0_0 .net *"_ivl_11", 0 0, L_000002aafb5bdcc0;  1 drivers
v000002aafb56a8c0_0 .net *"_ivl_2", 31 0, L_000002aafb5a0d70;  1 drivers
v000002aafb569880_0 .net *"_ivl_6", 0 0, L_000002aafb5bdef0;  1 drivers
v000002aafb56a3c0_0 .net *"_ivl_8", 0 0, L_000002aafb5bd390;  1 drivers
v000002aafb56aaa0_0 .net "alu_out", 31 0, L_000002aafb5a07d0;  alias, 1 drivers
v000002aafb569c40_0 .net "alu_outw", 31 0, v000002aafb5697e0_0;  1 drivers
v000002aafb56aa00_0 .net "is_beq", 0 0, v000002aafb574840_0;  alias, 1 drivers
v000002aafb56a960_0 .net "is_bne", 0 0, v000002aafb5748e0_0;  alias, 1 drivers
v000002aafb569e20_0 .net "is_jal", 0 0, v000002aafb574f20_0;  alias, 1 drivers
v000002aafb569ba0_0 .net "oper1", 31 0, v000002aafb573260_0;  alias, 1 drivers
v000002aafb56abe0_0 .net "oper2", 31 0, v000002aafb574e80_0;  alias, 1 drivers
v000002aafb569ec0_0 .net "pc", 31 0, v000002aafb5747a0_0;  alias, 1 drivers
v000002aafb569d80_0 .net "predicted", 0 0, v000002aafb573940_0;  alias, 1 drivers
v000002aafb56a500_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
L_000002aafb5a0d70 .arith/sum 32, v000002aafb5747a0_0, L_000002aafb5c0ce8;
L_000002aafb5a07d0 .functor MUXZ 32, v000002aafb5697e0_0, L_000002aafb5a0d70, v000002aafb574f20_0, C4<>;
S_000002aafb299aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002aafb3b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002aafb5bd940 .functor AND 1, v000002aafb574840_0, L_000002aafb5bd8d0, C4<1>, C4<1>;
L_000002aafb5bd1d0 .functor NOT 1, L_000002aafb5bd8d0, C4<0>, C4<0>, C4<0>;
L_000002aafb5bda90 .functor AND 1, v000002aafb5748e0_0, L_000002aafb5bd1d0, C4<1>, C4<1>;
L_000002aafb5bdb00 .functor OR 1, L_000002aafb5bd940, L_000002aafb5bda90, C4<0>, C4<0>;
v000002aafb5691a0_0 .net "BranchDecision", 0 0, L_000002aafb5bdb00;  alias, 1 drivers
v000002aafb567b20_0 .net *"_ivl_2", 0 0, L_000002aafb5bd1d0;  1 drivers
v000002aafb569240_0 .net "is_beq", 0 0, v000002aafb574840_0;  alias, 1 drivers
v000002aafb5692e0_0 .net "is_beq_taken", 0 0, L_000002aafb5bd940;  1 drivers
v000002aafb569380_0 .net "is_bne", 0 0, v000002aafb5748e0_0;  alias, 1 drivers
v000002aafb569420_0 .net "is_bne_taken", 0 0, L_000002aafb5bda90;  1 drivers
v000002aafb567260_0 .net "is_eq", 0 0, L_000002aafb5bd8d0;  1 drivers
v000002aafb567bc0_0 .net "oper1", 31 0, v000002aafb573260_0;  alias, 1 drivers
v000002aafb567c60_0 .net "oper2", 31 0, v000002aafb574e80_0;  alias, 1 drivers
S_000002aafb299c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002aafb299aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002aafb5bd240 .functor XOR 1, L_000002aafb59ee30, L_000002aafb59e750, C4<0>, C4<0>;
L_000002aafb5bd4e0 .functor XOR 1, L_000002aafb5a0cd0, L_000002aafb5a0e10, C4<0>, C4<0>;
L_000002aafb5bcfa0 .functor XOR 1, L_000002aafb5a0eb0, L_000002aafb59e930, C4<0>, C4<0>;
L_000002aafb5bc830 .functor XOR 1, L_000002aafb59f0b0, L_000002aafb59ecf0, C4<0>, C4<0>;
L_000002aafb5bcc20 .functor XOR 1, L_000002aafb59eed0, L_000002aafb59ef70, C4<0>, C4<0>;
L_000002aafb5bde10 .functor XOR 1, L_000002aafb59f010, L_000002aafb59f150, C4<0>, C4<0>;
L_000002aafb5bd7f0 .functor XOR 1, L_000002aafb614590, L_000002aafb613c30, C4<0>, C4<0>;
L_000002aafb5bd2b0 .functor XOR 1, L_000002aafb613af0, L_000002aafb614130, C4<0>, C4<0>;
L_000002aafb5bcad0 .functor XOR 1, L_000002aafb6132d0, L_000002aafb614b30, C4<0>, C4<0>;
L_000002aafb5bc980 .functor XOR 1, L_000002aafb612f10, L_000002aafb614310, C4<0>, C4<0>;
L_000002aafb5bca60 .functor XOR 1, L_000002aafb613cd0, L_000002aafb612bf0, C4<0>, C4<0>;
L_000002aafb5bc670 .functor XOR 1, L_000002aafb612a10, L_000002aafb613ff0, C4<0>, C4<0>;
L_000002aafb5bd550 .functor XOR 1, L_000002aafb6137d0, L_000002aafb612ab0, C4<0>, C4<0>;
L_000002aafb5bc6e0 .functor XOR 1, L_000002aafb614630, L_000002aafb614c70, C4<0>, C4<0>;
L_000002aafb5bd080 .functor XOR 1, L_000002aafb612fb0, L_000002aafb613d70, C4<0>, C4<0>;
L_000002aafb5be190 .functor XOR 1, L_000002aafb614770, L_000002aafb612c90, C4<0>, C4<0>;
L_000002aafb5bd9b0 .functor XOR 1, L_000002aafb6149f0, L_000002aafb613b90, C4<0>, C4<0>;
L_000002aafb5bd0f0 .functor XOR 1, L_000002aafb613a50, L_000002aafb612b50, C4<0>, C4<0>;
L_000002aafb5bdd30 .functor XOR 1, L_000002aafb6148b0, L_000002aafb612d30, C4<0>, C4<0>;
L_000002aafb5bc9f0 .functor XOR 1, L_000002aafb612dd0, L_000002aafb613550, C4<0>, C4<0>;
L_000002aafb5bd860 .functor XOR 1, L_000002aafb613910, L_000002aafb613190, C4<0>, C4<0>;
L_000002aafb5bdb70 .functor XOR 1, L_000002aafb614d10, L_000002aafb613e10, C4<0>, C4<0>;
L_000002aafb5bcb40 .functor XOR 1, L_000002aafb612830, L_000002aafb614450, C4<0>, C4<0>;
L_000002aafb5bcde0 .functor XOR 1, L_000002aafb613230, L_000002aafb613eb0, C4<0>, C4<0>;
L_000002aafb5bcec0 .functor XOR 1, L_000002aafb614ef0, L_000002aafb613410, C4<0>, C4<0>;
L_000002aafb5bdbe0 .functor XOR 1, L_000002aafb613f50, L_000002aafb6141d0, C4<0>, C4<0>;
L_000002aafb5bde80 .functor XOR 1, L_000002aafb614810, L_000002aafb614950, C4<0>, C4<0>;
L_000002aafb5bd160 .functor XOR 1, L_000002aafb613370, L_000002aafb612e70, C4<0>, C4<0>;
L_000002aafb5bd320 .functor XOR 1, L_000002aafb6139b0, L_000002aafb613050, C4<0>, C4<0>;
L_000002aafb5bd5c0 .functor XOR 1, L_000002aafb6130f0, L_000002aafb6134b0, C4<0>, C4<0>;
L_000002aafb5bd630 .functor XOR 1, L_000002aafb614090, L_000002aafb6135f0, C4<0>, C4<0>;
L_000002aafb5bdc50 .functor XOR 1, L_000002aafb613730, L_000002aafb614270, C4<0>, C4<0>;
L_000002aafb5bd8d0/0/0 .functor OR 1, L_000002aafb614db0, L_000002aafb613870, L_000002aafb6143b0, L_000002aafb6144f0;
L_000002aafb5bd8d0/0/4 .functor OR 1, L_000002aafb6146d0, L_000002aafb614a90, L_000002aafb614bd0, L_000002aafb614e50;
L_000002aafb5bd8d0/0/8 .functor OR 1, L_000002aafb612790, L_000002aafb612970, L_000002aafb6128d0, L_000002aafb614f90;
L_000002aafb5bd8d0/0/12 .functor OR 1, L_000002aafb6167f0, L_000002aafb6175b0, L_000002aafb615210, L_000002aafb616890;
L_000002aafb5bd8d0/0/16 .functor OR 1, L_000002aafb6164d0, L_000002aafb617650, L_000002aafb6150d0, L_000002aafb615fd0;
L_000002aafb5bd8d0/0/20 .functor OR 1, L_000002aafb6152b0, L_000002aafb615030, L_000002aafb616570, L_000002aafb616430;
L_000002aafb5bd8d0/0/24 .functor OR 1, L_000002aafb616e30, L_000002aafb615530, L_000002aafb616390, L_000002aafb616110;
L_000002aafb5bd8d0/0/28 .functor OR 1, L_000002aafb615350, L_000002aafb616ed0, L_000002aafb6170b0, L_000002aafb615490;
L_000002aafb5bd8d0/1/0 .functor OR 1, L_000002aafb5bd8d0/0/0, L_000002aafb5bd8d0/0/4, L_000002aafb5bd8d0/0/8, L_000002aafb5bd8d0/0/12;
L_000002aafb5bd8d0/1/4 .functor OR 1, L_000002aafb5bd8d0/0/16, L_000002aafb5bd8d0/0/20, L_000002aafb5bd8d0/0/24, L_000002aafb5bd8d0/0/28;
L_000002aafb5bd8d0 .functor NOR 1, L_000002aafb5bd8d0/1/0, L_000002aafb5bd8d0/1/4, C4<0>, C4<0>;
v000002aafb564650_0 .net *"_ivl_0", 0 0, L_000002aafb5bd240;  1 drivers
v000002aafb564290_0 .net *"_ivl_101", 0 0, L_000002aafb613b90;  1 drivers
v000002aafb5654b0_0 .net *"_ivl_102", 0 0, L_000002aafb5bd0f0;  1 drivers
v000002aafb564470_0 .net *"_ivl_105", 0 0, L_000002aafb613a50;  1 drivers
v000002aafb563390_0 .net *"_ivl_107", 0 0, L_000002aafb612b50;  1 drivers
v000002aafb5657d0_0 .net *"_ivl_108", 0 0, L_000002aafb5bdd30;  1 drivers
v000002aafb565730_0 .net *"_ivl_11", 0 0, L_000002aafb5a0e10;  1 drivers
v000002aafb5640b0_0 .net *"_ivl_111", 0 0, L_000002aafb6148b0;  1 drivers
v000002aafb5650f0_0 .net *"_ivl_113", 0 0, L_000002aafb612d30;  1 drivers
v000002aafb563070_0 .net *"_ivl_114", 0 0, L_000002aafb5bc9f0;  1 drivers
v000002aafb563b10_0 .net *"_ivl_117", 0 0, L_000002aafb612dd0;  1 drivers
v000002aafb5643d0_0 .net *"_ivl_119", 0 0, L_000002aafb613550;  1 drivers
v000002aafb564bf0_0 .net *"_ivl_12", 0 0, L_000002aafb5bcfa0;  1 drivers
v000002aafb563e30_0 .net *"_ivl_120", 0 0, L_000002aafb5bd860;  1 drivers
v000002aafb564e70_0 .net *"_ivl_123", 0 0, L_000002aafb613910;  1 drivers
v000002aafb563110_0 .net *"_ivl_125", 0 0, L_000002aafb613190;  1 drivers
v000002aafb564330_0 .net *"_ivl_126", 0 0, L_000002aafb5bdb70;  1 drivers
v000002aafb564f10_0 .net *"_ivl_129", 0 0, L_000002aafb614d10;  1 drivers
v000002aafb563430_0 .net *"_ivl_131", 0 0, L_000002aafb613e10;  1 drivers
v000002aafb5646f0_0 .net *"_ivl_132", 0 0, L_000002aafb5bcb40;  1 drivers
v000002aafb5639d0_0 .net *"_ivl_135", 0 0, L_000002aafb612830;  1 drivers
v000002aafb5645b0_0 .net *"_ivl_137", 0 0, L_000002aafb614450;  1 drivers
v000002aafb564fb0_0 .net *"_ivl_138", 0 0, L_000002aafb5bcde0;  1 drivers
v000002aafb564830_0 .net *"_ivl_141", 0 0, L_000002aafb613230;  1 drivers
v000002aafb5648d0_0 .net *"_ivl_143", 0 0, L_000002aafb613eb0;  1 drivers
v000002aafb565190_0 .net *"_ivl_144", 0 0, L_000002aafb5bcec0;  1 drivers
v000002aafb5631b0_0 .net *"_ivl_147", 0 0, L_000002aafb614ef0;  1 drivers
v000002aafb565230_0 .net *"_ivl_149", 0 0, L_000002aafb613410;  1 drivers
v000002aafb563cf0_0 .net *"_ivl_15", 0 0, L_000002aafb5a0eb0;  1 drivers
v000002aafb5632f0_0 .net *"_ivl_150", 0 0, L_000002aafb5bdbe0;  1 drivers
v000002aafb563a70_0 .net *"_ivl_153", 0 0, L_000002aafb613f50;  1 drivers
v000002aafb5652d0_0 .net *"_ivl_155", 0 0, L_000002aafb6141d0;  1 drivers
v000002aafb563d90_0 .net *"_ivl_156", 0 0, L_000002aafb5bde80;  1 drivers
v000002aafb565370_0 .net *"_ivl_159", 0 0, L_000002aafb614810;  1 drivers
v000002aafb563bb0_0 .net *"_ivl_161", 0 0, L_000002aafb614950;  1 drivers
v000002aafb563930_0 .net *"_ivl_162", 0 0, L_000002aafb5bd160;  1 drivers
v000002aafb565410_0 .net *"_ivl_165", 0 0, L_000002aafb613370;  1 drivers
v000002aafb5636b0_0 .net *"_ivl_167", 0 0, L_000002aafb612e70;  1 drivers
v000002aafb5634d0_0 .net *"_ivl_168", 0 0, L_000002aafb5bd320;  1 drivers
v000002aafb565550_0 .net *"_ivl_17", 0 0, L_000002aafb59e930;  1 drivers
v000002aafb5655f0_0 .net *"_ivl_171", 0 0, L_000002aafb6139b0;  1 drivers
v000002aafb563750_0 .net *"_ivl_173", 0 0, L_000002aafb613050;  1 drivers
v000002aafb5637f0_0 .net *"_ivl_174", 0 0, L_000002aafb5bd5c0;  1 drivers
v000002aafb563890_0 .net *"_ivl_177", 0 0, L_000002aafb6130f0;  1 drivers
v000002aafb563c50_0 .net *"_ivl_179", 0 0, L_000002aafb6134b0;  1 drivers
v000002aafb563ed0_0 .net *"_ivl_18", 0 0, L_000002aafb5bc830;  1 drivers
v000002aafb564010_0 .net *"_ivl_180", 0 0, L_000002aafb5bd630;  1 drivers
v000002aafb564150_0 .net *"_ivl_183", 0 0, L_000002aafb614090;  1 drivers
v000002aafb5641f0_0 .net *"_ivl_185", 0 0, L_000002aafb6135f0;  1 drivers
v000002aafb565f50_0 .net *"_ivl_186", 0 0, L_000002aafb5bdc50;  1 drivers
v000002aafb5666d0_0 .net *"_ivl_190", 0 0, L_000002aafb613730;  1 drivers
v000002aafb565e10_0 .net *"_ivl_192", 0 0, L_000002aafb614270;  1 drivers
v000002aafb565ff0_0 .net *"_ivl_194", 0 0, L_000002aafb614db0;  1 drivers
v000002aafb565a50_0 .net *"_ivl_196", 0 0, L_000002aafb613870;  1 drivers
v000002aafb566db0_0 .net *"_ivl_198", 0 0, L_000002aafb6143b0;  1 drivers
v000002aafb565d70_0 .net *"_ivl_200", 0 0, L_000002aafb6144f0;  1 drivers
v000002aafb5664f0_0 .net *"_ivl_202", 0 0, L_000002aafb6146d0;  1 drivers
v000002aafb566270_0 .net *"_ivl_204", 0 0, L_000002aafb614a90;  1 drivers
v000002aafb566590_0 .net *"_ivl_206", 0 0, L_000002aafb614bd0;  1 drivers
v000002aafb566450_0 .net *"_ivl_208", 0 0, L_000002aafb614e50;  1 drivers
v000002aafb5663b0_0 .net *"_ivl_21", 0 0, L_000002aafb59f0b0;  1 drivers
v000002aafb565af0_0 .net *"_ivl_210", 0 0, L_000002aafb612790;  1 drivers
v000002aafb566810_0 .net *"_ivl_212", 0 0, L_000002aafb612970;  1 drivers
v000002aafb566b30_0 .net *"_ivl_214", 0 0, L_000002aafb6128d0;  1 drivers
v000002aafb565b90_0 .net *"_ivl_216", 0 0, L_000002aafb614f90;  1 drivers
v000002aafb566770_0 .net *"_ivl_218", 0 0, L_000002aafb6167f0;  1 drivers
v000002aafb5668b0_0 .net *"_ivl_220", 0 0, L_000002aafb6175b0;  1 drivers
v000002aafb566e50_0 .net *"_ivl_222", 0 0, L_000002aafb615210;  1 drivers
v000002aafb566bd0_0 .net *"_ivl_224", 0 0, L_000002aafb616890;  1 drivers
v000002aafb566130_0 .net *"_ivl_226", 0 0, L_000002aafb6164d0;  1 drivers
v000002aafb566950_0 .net *"_ivl_228", 0 0, L_000002aafb617650;  1 drivers
v000002aafb566d10_0 .net *"_ivl_23", 0 0, L_000002aafb59ecf0;  1 drivers
v000002aafb565c30_0 .net *"_ivl_230", 0 0, L_000002aafb6150d0;  1 drivers
v000002aafb566ef0_0 .net *"_ivl_232", 0 0, L_000002aafb615fd0;  1 drivers
v000002aafb5669f0_0 .net *"_ivl_234", 0 0, L_000002aafb6152b0;  1 drivers
v000002aafb5659b0_0 .net *"_ivl_236", 0 0, L_000002aafb615030;  1 drivers
v000002aafb566a90_0 .net *"_ivl_238", 0 0, L_000002aafb616570;  1 drivers
v000002aafb566310_0 .net *"_ivl_24", 0 0, L_000002aafb5bcc20;  1 drivers
v000002aafb565eb0_0 .net *"_ivl_240", 0 0, L_000002aafb616430;  1 drivers
v000002aafb565910_0 .net *"_ivl_242", 0 0, L_000002aafb616e30;  1 drivers
v000002aafb5661d0_0 .net *"_ivl_244", 0 0, L_000002aafb615530;  1 drivers
v000002aafb565cd0_0 .net *"_ivl_246", 0 0, L_000002aafb616390;  1 drivers
v000002aafb565870_0 .net *"_ivl_248", 0 0, L_000002aafb616110;  1 drivers
v000002aafb566090_0 .net *"_ivl_250", 0 0, L_000002aafb615350;  1 drivers
v000002aafb566630_0 .net *"_ivl_252", 0 0, L_000002aafb616ed0;  1 drivers
v000002aafb566c70_0 .net *"_ivl_254", 0 0, L_000002aafb6170b0;  1 drivers
v000002aafb484580_0 .net *"_ivl_256", 0 0, L_000002aafb615490;  1 drivers
v000002aafb568de0_0 .net *"_ivl_27", 0 0, L_000002aafb59eed0;  1 drivers
v000002aafb567300_0 .net *"_ivl_29", 0 0, L_000002aafb59ef70;  1 drivers
v000002aafb568480_0 .net *"_ivl_3", 0 0, L_000002aafb59ee30;  1 drivers
v000002aafb568520_0 .net *"_ivl_30", 0 0, L_000002aafb5bde10;  1 drivers
v000002aafb568f20_0 .net *"_ivl_33", 0 0, L_000002aafb59f010;  1 drivers
v000002aafb5683e0_0 .net *"_ivl_35", 0 0, L_000002aafb59f150;  1 drivers
v000002aafb568a20_0 .net *"_ivl_36", 0 0, L_000002aafb5bd7f0;  1 drivers
v000002aafb567800_0 .net *"_ivl_39", 0 0, L_000002aafb614590;  1 drivers
v000002aafb567580_0 .net *"_ivl_41", 0 0, L_000002aafb613c30;  1 drivers
v000002aafb568ac0_0 .net *"_ivl_42", 0 0, L_000002aafb5bd2b0;  1 drivers
v000002aafb568160_0 .net *"_ivl_45", 0 0, L_000002aafb613af0;  1 drivers
v000002aafb568fc0_0 .net *"_ivl_47", 0 0, L_000002aafb614130;  1 drivers
v000002aafb5685c0_0 .net *"_ivl_48", 0 0, L_000002aafb5bcad0;  1 drivers
v000002aafb568660_0 .net *"_ivl_5", 0 0, L_000002aafb59e750;  1 drivers
v000002aafb567440_0 .net *"_ivl_51", 0 0, L_000002aafb6132d0;  1 drivers
v000002aafb567e40_0 .net *"_ivl_53", 0 0, L_000002aafb614b30;  1 drivers
v000002aafb567f80_0 .net *"_ivl_54", 0 0, L_000002aafb5bc980;  1 drivers
v000002aafb568340_0 .net *"_ivl_57", 0 0, L_000002aafb612f10;  1 drivers
v000002aafb567120_0 .net *"_ivl_59", 0 0, L_000002aafb614310;  1 drivers
v000002aafb5687a0_0 .net *"_ivl_6", 0 0, L_000002aafb5bd4e0;  1 drivers
v000002aafb5680c0_0 .net *"_ivl_60", 0 0, L_000002aafb5bca60;  1 drivers
v000002aafb5674e0_0 .net *"_ivl_63", 0 0, L_000002aafb613cd0;  1 drivers
v000002aafb568700_0 .net *"_ivl_65", 0 0, L_000002aafb612bf0;  1 drivers
v000002aafb5673a0_0 .net *"_ivl_66", 0 0, L_000002aafb5bc670;  1 drivers
v000002aafb568980_0 .net *"_ivl_69", 0 0, L_000002aafb612a10;  1 drivers
v000002aafb568840_0 .net *"_ivl_71", 0 0, L_000002aafb613ff0;  1 drivers
v000002aafb567080_0 .net *"_ivl_72", 0 0, L_000002aafb5bd550;  1 drivers
v000002aafb5688e0_0 .net *"_ivl_75", 0 0, L_000002aafb6137d0;  1 drivers
v000002aafb5696a0_0 .net *"_ivl_77", 0 0, L_000002aafb612ab0;  1 drivers
v000002aafb5679e0_0 .net *"_ivl_78", 0 0, L_000002aafb5bc6e0;  1 drivers
v000002aafb569740_0 .net *"_ivl_81", 0 0, L_000002aafb614630;  1 drivers
v000002aafb568e80_0 .net *"_ivl_83", 0 0, L_000002aafb614c70;  1 drivers
v000002aafb567620_0 .net *"_ivl_84", 0 0, L_000002aafb5bd080;  1 drivers
v000002aafb568b60_0 .net *"_ivl_87", 0 0, L_000002aafb612fb0;  1 drivers
v000002aafb568c00_0 .net *"_ivl_89", 0 0, L_000002aafb613d70;  1 drivers
v000002aafb569060_0 .net *"_ivl_9", 0 0, L_000002aafb5a0cd0;  1 drivers
v000002aafb568ca0_0 .net *"_ivl_90", 0 0, L_000002aafb5be190;  1 drivers
v000002aafb568d40_0 .net *"_ivl_93", 0 0, L_000002aafb614770;  1 drivers
v000002aafb5678a0_0 .net *"_ivl_95", 0 0, L_000002aafb612c90;  1 drivers
v000002aafb5676c0_0 .net *"_ivl_96", 0 0, L_000002aafb5bd9b0;  1 drivers
v000002aafb569100_0 .net *"_ivl_99", 0 0, L_000002aafb6149f0;  1 drivers
v000002aafb567760_0 .net "a", 31 0, v000002aafb573260_0;  alias, 1 drivers
v000002aafb567940_0 .net "b", 31 0, v000002aafb574e80_0;  alias, 1 drivers
v000002aafb567a80_0 .net "out", 0 0, L_000002aafb5bd8d0;  alias, 1 drivers
v000002aafb5671c0_0 .net "temp", 31 0, L_000002aafb613690;  1 drivers
L_000002aafb59ee30 .part v000002aafb573260_0, 0, 1;
L_000002aafb59e750 .part v000002aafb574e80_0, 0, 1;
L_000002aafb5a0cd0 .part v000002aafb573260_0, 1, 1;
L_000002aafb5a0e10 .part v000002aafb574e80_0, 1, 1;
L_000002aafb5a0eb0 .part v000002aafb573260_0, 2, 1;
L_000002aafb59e930 .part v000002aafb574e80_0, 2, 1;
L_000002aafb59f0b0 .part v000002aafb573260_0, 3, 1;
L_000002aafb59ecf0 .part v000002aafb574e80_0, 3, 1;
L_000002aafb59eed0 .part v000002aafb573260_0, 4, 1;
L_000002aafb59ef70 .part v000002aafb574e80_0, 4, 1;
L_000002aafb59f010 .part v000002aafb573260_0, 5, 1;
L_000002aafb59f150 .part v000002aafb574e80_0, 5, 1;
L_000002aafb614590 .part v000002aafb573260_0, 6, 1;
L_000002aafb613c30 .part v000002aafb574e80_0, 6, 1;
L_000002aafb613af0 .part v000002aafb573260_0, 7, 1;
L_000002aafb614130 .part v000002aafb574e80_0, 7, 1;
L_000002aafb6132d0 .part v000002aafb573260_0, 8, 1;
L_000002aafb614b30 .part v000002aafb574e80_0, 8, 1;
L_000002aafb612f10 .part v000002aafb573260_0, 9, 1;
L_000002aafb614310 .part v000002aafb574e80_0, 9, 1;
L_000002aafb613cd0 .part v000002aafb573260_0, 10, 1;
L_000002aafb612bf0 .part v000002aafb574e80_0, 10, 1;
L_000002aafb612a10 .part v000002aafb573260_0, 11, 1;
L_000002aafb613ff0 .part v000002aafb574e80_0, 11, 1;
L_000002aafb6137d0 .part v000002aafb573260_0, 12, 1;
L_000002aafb612ab0 .part v000002aafb574e80_0, 12, 1;
L_000002aafb614630 .part v000002aafb573260_0, 13, 1;
L_000002aafb614c70 .part v000002aafb574e80_0, 13, 1;
L_000002aafb612fb0 .part v000002aafb573260_0, 14, 1;
L_000002aafb613d70 .part v000002aafb574e80_0, 14, 1;
L_000002aafb614770 .part v000002aafb573260_0, 15, 1;
L_000002aafb612c90 .part v000002aafb574e80_0, 15, 1;
L_000002aafb6149f0 .part v000002aafb573260_0, 16, 1;
L_000002aafb613b90 .part v000002aafb574e80_0, 16, 1;
L_000002aafb613a50 .part v000002aafb573260_0, 17, 1;
L_000002aafb612b50 .part v000002aafb574e80_0, 17, 1;
L_000002aafb6148b0 .part v000002aafb573260_0, 18, 1;
L_000002aafb612d30 .part v000002aafb574e80_0, 18, 1;
L_000002aafb612dd0 .part v000002aafb573260_0, 19, 1;
L_000002aafb613550 .part v000002aafb574e80_0, 19, 1;
L_000002aafb613910 .part v000002aafb573260_0, 20, 1;
L_000002aafb613190 .part v000002aafb574e80_0, 20, 1;
L_000002aafb614d10 .part v000002aafb573260_0, 21, 1;
L_000002aafb613e10 .part v000002aafb574e80_0, 21, 1;
L_000002aafb612830 .part v000002aafb573260_0, 22, 1;
L_000002aafb614450 .part v000002aafb574e80_0, 22, 1;
L_000002aafb613230 .part v000002aafb573260_0, 23, 1;
L_000002aafb613eb0 .part v000002aafb574e80_0, 23, 1;
L_000002aafb614ef0 .part v000002aafb573260_0, 24, 1;
L_000002aafb613410 .part v000002aafb574e80_0, 24, 1;
L_000002aafb613f50 .part v000002aafb573260_0, 25, 1;
L_000002aafb6141d0 .part v000002aafb574e80_0, 25, 1;
L_000002aafb614810 .part v000002aafb573260_0, 26, 1;
L_000002aafb614950 .part v000002aafb574e80_0, 26, 1;
L_000002aafb613370 .part v000002aafb573260_0, 27, 1;
L_000002aafb612e70 .part v000002aafb574e80_0, 27, 1;
L_000002aafb6139b0 .part v000002aafb573260_0, 28, 1;
L_000002aafb613050 .part v000002aafb574e80_0, 28, 1;
L_000002aafb6130f0 .part v000002aafb573260_0, 29, 1;
L_000002aafb6134b0 .part v000002aafb574e80_0, 29, 1;
L_000002aafb614090 .part v000002aafb573260_0, 30, 1;
L_000002aafb6135f0 .part v000002aafb574e80_0, 30, 1;
LS_000002aafb613690_0_0 .concat8 [ 1 1 1 1], L_000002aafb5bd240, L_000002aafb5bd4e0, L_000002aafb5bcfa0, L_000002aafb5bc830;
LS_000002aafb613690_0_4 .concat8 [ 1 1 1 1], L_000002aafb5bcc20, L_000002aafb5bde10, L_000002aafb5bd7f0, L_000002aafb5bd2b0;
LS_000002aafb613690_0_8 .concat8 [ 1 1 1 1], L_000002aafb5bcad0, L_000002aafb5bc980, L_000002aafb5bca60, L_000002aafb5bc670;
LS_000002aafb613690_0_12 .concat8 [ 1 1 1 1], L_000002aafb5bd550, L_000002aafb5bc6e0, L_000002aafb5bd080, L_000002aafb5be190;
LS_000002aafb613690_0_16 .concat8 [ 1 1 1 1], L_000002aafb5bd9b0, L_000002aafb5bd0f0, L_000002aafb5bdd30, L_000002aafb5bc9f0;
LS_000002aafb613690_0_20 .concat8 [ 1 1 1 1], L_000002aafb5bd860, L_000002aafb5bdb70, L_000002aafb5bcb40, L_000002aafb5bcde0;
LS_000002aafb613690_0_24 .concat8 [ 1 1 1 1], L_000002aafb5bcec0, L_000002aafb5bdbe0, L_000002aafb5bde80, L_000002aafb5bd160;
LS_000002aafb613690_0_28 .concat8 [ 1 1 1 1], L_000002aafb5bd320, L_000002aafb5bd5c0, L_000002aafb5bd630, L_000002aafb5bdc50;
LS_000002aafb613690_1_0 .concat8 [ 4 4 4 4], LS_000002aafb613690_0_0, LS_000002aafb613690_0_4, LS_000002aafb613690_0_8, LS_000002aafb613690_0_12;
LS_000002aafb613690_1_4 .concat8 [ 4 4 4 4], LS_000002aafb613690_0_16, LS_000002aafb613690_0_20, LS_000002aafb613690_0_24, LS_000002aafb613690_0_28;
L_000002aafb613690 .concat8 [ 16 16 0 0], LS_000002aafb613690_1_0, LS_000002aafb613690_1_4;
L_000002aafb613730 .part v000002aafb573260_0, 31, 1;
L_000002aafb614270 .part v000002aafb574e80_0, 31, 1;
L_000002aafb614db0 .part L_000002aafb613690, 0, 1;
L_000002aafb613870 .part L_000002aafb613690, 1, 1;
L_000002aafb6143b0 .part L_000002aafb613690, 2, 1;
L_000002aafb6144f0 .part L_000002aafb613690, 3, 1;
L_000002aafb6146d0 .part L_000002aafb613690, 4, 1;
L_000002aafb614a90 .part L_000002aafb613690, 5, 1;
L_000002aafb614bd0 .part L_000002aafb613690, 6, 1;
L_000002aafb614e50 .part L_000002aafb613690, 7, 1;
L_000002aafb612790 .part L_000002aafb613690, 8, 1;
L_000002aafb612970 .part L_000002aafb613690, 9, 1;
L_000002aafb6128d0 .part L_000002aafb613690, 10, 1;
L_000002aafb614f90 .part L_000002aafb613690, 11, 1;
L_000002aafb6167f0 .part L_000002aafb613690, 12, 1;
L_000002aafb6175b0 .part L_000002aafb613690, 13, 1;
L_000002aafb615210 .part L_000002aafb613690, 14, 1;
L_000002aafb616890 .part L_000002aafb613690, 15, 1;
L_000002aafb6164d0 .part L_000002aafb613690, 16, 1;
L_000002aafb617650 .part L_000002aafb613690, 17, 1;
L_000002aafb6150d0 .part L_000002aafb613690, 18, 1;
L_000002aafb615fd0 .part L_000002aafb613690, 19, 1;
L_000002aafb6152b0 .part L_000002aafb613690, 20, 1;
L_000002aafb615030 .part L_000002aafb613690, 21, 1;
L_000002aafb616570 .part L_000002aafb613690, 22, 1;
L_000002aafb616430 .part L_000002aafb613690, 23, 1;
L_000002aafb616e30 .part L_000002aafb613690, 24, 1;
L_000002aafb615530 .part L_000002aafb613690, 25, 1;
L_000002aafb616390 .part L_000002aafb613690, 26, 1;
L_000002aafb616110 .part L_000002aafb613690, 27, 1;
L_000002aafb615350 .part L_000002aafb613690, 28, 1;
L_000002aafb616ed0 .part L_000002aafb613690, 29, 1;
L_000002aafb6170b0 .part L_000002aafb613690, 30, 1;
L_000002aafb615490 .part L_000002aafb613690, 31, 1;
S_000002aafb2dd8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002aafb3b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002aafb4fd0d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002aafb5bd780 .functor NOT 1, L_000002aafb5a0550, C4<0>, C4<0>, C4<0>;
v000002aafb567d00_0 .net "A", 31 0, v000002aafb573260_0;  alias, 1 drivers
v000002aafb5694c0_0 .net "ALUOP", 3 0, v000002aafb568020_0;  alias, 1 drivers
v000002aafb567da0_0 .net "B", 31 0, v000002aafb574e80_0;  alias, 1 drivers
v000002aafb569600_0 .var "CF", 0 0;
v000002aafb569560_0 .net "ZF", 0 0, L_000002aafb5bd780;  alias, 1 drivers
v000002aafb567ee0_0 .net *"_ivl_1", 0 0, L_000002aafb5a0550;  1 drivers
v000002aafb5697e0_0 .var "res", 31 0;
E_000002aafb4fd410 .event anyedge, v000002aafb5694c0_0, v000002aafb567760_0, v000002aafb567940_0, v000002aafb569600_0;
L_000002aafb5a0550 .reduce/or v000002aafb5697e0_0;
S_000002aafb2dda30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002aafb3b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002aafb56b840 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb56b878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb56b8b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb56b8e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb56b920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb56b958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb56b990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb56b9c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb56ba00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb56ba38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb56ba70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb56baa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb56bae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb56bb18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb56bb50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb56bb88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb56bbc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb56bbf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb56bc30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb56bc68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb56bca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb56bcd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb56bd10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb56bd48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb56bd80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002aafb568020_0 .var "ALU_OP", 3 0;
v000002aafb568200_0 .net "opcode", 11 0, v000002aafb573760_0;  alias, 1 drivers
E_000002aafb4fd8d0 .event anyedge, v000002aafb46eb70_0;
S_000002aafb56bdc0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002aafb576b40_0 .net "EX1_forward_to_B", 31 0, v000002aafb575e20_0;  alias, 1 drivers
v000002aafb576d20_0 .net "EX_PFC", 31 0, v000002aafb575880_0;  alias, 1 drivers
v000002aafb5759c0_0 .net "EX_PFC_to_IF", 31 0, L_000002aafb5a0690;  alias, 1 drivers
v000002aafb576e60_0 .net "alu_selA", 1 0, L_000002aafb5a1db0;  alias, 1 drivers
v000002aafb576dc0_0 .net "alu_selB", 1 0, L_000002aafb5a5690;  alias, 1 drivers
v000002aafb5766e0_0 .net "ex_haz", 31 0, v000002aafb565050_0;  alias, 1 drivers
v000002aafb576460_0 .net "id_haz", 31 0, L_000002aafb5a07d0;  alias, 1 drivers
v000002aafb576a00_0 .net "is_jr", 0 0, v000002aafb575ba0_0;  alias, 1 drivers
v000002aafb576820_0 .net "mem_haz", 31 0, L_000002aafb5be0b0;  alias, 1 drivers
v000002aafb576be0_0 .net "oper1", 31 0, L_000002aafb5a8430;  alias, 1 drivers
v000002aafb5760a0_0 .net "oper2", 31 0, L_000002aafb5be350;  alias, 1 drivers
v000002aafb576640_0 .net "pc", 31 0, v000002aafb575b00_0;  alias, 1 drivers
v000002aafb576c80_0 .net "rs1", 31 0, v000002aafb575d80_0;  alias, 1 drivers
v000002aafb575a60_0 .net "rs2_in", 31 0, v000002aafb576140_0;  alias, 1 drivers
v000002aafb5757e0_0 .net "rs2_out", 31 0, L_000002aafb5bd710;  alias, 1 drivers
v000002aafb5768c0_0 .net "store_rs2_forward", 1 0, L_000002aafb5a5910;  alias, 1 drivers
L_000002aafb5a0690 .functor MUXZ 32, v000002aafb575880_0, L_000002aafb5a8430, v000002aafb575ba0_0, C4<>;
S_000002aafb2e0140 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002aafb56bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002aafb4fd4d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002aafb5a8190 .functor NOT 1, L_000002aafb5a00f0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a8040 .functor NOT 1, L_000002aafb59f470, C4<0>, C4<0>, C4<0>;
L_000002aafb5a7cc0 .functor NOT 1, L_000002aafb59e7f0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a7e80 .functor NOT 1, L_000002aafb59f650, C4<0>, C4<0>, C4<0>;
L_000002aafb5a7f60 .functor AND 32, L_000002aafb5a7ef0, v000002aafb575d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a6de0 .functor AND 32, L_000002aafb5a74e0, L_000002aafb5be0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a82e0 .functor OR 32, L_000002aafb5a7f60, L_000002aafb5a6de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5a6d00 .functor AND 32, L_000002aafb5a6c90, v000002aafb565050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a6750 .functor OR 32, L_000002aafb5a82e0, L_000002aafb5a6d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5a8510 .functor AND 32, L_000002aafb5a8270, L_000002aafb5a07d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a8430 .functor OR 32, L_000002aafb5a6750, L_000002aafb5a8510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002aafb56ac80_0 .net *"_ivl_1", 0 0, L_000002aafb5a00f0;  1 drivers
v000002aafb56adc0_0 .net *"_ivl_13", 0 0, L_000002aafb59e7f0;  1 drivers
v000002aafb56ae60_0 .net *"_ivl_14", 0 0, L_000002aafb5a7cc0;  1 drivers
v000002aafb569920_0 .net *"_ivl_19", 0 0, L_000002aafb59e890;  1 drivers
v000002aafb569a60_0 .net *"_ivl_2", 0 0, L_000002aafb5a8190;  1 drivers
v000002aafb5708a0_0 .net *"_ivl_23", 0 0, L_000002aafb5a0870;  1 drivers
v000002aafb570800_0 .net *"_ivl_27", 0 0, L_000002aafb59f650;  1 drivers
v000002aafb570b20_0 .net *"_ivl_28", 0 0, L_000002aafb5a7e80;  1 drivers
v000002aafb570080_0 .net *"_ivl_33", 0 0, L_000002aafb59f6f0;  1 drivers
v000002aafb56f9a0_0 .net *"_ivl_37", 0 0, L_000002aafb59fbf0;  1 drivers
v000002aafb56ff40_0 .net *"_ivl_40", 31 0, L_000002aafb5a7f60;  1 drivers
v000002aafb570120_0 .net *"_ivl_42", 31 0, L_000002aafb5a6de0;  1 drivers
v000002aafb570260_0 .net *"_ivl_44", 31 0, L_000002aafb5a82e0;  1 drivers
v000002aafb56f7c0_0 .net *"_ivl_46", 31 0, L_000002aafb5a6d00;  1 drivers
v000002aafb570580_0 .net *"_ivl_48", 31 0, L_000002aafb5a6750;  1 drivers
v000002aafb5701c0_0 .net *"_ivl_50", 31 0, L_000002aafb5a8510;  1 drivers
v000002aafb56fa40_0 .net *"_ivl_7", 0 0, L_000002aafb59f470;  1 drivers
v000002aafb56fb80_0 .net *"_ivl_8", 0 0, L_000002aafb5a8040;  1 drivers
v000002aafb570300_0 .net "ina", 31 0, v000002aafb575d80_0;  alias, 1 drivers
v000002aafb570440_0 .net "inb", 31 0, L_000002aafb5be0b0;  alias, 1 drivers
v000002aafb56fae0_0 .net "inc", 31 0, v000002aafb565050_0;  alias, 1 drivers
v000002aafb5703a0_0 .net "ind", 31 0, L_000002aafb5a07d0;  alias, 1 drivers
v000002aafb5704e0_0 .net "out", 31 0, L_000002aafb5a8430;  alias, 1 drivers
v000002aafb56f860_0 .net "s0", 31 0, L_000002aafb5a7ef0;  1 drivers
v000002aafb56fc20_0 .net "s1", 31 0, L_000002aafb5a74e0;  1 drivers
v000002aafb570620_0 .net "s2", 31 0, L_000002aafb5a6c90;  1 drivers
v000002aafb56ffe0_0 .net "s3", 31 0, L_000002aafb5a8270;  1 drivers
v000002aafb5706c0_0 .net "sel", 1 0, L_000002aafb5a1db0;  alias, 1 drivers
L_000002aafb5a00f0 .part L_000002aafb5a1db0, 1, 1;
LS_000002aafb59f290_0_0 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_0_4 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_0_8 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_0_12 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_0_16 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_0_20 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_0_24 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_0_28 .concat [ 1 1 1 1], L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190, L_000002aafb5a8190;
LS_000002aafb59f290_1_0 .concat [ 4 4 4 4], LS_000002aafb59f290_0_0, LS_000002aafb59f290_0_4, LS_000002aafb59f290_0_8, LS_000002aafb59f290_0_12;
LS_000002aafb59f290_1_4 .concat [ 4 4 4 4], LS_000002aafb59f290_0_16, LS_000002aafb59f290_0_20, LS_000002aafb59f290_0_24, LS_000002aafb59f290_0_28;
L_000002aafb59f290 .concat [ 16 16 0 0], LS_000002aafb59f290_1_0, LS_000002aafb59f290_1_4;
L_000002aafb59f470 .part L_000002aafb5a1db0, 0, 1;
LS_000002aafb59f330_0_0 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_0_4 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_0_8 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_0_12 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_0_16 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_0_20 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_0_24 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_0_28 .concat [ 1 1 1 1], L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040, L_000002aafb5a8040;
LS_000002aafb59f330_1_0 .concat [ 4 4 4 4], LS_000002aafb59f330_0_0, LS_000002aafb59f330_0_4, LS_000002aafb59f330_0_8, LS_000002aafb59f330_0_12;
LS_000002aafb59f330_1_4 .concat [ 4 4 4 4], LS_000002aafb59f330_0_16, LS_000002aafb59f330_0_20, LS_000002aafb59f330_0_24, LS_000002aafb59f330_0_28;
L_000002aafb59f330 .concat [ 16 16 0 0], LS_000002aafb59f330_1_0, LS_000002aafb59f330_1_4;
L_000002aafb59e7f0 .part L_000002aafb5a1db0, 1, 1;
LS_000002aafb5a0910_0_0 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_0_4 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_0_8 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_0_12 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_0_16 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_0_20 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_0_24 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_0_28 .concat [ 1 1 1 1], L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0, L_000002aafb5a7cc0;
LS_000002aafb5a0910_1_0 .concat [ 4 4 4 4], LS_000002aafb5a0910_0_0, LS_000002aafb5a0910_0_4, LS_000002aafb5a0910_0_8, LS_000002aafb5a0910_0_12;
LS_000002aafb5a0910_1_4 .concat [ 4 4 4 4], LS_000002aafb5a0910_0_16, LS_000002aafb5a0910_0_20, LS_000002aafb5a0910_0_24, LS_000002aafb5a0910_0_28;
L_000002aafb5a0910 .concat [ 16 16 0 0], LS_000002aafb5a0910_1_0, LS_000002aafb5a0910_1_4;
L_000002aafb59e890 .part L_000002aafb5a1db0, 0, 1;
LS_000002aafb59e9d0_0_0 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_0_4 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_0_8 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_0_12 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_0_16 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_0_20 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_0_24 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_0_28 .concat [ 1 1 1 1], L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890, L_000002aafb59e890;
LS_000002aafb59e9d0_1_0 .concat [ 4 4 4 4], LS_000002aafb59e9d0_0_0, LS_000002aafb59e9d0_0_4, LS_000002aafb59e9d0_0_8, LS_000002aafb59e9d0_0_12;
LS_000002aafb59e9d0_1_4 .concat [ 4 4 4 4], LS_000002aafb59e9d0_0_16, LS_000002aafb59e9d0_0_20, LS_000002aafb59e9d0_0_24, LS_000002aafb59e9d0_0_28;
L_000002aafb59e9d0 .concat [ 16 16 0 0], LS_000002aafb59e9d0_1_0, LS_000002aafb59e9d0_1_4;
L_000002aafb5a0870 .part L_000002aafb5a1db0, 1, 1;
LS_000002aafb59f790_0_0 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_0_4 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_0_8 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_0_12 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_0_16 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_0_20 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_0_24 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_0_28 .concat [ 1 1 1 1], L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870, L_000002aafb5a0870;
LS_000002aafb59f790_1_0 .concat [ 4 4 4 4], LS_000002aafb59f790_0_0, LS_000002aafb59f790_0_4, LS_000002aafb59f790_0_8, LS_000002aafb59f790_0_12;
LS_000002aafb59f790_1_4 .concat [ 4 4 4 4], LS_000002aafb59f790_0_16, LS_000002aafb59f790_0_20, LS_000002aafb59f790_0_24, LS_000002aafb59f790_0_28;
L_000002aafb59f790 .concat [ 16 16 0 0], LS_000002aafb59f790_1_0, LS_000002aafb59f790_1_4;
L_000002aafb59f650 .part L_000002aafb5a1db0, 0, 1;
LS_000002aafb5a0050_0_0 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_0_4 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_0_8 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_0_12 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_0_16 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_0_20 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_0_24 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_0_28 .concat [ 1 1 1 1], L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80, L_000002aafb5a7e80;
LS_000002aafb5a0050_1_0 .concat [ 4 4 4 4], LS_000002aafb5a0050_0_0, LS_000002aafb5a0050_0_4, LS_000002aafb5a0050_0_8, LS_000002aafb5a0050_0_12;
LS_000002aafb5a0050_1_4 .concat [ 4 4 4 4], LS_000002aafb5a0050_0_16, LS_000002aafb5a0050_0_20, LS_000002aafb5a0050_0_24, LS_000002aafb5a0050_0_28;
L_000002aafb5a0050 .concat [ 16 16 0 0], LS_000002aafb5a0050_1_0, LS_000002aafb5a0050_1_4;
L_000002aafb59f6f0 .part L_000002aafb5a1db0, 1, 1;
LS_000002aafb59ffb0_0_0 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_0_4 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_0_8 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_0_12 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_0_16 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_0_20 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_0_24 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_0_28 .concat [ 1 1 1 1], L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0, L_000002aafb59f6f0;
LS_000002aafb59ffb0_1_0 .concat [ 4 4 4 4], LS_000002aafb59ffb0_0_0, LS_000002aafb59ffb0_0_4, LS_000002aafb59ffb0_0_8, LS_000002aafb59ffb0_0_12;
LS_000002aafb59ffb0_1_4 .concat [ 4 4 4 4], LS_000002aafb59ffb0_0_16, LS_000002aafb59ffb0_0_20, LS_000002aafb59ffb0_0_24, LS_000002aafb59ffb0_0_28;
L_000002aafb59ffb0 .concat [ 16 16 0 0], LS_000002aafb59ffb0_1_0, LS_000002aafb59ffb0_1_4;
L_000002aafb59fbf0 .part L_000002aafb5a1db0, 0, 1;
LS_000002aafb5a0410_0_0 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_0_4 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_0_8 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_0_12 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_0_16 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_0_20 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_0_24 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_0_28 .concat [ 1 1 1 1], L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0, L_000002aafb59fbf0;
LS_000002aafb5a0410_1_0 .concat [ 4 4 4 4], LS_000002aafb5a0410_0_0, LS_000002aafb5a0410_0_4, LS_000002aafb5a0410_0_8, LS_000002aafb5a0410_0_12;
LS_000002aafb5a0410_1_4 .concat [ 4 4 4 4], LS_000002aafb5a0410_0_16, LS_000002aafb5a0410_0_20, LS_000002aafb5a0410_0_24, LS_000002aafb5a0410_0_28;
L_000002aafb5a0410 .concat [ 16 16 0 0], LS_000002aafb5a0410_1_0, LS_000002aafb5a0410_1_4;
S_000002aafb2e02d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002aafb2e0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5a7ef0 .functor AND 32, L_000002aafb59f290, L_000002aafb59f330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56a5a0_0 .net "in1", 31 0, L_000002aafb59f290;  1 drivers
v000002aafb569f60_0 .net "in2", 31 0, L_000002aafb59f330;  1 drivers
v000002aafb5699c0_0 .net "out", 31 0, L_000002aafb5a7ef0;  alias, 1 drivers
S_000002aafb298200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002aafb2e0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5a74e0 .functor AND 32, L_000002aafb5a0910, L_000002aafb59e9d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56ad20_0 .net "in1", 31 0, L_000002aafb5a0910;  1 drivers
v000002aafb56a640_0 .net "in2", 31 0, L_000002aafb59e9d0;  1 drivers
v000002aafb56a000_0 .net "out", 31 0, L_000002aafb5a74e0;  alias, 1 drivers
S_000002aafb298390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002aafb2e0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5a6c90 .functor AND 32, L_000002aafb59f790, L_000002aafb5a0050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56a140_0 .net "in1", 31 0, L_000002aafb59f790;  1 drivers
v000002aafb56af00_0 .net "in2", 31 0, L_000002aafb5a0050;  1 drivers
v000002aafb56a1e0_0 .net "out", 31 0, L_000002aafb5a6c90;  alias, 1 drivers
S_000002aafb56c130 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002aafb2e0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5a8270 .functor AND 32, L_000002aafb59ffb0, L_000002aafb5a0410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56ab40_0 .net "in1", 31 0, L_000002aafb59ffb0;  1 drivers
v000002aafb56a280_0 .net "in2", 31 0, L_000002aafb5a0410;  1 drivers
v000002aafb56a460_0 .net "out", 31 0, L_000002aafb5a8270;  alias, 1 drivers
S_000002aafb56c900 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002aafb56bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002aafb4fcad0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002aafb5a8580 .functor NOT 1, L_000002aafb59fab0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a84a0 .functor NOT 1, L_000002aafb59eb10, C4<0>, C4<0>, C4<0>;
L_000002aafb5a8660 .functor NOT 1, L_000002aafb5a0190, C4<0>, C4<0>, C4<0>;
L_000002aafb4e3310 .functor NOT 1, L_000002aafb59ea70, C4<0>, C4<0>, C4<0>;
L_000002aafb5be510 .functor AND 32, L_000002aafb5a83c0, v000002aafb575e20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5be430 .functor AND 32, L_000002aafb5a85f0, L_000002aafb5be0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5be200 .functor OR 32, L_000002aafb5be510, L_000002aafb5be430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5be270 .functor AND 32, L_000002aafb5a8350, v000002aafb565050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5be2e0 .functor OR 32, L_000002aafb5be200, L_000002aafb5be270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5be3c0 .functor AND 32, L_000002aafb5be4a0, L_000002aafb5a07d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5be350 .functor OR 32, L_000002aafb5be2e0, L_000002aafb5be3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002aafb56f900_0 .net *"_ivl_1", 0 0, L_000002aafb59fab0;  1 drivers
v000002aafb56fea0_0 .net *"_ivl_13", 0 0, L_000002aafb5a0190;  1 drivers
v000002aafb56ed20_0 .net *"_ivl_14", 0 0, L_000002aafb5a8660;  1 drivers
v000002aafb56d380_0 .net *"_ivl_19", 0 0, L_000002aafb59ed90;  1 drivers
v000002aafb56e500_0 .net *"_ivl_2", 0 0, L_000002aafb5a8580;  1 drivers
v000002aafb56e140_0 .net *"_ivl_23", 0 0, L_000002aafb5a09b0;  1 drivers
v000002aafb56e460_0 .net *"_ivl_27", 0 0, L_000002aafb59ea70;  1 drivers
v000002aafb56d420_0 .net *"_ivl_28", 0 0, L_000002aafb4e3310;  1 drivers
v000002aafb56de20_0 .net *"_ivl_33", 0 0, L_000002aafb59f970;  1 drivers
v000002aafb56dce0_0 .net *"_ivl_37", 0 0, L_000002aafb5a04b0;  1 drivers
v000002aafb56e640_0 .net *"_ivl_40", 31 0, L_000002aafb5be510;  1 drivers
v000002aafb56f2c0_0 .net *"_ivl_42", 31 0, L_000002aafb5be430;  1 drivers
v000002aafb56d100_0 .net *"_ivl_44", 31 0, L_000002aafb5be200;  1 drivers
v000002aafb56da60_0 .net *"_ivl_46", 31 0, L_000002aafb5be270;  1 drivers
v000002aafb56cfc0_0 .net *"_ivl_48", 31 0, L_000002aafb5be2e0;  1 drivers
v000002aafb56e1e0_0 .net *"_ivl_50", 31 0, L_000002aafb5be3c0;  1 drivers
v000002aafb56ee60_0 .net *"_ivl_7", 0 0, L_000002aafb59eb10;  1 drivers
v000002aafb56e320_0 .net *"_ivl_8", 0 0, L_000002aafb5a84a0;  1 drivers
v000002aafb56e960_0 .net "ina", 31 0, v000002aafb575e20_0;  alias, 1 drivers
v000002aafb56d740_0 .net "inb", 31 0, L_000002aafb5be0b0;  alias, 1 drivers
v000002aafb56d4c0_0 .net "inc", 31 0, v000002aafb565050_0;  alias, 1 drivers
v000002aafb56ea00_0 .net "ind", 31 0, L_000002aafb5a07d0;  alias, 1 drivers
v000002aafb56eaa0_0 .net "out", 31 0, L_000002aafb5be350;  alias, 1 drivers
v000002aafb56dd80_0 .net "s0", 31 0, L_000002aafb5a83c0;  1 drivers
v000002aafb56ebe0_0 .net "s1", 31 0, L_000002aafb5a85f0;  1 drivers
v000002aafb56d060_0 .net "s2", 31 0, L_000002aafb5a8350;  1 drivers
v000002aafb56e280_0 .net "s3", 31 0, L_000002aafb5be4a0;  1 drivers
v000002aafb56ef00_0 .net "sel", 1 0, L_000002aafb5a5690;  alias, 1 drivers
L_000002aafb59fab0 .part L_000002aafb5a5690, 1, 1;
LS_000002aafb59fc90_0_0 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_0_4 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_0_8 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_0_12 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_0_16 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_0_20 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_0_24 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_0_28 .concat [ 1 1 1 1], L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580, L_000002aafb5a8580;
LS_000002aafb59fc90_1_0 .concat [ 4 4 4 4], LS_000002aafb59fc90_0_0, LS_000002aafb59fc90_0_4, LS_000002aafb59fc90_0_8, LS_000002aafb59fc90_0_12;
LS_000002aafb59fc90_1_4 .concat [ 4 4 4 4], LS_000002aafb59fc90_0_16, LS_000002aafb59fc90_0_20, LS_000002aafb59fc90_0_24, LS_000002aafb59fc90_0_28;
L_000002aafb59fc90 .concat [ 16 16 0 0], LS_000002aafb59fc90_1_0, LS_000002aafb59fc90_1_4;
L_000002aafb59eb10 .part L_000002aafb5a5690, 0, 1;
LS_000002aafb59f510_0_0 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_0_4 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_0_8 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_0_12 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_0_16 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_0_20 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_0_24 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_0_28 .concat [ 1 1 1 1], L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0, L_000002aafb5a84a0;
LS_000002aafb59f510_1_0 .concat [ 4 4 4 4], LS_000002aafb59f510_0_0, LS_000002aafb59f510_0_4, LS_000002aafb59f510_0_8, LS_000002aafb59f510_0_12;
LS_000002aafb59f510_1_4 .concat [ 4 4 4 4], LS_000002aafb59f510_0_16, LS_000002aafb59f510_0_20, LS_000002aafb59f510_0_24, LS_000002aafb59f510_0_28;
L_000002aafb59f510 .concat [ 16 16 0 0], LS_000002aafb59f510_1_0, LS_000002aafb59f510_1_4;
L_000002aafb5a0190 .part L_000002aafb5a5690, 1, 1;
LS_000002aafb59f830_0_0 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_0_4 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_0_8 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_0_12 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_0_16 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_0_20 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_0_24 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_0_28 .concat [ 1 1 1 1], L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660, L_000002aafb5a8660;
LS_000002aafb59f830_1_0 .concat [ 4 4 4 4], LS_000002aafb59f830_0_0, LS_000002aafb59f830_0_4, LS_000002aafb59f830_0_8, LS_000002aafb59f830_0_12;
LS_000002aafb59f830_1_4 .concat [ 4 4 4 4], LS_000002aafb59f830_0_16, LS_000002aafb59f830_0_20, LS_000002aafb59f830_0_24, LS_000002aafb59f830_0_28;
L_000002aafb59f830 .concat [ 16 16 0 0], LS_000002aafb59f830_1_0, LS_000002aafb59f830_1_4;
L_000002aafb59ed90 .part L_000002aafb5a5690, 0, 1;
LS_000002aafb59f8d0_0_0 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_0_4 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_0_8 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_0_12 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_0_16 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_0_20 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_0_24 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_0_28 .concat [ 1 1 1 1], L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90, L_000002aafb59ed90;
LS_000002aafb59f8d0_1_0 .concat [ 4 4 4 4], LS_000002aafb59f8d0_0_0, LS_000002aafb59f8d0_0_4, LS_000002aafb59f8d0_0_8, LS_000002aafb59f8d0_0_12;
LS_000002aafb59f8d0_1_4 .concat [ 4 4 4 4], LS_000002aafb59f8d0_0_16, LS_000002aafb59f8d0_0_20, LS_000002aafb59f8d0_0_24, LS_000002aafb59f8d0_0_28;
L_000002aafb59f8d0 .concat [ 16 16 0 0], LS_000002aafb59f8d0_1_0, LS_000002aafb59f8d0_1_4;
L_000002aafb5a09b0 .part L_000002aafb5a5690, 1, 1;
LS_000002aafb59fd30_0_0 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_0_4 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_0_8 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_0_12 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_0_16 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_0_20 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_0_24 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_0_28 .concat [ 1 1 1 1], L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0, L_000002aafb5a09b0;
LS_000002aafb59fd30_1_0 .concat [ 4 4 4 4], LS_000002aafb59fd30_0_0, LS_000002aafb59fd30_0_4, LS_000002aafb59fd30_0_8, LS_000002aafb59fd30_0_12;
LS_000002aafb59fd30_1_4 .concat [ 4 4 4 4], LS_000002aafb59fd30_0_16, LS_000002aafb59fd30_0_20, LS_000002aafb59fd30_0_24, LS_000002aafb59fd30_0_28;
L_000002aafb59fd30 .concat [ 16 16 0 0], LS_000002aafb59fd30_1_0, LS_000002aafb59fd30_1_4;
L_000002aafb59ea70 .part L_000002aafb5a5690, 0, 1;
LS_000002aafb5a05f0_0_0 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_0_4 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_0_8 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_0_12 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_0_16 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_0_20 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_0_24 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_0_28 .concat [ 1 1 1 1], L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310, L_000002aafb4e3310;
LS_000002aafb5a05f0_1_0 .concat [ 4 4 4 4], LS_000002aafb5a05f0_0_0, LS_000002aafb5a05f0_0_4, LS_000002aafb5a05f0_0_8, LS_000002aafb5a05f0_0_12;
LS_000002aafb5a05f0_1_4 .concat [ 4 4 4 4], LS_000002aafb5a05f0_0_16, LS_000002aafb5a05f0_0_20, LS_000002aafb5a05f0_0_24, LS_000002aafb5a05f0_0_28;
L_000002aafb5a05f0 .concat [ 16 16 0 0], LS_000002aafb5a05f0_1_0, LS_000002aafb5a05f0_1_4;
L_000002aafb59f970 .part L_000002aafb5a5690, 1, 1;
LS_000002aafb5a0230_0_0 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_0_4 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_0_8 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_0_12 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_0_16 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_0_20 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_0_24 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_0_28 .concat [ 1 1 1 1], L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970, L_000002aafb59f970;
LS_000002aafb5a0230_1_0 .concat [ 4 4 4 4], LS_000002aafb5a0230_0_0, LS_000002aafb5a0230_0_4, LS_000002aafb5a0230_0_8, LS_000002aafb5a0230_0_12;
LS_000002aafb5a0230_1_4 .concat [ 4 4 4 4], LS_000002aafb5a0230_0_16, LS_000002aafb5a0230_0_20, LS_000002aafb5a0230_0_24, LS_000002aafb5a0230_0_28;
L_000002aafb5a0230 .concat [ 16 16 0 0], LS_000002aafb5a0230_1_0, LS_000002aafb5a0230_1_4;
L_000002aafb5a04b0 .part L_000002aafb5a5690, 0, 1;
LS_000002aafb59fa10_0_0 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_0_4 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_0_8 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_0_12 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_0_16 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_0_20 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_0_24 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_0_28 .concat [ 1 1 1 1], L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0, L_000002aafb5a04b0;
LS_000002aafb59fa10_1_0 .concat [ 4 4 4 4], LS_000002aafb59fa10_0_0, LS_000002aafb59fa10_0_4, LS_000002aafb59fa10_0_8, LS_000002aafb59fa10_0_12;
LS_000002aafb59fa10_1_4 .concat [ 4 4 4 4], LS_000002aafb59fa10_0_16, LS_000002aafb59fa10_0_20, LS_000002aafb59fa10_0_24, LS_000002aafb59fa10_0_28;
L_000002aafb59fa10 .concat [ 16 16 0 0], LS_000002aafb59fa10_1_0, LS_000002aafb59fa10_1_4;
S_000002aafb56ca90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002aafb56c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5a83c0 .functor AND 32, L_000002aafb59fc90, L_000002aafb59f510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb570940_0 .net "in1", 31 0, L_000002aafb59fc90;  1 drivers
v000002aafb5709e0_0 .net "in2", 31 0, L_000002aafb59f510;  1 drivers
v000002aafb570760_0 .net "out", 31 0, L_000002aafb5a83c0;  alias, 1 drivers
S_000002aafb56c2c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002aafb56c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5a85f0 .functor AND 32, L_000002aafb59f830, L_000002aafb59f8d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56fd60_0 .net "in1", 31 0, L_000002aafb59f830;  1 drivers
v000002aafb570a80_0 .net "in2", 31 0, L_000002aafb59f8d0;  1 drivers
v000002aafb570bc0_0 .net "out", 31 0, L_000002aafb5a85f0;  alias, 1 drivers
S_000002aafb56cdb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002aafb56c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5a8350 .functor AND 32, L_000002aafb59fd30, L_000002aafb5a05f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb570c60_0 .net "in1", 31 0, L_000002aafb59fd30;  1 drivers
v000002aafb570d00_0 .net "in2", 31 0, L_000002aafb5a05f0;  1 drivers
v000002aafb56fcc0_0 .net "out", 31 0, L_000002aafb5a8350;  alias, 1 drivers
S_000002aafb56c5e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002aafb56c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5be4a0 .functor AND 32, L_000002aafb5a0230, L_000002aafb59fa10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb570da0_0 .net "in1", 31 0, L_000002aafb5a0230;  1 drivers
v000002aafb570e40_0 .net "in2", 31 0, L_000002aafb59fa10;  1 drivers
v000002aafb56fe00_0 .net "out", 31 0, L_000002aafb5be4a0;  alias, 1 drivers
S_000002aafb56c450 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002aafb56bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002aafb4fd650 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002aafb5bd6a0 .functor NOT 1, L_000002aafb5a0a50, C4<0>, C4<0>, C4<0>;
L_000002aafb5bce50 .functor NOT 1, L_000002aafb59f3d0, C4<0>, C4<0>, C4<0>;
L_000002aafb5bc600 .functor NOT 1, L_000002aafb59fdd0, C4<0>, C4<0>, C4<0>;
L_000002aafb5bd010 .functor NOT 1, L_000002aafb59ff10, C4<0>, C4<0>, C4<0>;
L_000002aafb5bc7c0 .functor AND 32, L_000002aafb5bc750, v000002aafb576140_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5bcd00 .functor AND 32, L_000002aafb5bc8a0, L_000002aafb5be0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5bcc90 .functor OR 32, L_000002aafb5bc7c0, L_000002aafb5bcd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5bda20 .functor AND 32, L_000002aafb5bcbb0, v000002aafb565050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5bc910 .functor OR 32, L_000002aafb5bcc90, L_000002aafb5bda20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5be120 .functor AND 32, L_000002aafb5bcf30, L_000002aafb5a07d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5bd710 .functor OR 32, L_000002aafb5bc910, L_000002aafb5be120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002aafb56f680_0 .net *"_ivl_1", 0 0, L_000002aafb5a0a50;  1 drivers
v000002aafb56e5a0_0 .net *"_ivl_13", 0 0, L_000002aafb59fdd0;  1 drivers
v000002aafb56f040_0 .net *"_ivl_14", 0 0, L_000002aafb5bc600;  1 drivers
v000002aafb56d920_0 .net *"_ivl_19", 0 0, L_000002aafb59ebb0;  1 drivers
v000002aafb56f0e0_0 .net *"_ivl_2", 0 0, L_000002aafb5bd6a0;  1 drivers
v000002aafb56d2e0_0 .net *"_ivl_23", 0 0, L_000002aafb5a0af0;  1 drivers
v000002aafb56f360_0 .net *"_ivl_27", 0 0, L_000002aafb59ff10;  1 drivers
v000002aafb56f400_0 .net *"_ivl_28", 0 0, L_000002aafb5bd010;  1 drivers
v000002aafb56f540_0 .net *"_ivl_33", 0 0, L_000002aafb5a02d0;  1 drivers
v000002aafb56f4a0_0 .net *"_ivl_37", 0 0, L_000002aafb5a0c30;  1 drivers
v000002aafb56f720_0 .net *"_ivl_40", 31 0, L_000002aafb5bc7c0;  1 drivers
v000002aafb56d6a0_0 .net *"_ivl_42", 31 0, L_000002aafb5bcd00;  1 drivers
v000002aafb56db00_0 .net *"_ivl_44", 31 0, L_000002aafb5bcc90;  1 drivers
v000002aafb56e6e0_0 .net *"_ivl_46", 31 0, L_000002aafb5bda20;  1 drivers
v000002aafb56e780_0 .net *"_ivl_48", 31 0, L_000002aafb5bc910;  1 drivers
v000002aafb56d7e0_0 .net *"_ivl_50", 31 0, L_000002aafb5be120;  1 drivers
v000002aafb56d880_0 .net *"_ivl_7", 0 0, L_000002aafb59f3d0;  1 drivers
v000002aafb56e820_0 .net *"_ivl_8", 0 0, L_000002aafb5bce50;  1 drivers
v000002aafb56d9c0_0 .net "ina", 31 0, v000002aafb576140_0;  alias, 1 drivers
v000002aafb56dba0_0 .net "inb", 31 0, L_000002aafb5be0b0;  alias, 1 drivers
v000002aafb56e8c0_0 .net "inc", 31 0, v000002aafb565050_0;  alias, 1 drivers
v000002aafb56dc40_0 .net "ind", 31 0, L_000002aafb5a07d0;  alias, 1 drivers
v000002aafb56dec0_0 .net "out", 31 0, L_000002aafb5bd710;  alias, 1 drivers
v000002aafb56df60_0 .net "s0", 31 0, L_000002aafb5bc750;  1 drivers
v000002aafb56e000_0 .net "s1", 31 0, L_000002aafb5bc8a0;  1 drivers
v000002aafb56e0a0_0 .net "s2", 31 0, L_000002aafb5bcbb0;  1 drivers
v000002aafb5763c0_0 .net "s3", 31 0, L_000002aafb5bcf30;  1 drivers
v000002aafb575ce0_0 .net "sel", 1 0, L_000002aafb5a5910;  alias, 1 drivers
L_000002aafb5a0a50 .part L_000002aafb5a5910, 1, 1;
LS_000002aafb5a0730_0_0 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_0_4 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_0_8 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_0_12 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_0_16 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_0_20 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_0_24 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_0_28 .concat [ 1 1 1 1], L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0, L_000002aafb5bd6a0;
LS_000002aafb5a0730_1_0 .concat [ 4 4 4 4], LS_000002aafb5a0730_0_0, LS_000002aafb5a0730_0_4, LS_000002aafb5a0730_0_8, LS_000002aafb5a0730_0_12;
LS_000002aafb5a0730_1_4 .concat [ 4 4 4 4], LS_000002aafb5a0730_0_16, LS_000002aafb5a0730_0_20, LS_000002aafb5a0730_0_24, LS_000002aafb5a0730_0_28;
L_000002aafb5a0730 .concat [ 16 16 0 0], LS_000002aafb5a0730_1_0, LS_000002aafb5a0730_1_4;
L_000002aafb59f3d0 .part L_000002aafb5a5910, 0, 1;
LS_000002aafb5a0b90_0_0 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_0_4 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_0_8 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_0_12 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_0_16 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_0_20 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_0_24 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_0_28 .concat [ 1 1 1 1], L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50, L_000002aafb5bce50;
LS_000002aafb5a0b90_1_0 .concat [ 4 4 4 4], LS_000002aafb5a0b90_0_0, LS_000002aafb5a0b90_0_4, LS_000002aafb5a0b90_0_8, LS_000002aafb5a0b90_0_12;
LS_000002aafb5a0b90_1_4 .concat [ 4 4 4 4], LS_000002aafb5a0b90_0_16, LS_000002aafb5a0b90_0_20, LS_000002aafb5a0b90_0_24, LS_000002aafb5a0b90_0_28;
L_000002aafb5a0b90 .concat [ 16 16 0 0], LS_000002aafb5a0b90_1_0, LS_000002aafb5a0b90_1_4;
L_000002aafb59fdd0 .part L_000002aafb5a5910, 1, 1;
LS_000002aafb59f1f0_0_0 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_0_4 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_0_8 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_0_12 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_0_16 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_0_20 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_0_24 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_0_28 .concat [ 1 1 1 1], L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600, L_000002aafb5bc600;
LS_000002aafb59f1f0_1_0 .concat [ 4 4 4 4], LS_000002aafb59f1f0_0_0, LS_000002aafb59f1f0_0_4, LS_000002aafb59f1f0_0_8, LS_000002aafb59f1f0_0_12;
LS_000002aafb59f1f0_1_4 .concat [ 4 4 4 4], LS_000002aafb59f1f0_0_16, LS_000002aafb59f1f0_0_20, LS_000002aafb59f1f0_0_24, LS_000002aafb59f1f0_0_28;
L_000002aafb59f1f0 .concat [ 16 16 0 0], LS_000002aafb59f1f0_1_0, LS_000002aafb59f1f0_1_4;
L_000002aafb59ebb0 .part L_000002aafb5a5910, 0, 1;
LS_000002aafb59fb50_0_0 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_0_4 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_0_8 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_0_12 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_0_16 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_0_20 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_0_24 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_0_28 .concat [ 1 1 1 1], L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0, L_000002aafb59ebb0;
LS_000002aafb59fb50_1_0 .concat [ 4 4 4 4], LS_000002aafb59fb50_0_0, LS_000002aafb59fb50_0_4, LS_000002aafb59fb50_0_8, LS_000002aafb59fb50_0_12;
LS_000002aafb59fb50_1_4 .concat [ 4 4 4 4], LS_000002aafb59fb50_0_16, LS_000002aafb59fb50_0_20, LS_000002aafb59fb50_0_24, LS_000002aafb59fb50_0_28;
L_000002aafb59fb50 .concat [ 16 16 0 0], LS_000002aafb59fb50_1_0, LS_000002aafb59fb50_1_4;
L_000002aafb5a0af0 .part L_000002aafb5a5910, 1, 1;
LS_000002aafb59fe70_0_0 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_0_4 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_0_8 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_0_12 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_0_16 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_0_20 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_0_24 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_0_28 .concat [ 1 1 1 1], L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0, L_000002aafb5a0af0;
LS_000002aafb59fe70_1_0 .concat [ 4 4 4 4], LS_000002aafb59fe70_0_0, LS_000002aafb59fe70_0_4, LS_000002aafb59fe70_0_8, LS_000002aafb59fe70_0_12;
LS_000002aafb59fe70_1_4 .concat [ 4 4 4 4], LS_000002aafb59fe70_0_16, LS_000002aafb59fe70_0_20, LS_000002aafb59fe70_0_24, LS_000002aafb59fe70_0_28;
L_000002aafb59fe70 .concat [ 16 16 0 0], LS_000002aafb59fe70_1_0, LS_000002aafb59fe70_1_4;
L_000002aafb59ff10 .part L_000002aafb5a5910, 0, 1;
LS_000002aafb59f5b0_0_0 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_0_4 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_0_8 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_0_12 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_0_16 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_0_20 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_0_24 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_0_28 .concat [ 1 1 1 1], L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010, L_000002aafb5bd010;
LS_000002aafb59f5b0_1_0 .concat [ 4 4 4 4], LS_000002aafb59f5b0_0_0, LS_000002aafb59f5b0_0_4, LS_000002aafb59f5b0_0_8, LS_000002aafb59f5b0_0_12;
LS_000002aafb59f5b0_1_4 .concat [ 4 4 4 4], LS_000002aafb59f5b0_0_16, LS_000002aafb59f5b0_0_20, LS_000002aafb59f5b0_0_24, LS_000002aafb59f5b0_0_28;
L_000002aafb59f5b0 .concat [ 16 16 0 0], LS_000002aafb59f5b0_1_0, LS_000002aafb59f5b0_1_4;
L_000002aafb5a02d0 .part L_000002aafb5a5910, 1, 1;
LS_000002aafb5a0370_0_0 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_0_4 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_0_8 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_0_12 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_0_16 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_0_20 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_0_24 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_0_28 .concat [ 1 1 1 1], L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0, L_000002aafb5a02d0;
LS_000002aafb5a0370_1_0 .concat [ 4 4 4 4], LS_000002aafb5a0370_0_0, LS_000002aafb5a0370_0_4, LS_000002aafb5a0370_0_8, LS_000002aafb5a0370_0_12;
LS_000002aafb5a0370_1_4 .concat [ 4 4 4 4], LS_000002aafb5a0370_0_16, LS_000002aafb5a0370_0_20, LS_000002aafb5a0370_0_24, LS_000002aafb5a0370_0_28;
L_000002aafb5a0370 .concat [ 16 16 0 0], LS_000002aafb5a0370_1_0, LS_000002aafb5a0370_1_4;
L_000002aafb5a0c30 .part L_000002aafb5a5910, 0, 1;
LS_000002aafb59ec50_0_0 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_0_4 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_0_8 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_0_12 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_0_16 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_0_20 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_0_24 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_0_28 .concat [ 1 1 1 1], L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30, L_000002aafb5a0c30;
LS_000002aafb59ec50_1_0 .concat [ 4 4 4 4], LS_000002aafb59ec50_0_0, LS_000002aafb59ec50_0_4, LS_000002aafb59ec50_0_8, LS_000002aafb59ec50_0_12;
LS_000002aafb59ec50_1_4 .concat [ 4 4 4 4], LS_000002aafb59ec50_0_16, LS_000002aafb59ec50_0_20, LS_000002aafb59ec50_0_24, LS_000002aafb59ec50_0_28;
L_000002aafb59ec50 .concat [ 16 16 0 0], LS_000002aafb59ec50_1_0, LS_000002aafb59ec50_1_4;
S_000002aafb56c770 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002aafb56c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5bc750 .functor AND 32, L_000002aafb5a0730, L_000002aafb5a0b90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56eb40_0 .net "in1", 31 0, L_000002aafb5a0730;  1 drivers
v000002aafb56f5e0_0 .net "in2", 31 0, L_000002aafb5a0b90;  1 drivers
v000002aafb56e3c0_0 .net "out", 31 0, L_000002aafb5bc750;  alias, 1 drivers
S_000002aafb56cc20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002aafb56c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5bc8a0 .functor AND 32, L_000002aafb59f1f0, L_000002aafb59fb50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56f220_0 .net "in1", 31 0, L_000002aafb59f1f0;  1 drivers
v000002aafb56f180_0 .net "in2", 31 0, L_000002aafb59fb50;  1 drivers
v000002aafb56efa0_0 .net "out", 31 0, L_000002aafb5bc8a0;  alias, 1 drivers
S_000002aafb56bfa0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002aafb56c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5bcbb0 .functor AND 32, L_000002aafb59fe70, L_000002aafb59f5b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56ec80_0 .net "in1", 31 0, L_000002aafb59fe70;  1 drivers
v000002aafb56d1a0_0 .net "in2", 31 0, L_000002aafb59f5b0;  1 drivers
v000002aafb56d240_0 .net "out", 31 0, L_000002aafb5bcbb0;  alias, 1 drivers
S_000002aafb5725a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002aafb56c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002aafb5bcf30 .functor AND 32, L_000002aafb5a0370, L_000002aafb59ec50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002aafb56d560_0 .net "in1", 31 0, L_000002aafb5a0370;  1 drivers
v000002aafb56edc0_0 .net "in2", 31 0, L_000002aafb59ec50;  1 drivers
v000002aafb56d600_0 .net "out", 31 0, L_000002aafb5bcf30;  alias, 1 drivers
S_000002aafb571f60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002aafb576f90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb576fc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb577000 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb577038 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb577070 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb5770a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb5770e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb577118 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb577150 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb577188 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb5771c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb5771f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb577230 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb577268 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb5772a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb5772d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb577310 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb577348 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb577380 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb5773b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb5773f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb577428 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb577460 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb577498 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb5774d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002aafb575b00_0 .var "EX1_PC", 31 0;
v000002aafb575880_0 .var "EX1_PFC", 31 0;
v000002aafb575e20_0 .var "EX1_forward_to_B", 31 0;
v000002aafb575ec0_0 .var "EX1_is_beq", 0 0;
v000002aafb576280_0 .var "EX1_is_bne", 0 0;
v000002aafb576320_0 .var "EX1_is_jal", 0 0;
v000002aafb575ba0_0 .var "EX1_is_jr", 0 0;
v000002aafb576500_0 .var "EX1_is_oper2_immed", 0 0;
v000002aafb575f60_0 .var "EX1_memread", 0 0;
v000002aafb5765a0_0 .var "EX1_memwrite", 0 0;
v000002aafb575920_0 .var "EX1_opcode", 11 0;
v000002aafb576780_0 .var "EX1_predicted", 0 0;
v000002aafb576960_0 .var "EX1_rd_ind", 4 0;
v000002aafb576aa0_0 .var "EX1_rd_indzero", 0 0;
v000002aafb575c40_0 .var "EX1_regwrite", 0 0;
v000002aafb575d80_0 .var "EX1_rs1", 31 0;
v000002aafb576000_0 .var "EX1_rs1_ind", 4 0;
v000002aafb576140_0 .var "EX1_rs2", 31 0;
v000002aafb5761e0_0 .var "EX1_rs2_ind", 4 0;
v000002aafb574980_0 .net "FLUSH", 0 0, v000002aafb57aa70_0;  alias, 1 drivers
v000002aafb573d00_0 .net "ID_PC", 31 0, v000002aafb579fd0_0;  alias, 1 drivers
v000002aafb574fc0_0 .net "ID_PFC_to_EX", 31 0, L_000002aafb5a5e10;  alias, 1 drivers
v000002aafb574a20_0 .net "ID_forward_to_B", 31 0, L_000002aafb5a4650;  alias, 1 drivers
v000002aafb574340_0 .net "ID_is_beq", 0 0, L_000002aafb5a5c30;  alias, 1 drivers
v000002aafb573ee0_0 .net "ID_is_bne", 0 0, L_000002aafb5a5cd0;  alias, 1 drivers
v000002aafb574ac0_0 .net "ID_is_jal", 0 0, L_000002aafb5a5ff0;  alias, 1 drivers
v000002aafb5733a0_0 .net "ID_is_jr", 0 0, L_000002aafb5a4010;  alias, 1 drivers
v000002aafb575420_0 .net "ID_is_oper2_immed", 0 0, L_000002aafb5a7470;  alias, 1 drivers
v000002aafb573f80_0 .net "ID_memread", 0 0, L_000002aafb5a6270;  alias, 1 drivers
v000002aafb574020_0 .net "ID_memwrite", 0 0, L_000002aafb5a63b0;  alias, 1 drivers
v000002aafb5754c0_0 .net "ID_opcode", 11 0, v000002aafb58d280_0;  alias, 1 drivers
v000002aafb574c00_0 .net "ID_predicted", 0 0, v000002aafb57c2d0_0;  alias, 1 drivers
v000002aafb575600_0 .net "ID_rd_ind", 4 0, v000002aafb58d000_0;  alias, 1 drivers
v000002aafb574520_0 .net "ID_rd_indzero", 0 0, L_000002aafb5a6450;  1 drivers
v000002aafb5740c0_0 .net "ID_regwrite", 0 0, L_000002aafb5a6630;  alias, 1 drivers
v000002aafb574200_0 .net "ID_rs1", 31 0, v000002aafb57f390_0;  alias, 1 drivers
v000002aafb573a80_0 .net "ID_rs1_ind", 4 0, v000002aafb58e4a0_0;  alias, 1 drivers
v000002aafb573120_0 .net "ID_rs2", 31 0, v000002aafb57f610_0;  alias, 1 drivers
v000002aafb574160_0 .net "ID_rs2_ind", 4 0, v000002aafb58e860_0;  alias, 1 drivers
v000002aafb5731c0_0 .net "clk", 0 0, L_000002aafb5a72b0;  1 drivers
v000002aafb573440_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
E_000002aafb4fca90 .event posedge, v000002aafb564790_0, v000002aafb5731c0_0;
S_000002aafb571ab0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002aafb577510 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb577548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb577580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb5775b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb5775f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb577628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb577660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb577698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb5776d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb577708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb577740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb577778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb5777b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb5777e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb577820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb577858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb577890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb5778c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb577900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb577938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb577970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb5779a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb5779e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb577a18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb577a50 .param/l "xori" 0 9 12, C4<001110000000>;
v000002aafb5745c0_0 .net "EX1_ALU_OPER1", 31 0, L_000002aafb5a8430;  alias, 1 drivers
v000002aafb5742a0_0 .net "EX1_ALU_OPER2", 31 0, L_000002aafb5be350;  alias, 1 drivers
v000002aafb575560_0 .net "EX1_PC", 31 0, v000002aafb575b00_0;  alias, 1 drivers
v000002aafb5743e0_0 .net "EX1_PFC_to_IF", 31 0, L_000002aafb5a0690;  alias, 1 drivers
v000002aafb573300_0 .net "EX1_forward_to_B", 31 0, v000002aafb575e20_0;  alias, 1 drivers
v000002aafb574b60_0 .net "EX1_is_beq", 0 0, v000002aafb575ec0_0;  alias, 1 drivers
v000002aafb574480_0 .net "EX1_is_bne", 0 0, v000002aafb576280_0;  alias, 1 drivers
v000002aafb5756a0_0 .net "EX1_is_jal", 0 0, v000002aafb576320_0;  alias, 1 drivers
v000002aafb573580_0 .net "EX1_is_jr", 0 0, v000002aafb575ba0_0;  alias, 1 drivers
v000002aafb575060_0 .net "EX1_is_oper2_immed", 0 0, v000002aafb576500_0;  alias, 1 drivers
v000002aafb574660_0 .net "EX1_memread", 0 0, v000002aafb575f60_0;  alias, 1 drivers
v000002aafb575100_0 .net "EX1_memwrite", 0 0, v000002aafb5765a0_0;  alias, 1 drivers
v000002aafb574ca0_0 .net "EX1_opcode", 11 0, v000002aafb575920_0;  alias, 1 drivers
v000002aafb5751a0_0 .net "EX1_predicted", 0 0, v000002aafb576780_0;  alias, 1 drivers
v000002aafb574700_0 .net "EX1_rd_ind", 4 0, v000002aafb576960_0;  alias, 1 drivers
v000002aafb574d40_0 .net "EX1_rd_indzero", 0 0, v000002aafb576aa0_0;  alias, 1 drivers
v000002aafb5734e0_0 .net "EX1_regwrite", 0 0, v000002aafb575c40_0;  alias, 1 drivers
v000002aafb573da0_0 .net "EX1_rs1", 31 0, v000002aafb575d80_0;  alias, 1 drivers
v000002aafb573620_0 .net "EX1_rs1_ind", 4 0, v000002aafb576000_0;  alias, 1 drivers
v000002aafb575740_0 .net "EX1_rs2_ind", 4 0, v000002aafb5761e0_0;  alias, 1 drivers
v000002aafb574de0_0 .net "EX1_rs2_out", 31 0, L_000002aafb5bd710;  alias, 1 drivers
v000002aafb573260_0 .var "EX2_ALU_OPER1", 31 0;
v000002aafb574e80_0 .var "EX2_ALU_OPER2", 31 0;
v000002aafb5747a0_0 .var "EX2_PC", 31 0;
v000002aafb573b20_0 .var "EX2_PFC_to_IF", 31 0;
v000002aafb5736c0_0 .var "EX2_forward_to_B", 31 0;
v000002aafb574840_0 .var "EX2_is_beq", 0 0;
v000002aafb5748e0_0 .var "EX2_is_bne", 0 0;
v000002aafb574f20_0 .var "EX2_is_jal", 0 0;
v000002aafb573080_0 .var "EX2_is_jr", 0 0;
v000002aafb573e40_0 .var "EX2_is_oper2_immed", 0 0;
v000002aafb575240_0 .var "EX2_memread", 0 0;
v000002aafb5752e0_0 .var "EX2_memwrite", 0 0;
v000002aafb573760_0 .var "EX2_opcode", 11 0;
v000002aafb573940_0 .var "EX2_predicted", 0 0;
v000002aafb575380_0 .var "EX2_rd_ind", 4 0;
v000002aafb573800_0 .var "EX2_rd_indzero", 0 0;
v000002aafb572fe0_0 .var "EX2_regwrite", 0 0;
v000002aafb5738a0_0 .var "EX2_rs1", 31 0;
v000002aafb5739e0_0 .var "EX2_rs1_ind", 4 0;
v000002aafb573bc0_0 .var "EX2_rs2_ind", 4 0;
v000002aafb573c60_0 .var "EX2_rs2_out", 31 0;
v000002aafb57a2f0_0 .net "FLUSH", 0 0, v000002aafb57c690_0;  alias, 1 drivers
v000002aafb57b1f0_0 .net "clk", 0 0, L_000002aafb5bcd70;  1 drivers
v000002aafb57c230_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
E_000002aafb4fcd50 .event posedge, v000002aafb564790_0, v000002aafb57b1f0_0;
S_000002aafb5720f0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002aafb57faa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb57fad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb57fb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb57fb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb57fb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb57fbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb57fbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb57fc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb57fc60 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb57fc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb57fcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb57fd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb57fd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb57fd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb57fdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb57fde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb57fe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb57fe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb57fe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb57fec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb57ff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb57ff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb57ff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb57ffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb57ffe0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002aafb5a67c0 .functor OR 1, L_000002aafb5a5c30, L_000002aafb5a5cd0, C4<0>, C4<0>;
L_000002aafb5a7630 .functor AND 1, L_000002aafb5a67c0, L_000002aafb5a7860, C4<1>, C4<1>;
L_000002aafb5a77f0 .functor OR 1, L_000002aafb5a5c30, L_000002aafb5a5cd0, C4<0>, C4<0>;
L_000002aafb5a6830 .functor AND 1, L_000002aafb5a77f0, L_000002aafb5a7860, C4<1>, C4<1>;
L_000002aafb5a7a20 .functor OR 1, L_000002aafb5a5c30, L_000002aafb5a5cd0, C4<0>, C4<0>;
L_000002aafb5a6ad0 .functor AND 1, L_000002aafb5a7a20, v000002aafb57c2d0_0, C4<1>, C4<1>;
v000002aafb579490_0 .net "EX1_memread", 0 0, v000002aafb575f60_0;  alias, 1 drivers
v000002aafb578810_0 .net "EX1_opcode", 11 0, v000002aafb575920_0;  alias, 1 drivers
v000002aafb579ad0_0 .net "EX1_rd_ind", 4 0, v000002aafb576960_0;  alias, 1 drivers
v000002aafb579530_0 .net "EX1_rd_indzero", 0 0, v000002aafb576aa0_0;  alias, 1 drivers
v000002aafb578590_0 .net "EX2_memread", 0 0, v000002aafb575240_0;  alias, 1 drivers
v000002aafb578e50_0 .net "EX2_opcode", 11 0, v000002aafb573760_0;  alias, 1 drivers
v000002aafb5789f0_0 .net "EX2_rd_ind", 4 0, v000002aafb575380_0;  alias, 1 drivers
v000002aafb5795d0_0 .net "EX2_rd_indzero", 0 0, v000002aafb573800_0;  alias, 1 drivers
v000002aafb577eb0_0 .net "ID_EX1_flush", 0 0, v000002aafb57aa70_0;  alias, 1 drivers
v000002aafb5788b0_0 .net "ID_EX2_flush", 0 0, v000002aafb57c690_0;  alias, 1 drivers
v000002aafb577f50_0 .net "ID_is_beq", 0 0, L_000002aafb5a5c30;  alias, 1 drivers
v000002aafb578630_0 .net "ID_is_bne", 0 0, L_000002aafb5a5cd0;  alias, 1 drivers
v000002aafb578db0_0 .net "ID_is_j", 0 0, L_000002aafb5a6130;  alias, 1 drivers
v000002aafb579710_0 .net "ID_is_jal", 0 0, L_000002aafb5a5ff0;  alias, 1 drivers
v000002aafb57a110_0 .net "ID_is_jr", 0 0, L_000002aafb5a4010;  alias, 1 drivers
v000002aafb579210_0 .net "ID_opcode", 11 0, v000002aafb58d280_0;  alias, 1 drivers
v000002aafb579850_0 .net "ID_rs1_ind", 4 0, v000002aafb58e4a0_0;  alias, 1 drivers
v000002aafb578d10_0 .net "ID_rs2_ind", 4 0, v000002aafb58e860_0;  alias, 1 drivers
v000002aafb579170_0 .net "IF_ID_flush", 0 0, v000002aafb57caf0_0;  alias, 1 drivers
v000002aafb579030_0 .net "IF_ID_write", 0 0, v000002aafb57cf50_0;  alias, 1 drivers
v000002aafb577c30_0 .net "PC_src", 2 0, L_000002aafb5a4510;  alias, 1 drivers
v000002aafb578a90_0 .net "PFC_to_EX", 31 0, L_000002aafb5a5e10;  alias, 1 drivers
v000002aafb577cd0_0 .net "PFC_to_IF", 31 0, L_000002aafb5a4470;  alias, 1 drivers
v000002aafb577b90_0 .net "WB_rd_ind", 4 0, v000002aafb58f120_0;  alias, 1 drivers
v000002aafb579350_0 .net "Wrong_prediction", 0 0, L_000002aafb5bdda0;  alias, 1 drivers
v000002aafb578ef0_0 .net *"_ivl_11", 0 0, L_000002aafb5a6830;  1 drivers
v000002aafb57a1b0_0 .net *"_ivl_13", 9 0, L_000002aafb5a3750;  1 drivers
v000002aafb578450_0 .net *"_ivl_15", 9 0, L_000002aafb5a4e70;  1 drivers
v000002aafb57a250_0 .net *"_ivl_16", 9 0, L_000002aafb5a4290;  1 drivers
v000002aafb5798f0_0 .net *"_ivl_19", 9 0, L_000002aafb5a48d0;  1 drivers
v000002aafb577d70_0 .net *"_ivl_20", 9 0, L_000002aafb5a3d90;  1 drivers
v000002aafb578f90_0 .net *"_ivl_25", 0 0, L_000002aafb5a7a20;  1 drivers
v000002aafb578c70_0 .net *"_ivl_27", 0 0, L_000002aafb5a6ad0;  1 drivers
v000002aafb577ff0_0 .net *"_ivl_29", 9 0, L_000002aafb5a5a50;  1 drivers
v000002aafb579670_0 .net *"_ivl_3", 0 0, L_000002aafb5a67c0;  1 drivers
L_000002aafb5c01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002aafb5784f0_0 .net/2u *"_ivl_30", 9 0, L_000002aafb5c01f0;  1 drivers
v000002aafb578b30_0 .net *"_ivl_32", 9 0, L_000002aafb5a4150;  1 drivers
v000002aafb578270_0 .net *"_ivl_35", 9 0, L_000002aafb5a5d70;  1 drivers
v000002aafb578090_0 .net *"_ivl_37", 9 0, L_000002aafb5a4fb0;  1 drivers
v000002aafb5797b0_0 .net *"_ivl_38", 9 0, L_000002aafb5a43d0;  1 drivers
v000002aafb578130_0 .net *"_ivl_40", 9 0, L_000002aafb5a54b0;  1 drivers
L_000002aafb5c0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb5781d0_0 .net/2s *"_ivl_45", 21 0, L_000002aafb5c0238;  1 drivers
L_000002aafb5c0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb577e10_0 .net/2s *"_ivl_50", 21 0, L_000002aafb5c0280;  1 drivers
v000002aafb5790d0_0 .net *"_ivl_9", 0 0, L_000002aafb5a77f0;  1 drivers
v000002aafb579d50_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb5786d0_0 .net "forward_to_B", 31 0, L_000002aafb5a4650;  alias, 1 drivers
v000002aafb578950_0 .net "imm", 31 0, v000002aafb57ccd0_0;  1 drivers
v000002aafb577af0_0 .net "inst", 31 0, v000002aafb579f30_0;  alias, 1 drivers
v000002aafb5792b0_0 .net "is_branch_and_taken", 0 0, L_000002aafb5a7630;  alias, 1 drivers
v000002aafb578310_0 .net "is_oper2_immed", 0 0, L_000002aafb5a7470;  alias, 1 drivers
v000002aafb5793f0_0 .net "mem_read", 0 0, L_000002aafb5a6270;  alias, 1 drivers
v000002aafb579990_0 .net "mem_write", 0 0, L_000002aafb5a63b0;  alias, 1 drivers
v000002aafb579c10_0 .net "pc", 31 0, v000002aafb579fd0_0;  alias, 1 drivers
v000002aafb5783b0_0 .net "pc_write", 0 0, v000002aafb57e350_0;  alias, 1 drivers
v000002aafb578770_0 .net "predicted", 0 0, L_000002aafb5a7860;  1 drivers
v000002aafb579a30_0 .net "predicted_to_EX", 0 0, v000002aafb57c2d0_0;  alias, 1 drivers
v000002aafb578bd0_0 .net "reg_write", 0 0, L_000002aafb5a6630;  alias, 1 drivers
v000002aafb579b70_0 .net "reg_write_from_wb", 0 0, v000002aafb591060_0;  alias, 1 drivers
v000002aafb579cb0_0 .net "rs1", 31 0, v000002aafb57f390_0;  alias, 1 drivers
v000002aafb579df0_0 .net "rs2", 31 0, v000002aafb57f610_0;  alias, 1 drivers
v000002aafb57a070_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
v000002aafb579e90_0 .net "wr_reg_data", 31 0, L_000002aafb5be0b0;  alias, 1 drivers
L_000002aafb5a4650 .functor MUXZ 32, v000002aafb57f610_0, v000002aafb57ccd0_0, L_000002aafb5a7470, C4<>;
L_000002aafb5a3750 .part v000002aafb579fd0_0, 0, 10;
L_000002aafb5a4e70 .part v000002aafb579f30_0, 0, 10;
L_000002aafb5a4290 .arith/sum 10, L_000002aafb5a3750, L_000002aafb5a4e70;
L_000002aafb5a48d0 .part v000002aafb579f30_0, 0, 10;
L_000002aafb5a3d90 .functor MUXZ 10, L_000002aafb5a48d0, L_000002aafb5a4290, L_000002aafb5a6830, C4<>;
L_000002aafb5a5a50 .part v000002aafb579fd0_0, 0, 10;
L_000002aafb5a4150 .arith/sum 10, L_000002aafb5a5a50, L_000002aafb5c01f0;
L_000002aafb5a5d70 .part v000002aafb579fd0_0, 0, 10;
L_000002aafb5a4fb0 .part v000002aafb579f30_0, 0, 10;
L_000002aafb5a43d0 .arith/sum 10, L_000002aafb5a5d70, L_000002aafb5a4fb0;
L_000002aafb5a54b0 .functor MUXZ 10, L_000002aafb5a43d0, L_000002aafb5a4150, L_000002aafb5a6ad0, C4<>;
L_000002aafb5a4470 .concat8 [ 10 22 0 0], L_000002aafb5a3d90, L_000002aafb5c0238;
L_000002aafb5a5e10 .concat8 [ 10 22 0 0], L_000002aafb5a54b0, L_000002aafb5c0280;
S_000002aafb572280 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002aafb5720f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002aafb580020 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb580058 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb580090 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb5800c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb580100 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb580138 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb580170 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb5801a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb5801e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb580218 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb580250 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb580288 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb5802c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb5802f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb580330 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb580368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb5803a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb5803d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb580410 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb580448 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb580480 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb5804b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb5804f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb580528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb580560 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002aafb5a6a60 .functor OR 1, L_000002aafb5a7860, L_000002aafb5a3890, C4<0>, C4<0>;
L_000002aafb5a6f30 .functor OR 1, L_000002aafb5a6a60, L_000002aafb5a5050, C4<0>, C4<0>;
v000002aafb57aed0_0 .net "EX1_opcode", 11 0, v000002aafb575920_0;  alias, 1 drivers
v000002aafb57c870_0 .net "EX2_opcode", 11 0, v000002aafb573760_0;  alias, 1 drivers
v000002aafb57a430_0 .net "ID_opcode", 11 0, v000002aafb58d280_0;  alias, 1 drivers
v000002aafb57be70_0 .net "PC_src", 2 0, L_000002aafb5a4510;  alias, 1 drivers
v000002aafb57c0f0_0 .net "Wrong_prediction", 0 0, L_000002aafb5bdda0;  alias, 1 drivers
L_000002aafb5c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002aafb57b010_0 .net/2u *"_ivl_0", 2 0, L_000002aafb5c03e8;  1 drivers
v000002aafb57b8d0_0 .net *"_ivl_10", 0 0, L_000002aafb5a5af0;  1 drivers
L_000002aafb5c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002aafb57a930_0 .net/2u *"_ivl_12", 2 0, L_000002aafb5c0508;  1 drivers
L_000002aafb5c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57ba10_0 .net/2u *"_ivl_14", 11 0, L_000002aafb5c0550;  1 drivers
v000002aafb57a610_0 .net *"_ivl_16", 0 0, L_000002aafb5a3890;  1 drivers
v000002aafb57c910_0 .net *"_ivl_19", 0 0, L_000002aafb5a6a60;  1 drivers
L_000002aafb5c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57b650_0 .net/2u *"_ivl_2", 11 0, L_000002aafb5c0430;  1 drivers
L_000002aafb5c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57a4d0_0 .net/2u *"_ivl_20", 11 0, L_000002aafb5c0598;  1 drivers
v000002aafb57a7f0_0 .net *"_ivl_22", 0 0, L_000002aafb5a5050;  1 drivers
v000002aafb57b470_0 .net *"_ivl_25", 0 0, L_000002aafb5a6f30;  1 drivers
L_000002aafb5c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002aafb57a890_0 .net/2u *"_ivl_26", 2 0, L_000002aafb5c05e0;  1 drivers
L_000002aafb5c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002aafb57b150_0 .net/2u *"_ivl_28", 2 0, L_000002aafb5c0628;  1 drivers
v000002aafb57b290_0 .net *"_ivl_30", 2 0, L_000002aafb5a3ed0;  1 drivers
v000002aafb57a9d0_0 .net *"_ivl_32", 2 0, L_000002aafb5a5eb0;  1 drivers
v000002aafb57c370_0 .net *"_ivl_34", 2 0, L_000002aafb5a5370;  1 drivers
v000002aafb57c4b0_0 .net *"_ivl_4", 0 0, L_000002aafb5a45b0;  1 drivers
L_000002aafb5c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002aafb57abb0_0 .net/2u *"_ivl_6", 2 0, L_000002aafb5c0478;  1 drivers
L_000002aafb5c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002aafb57bab0_0 .net/2u *"_ivl_8", 11 0, L_000002aafb5c04c0;  1 drivers
v000002aafb57b3d0_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb57bb50_0 .net "predicted", 0 0, L_000002aafb5a7860;  alias, 1 drivers
v000002aafb57c190_0 .net "predicted_to_EX", 0 0, v000002aafb57c2d0_0;  alias, 1 drivers
v000002aafb57bc90_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
v000002aafb57bd30_0 .net "state", 1 0, v000002aafb57ae30_0;  1 drivers
L_000002aafb5a45b0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0430;
L_000002aafb5a5af0 .cmp/eq 12, v000002aafb575920_0, L_000002aafb5c04c0;
L_000002aafb5a3890 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0550;
L_000002aafb5a5050 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0598;
L_000002aafb5a3ed0 .functor MUXZ 3, L_000002aafb5c0628, L_000002aafb5c05e0, L_000002aafb5a6f30, C4<>;
L_000002aafb5a5eb0 .functor MUXZ 3, L_000002aafb5a3ed0, L_000002aafb5c0508, L_000002aafb5a5af0, C4<>;
L_000002aafb5a5370 .functor MUXZ 3, L_000002aafb5a5eb0, L_000002aafb5c0478, L_000002aafb5a45b0, C4<>;
L_000002aafb5a4510 .functor MUXZ 3, L_000002aafb5a5370, L_000002aafb5c03e8, L_000002aafb5bdda0, C4<>;
S_000002aafb572410 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002aafb572280;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002aafb5805a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb5805d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb580610 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb580648 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb580680 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb5806b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb5806f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb580728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb580760 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb580798 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb5807d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb580808 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb580840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb580878 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb5808b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb5808e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb580920 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb580958 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb580990 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb5809c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb580a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb580a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb580a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb580aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb580ae0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002aafb5a70f0 .functor OR 1, L_000002aafb5a3930, L_000002aafb5a4970, C4<0>, C4<0>;
L_000002aafb5a7d30 .functor OR 1, L_000002aafb5a50f0, L_000002aafb5a3e30, C4<0>, C4<0>;
L_000002aafb5a7b00 .functor AND 1, L_000002aafb5a70f0, L_000002aafb5a7d30, C4<1>, C4<1>;
L_000002aafb5a7400 .functor NOT 1, L_000002aafb5a7b00, C4<0>, C4<0>, C4<0>;
L_000002aafb5a6980 .functor OR 1, v000002aafb5a0ff0_0, L_000002aafb5a7400, C4<0>, C4<0>;
L_000002aafb5a7860 .functor NOT 1, L_000002aafb5a6980, C4<0>, C4<0>, C4<0>;
v000002aafb57a750_0 .net "EX_opcode", 11 0, v000002aafb573760_0;  alias, 1 drivers
v000002aafb57bbf0_0 .net "ID_opcode", 11 0, v000002aafb58d280_0;  alias, 1 drivers
v000002aafb57a390_0 .net "Wrong_prediction", 0 0, L_000002aafb5bdda0;  alias, 1 drivers
L_000002aafb5c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57b510_0 .net/2u *"_ivl_0", 11 0, L_000002aafb5c02c8;  1 drivers
L_000002aafb5c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002aafb57b0b0_0 .net/2u *"_ivl_10", 1 0, L_000002aafb5c0358;  1 drivers
v000002aafb57c7d0_0 .net *"_ivl_12", 0 0, L_000002aafb5a50f0;  1 drivers
L_000002aafb5c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002aafb57b5b0_0 .net/2u *"_ivl_14", 1 0, L_000002aafb5c03a0;  1 drivers
v000002aafb57ac50_0 .net *"_ivl_16", 0 0, L_000002aafb5a3e30;  1 drivers
v000002aafb57a6b0_0 .net *"_ivl_19", 0 0, L_000002aafb5a7d30;  1 drivers
v000002aafb57c410_0 .net *"_ivl_2", 0 0, L_000002aafb5a3930;  1 drivers
v000002aafb57ad90_0 .net *"_ivl_21", 0 0, L_000002aafb5a7b00;  1 drivers
v000002aafb57b970_0 .net *"_ivl_22", 0 0, L_000002aafb5a7400;  1 drivers
v000002aafb57b830_0 .net *"_ivl_25", 0 0, L_000002aafb5a6980;  1 drivers
L_000002aafb5c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57bdd0_0 .net/2u *"_ivl_4", 11 0, L_000002aafb5c0310;  1 drivers
v000002aafb57acf0_0 .net *"_ivl_6", 0 0, L_000002aafb5a4970;  1 drivers
v000002aafb57b330_0 .net *"_ivl_9", 0 0, L_000002aafb5a70f0;  1 drivers
v000002aafb57b790_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb57af70_0 .net "predicted", 0 0, L_000002aafb5a7860;  alias, 1 drivers
v000002aafb57c2d0_0 .var "predicted_to_EX", 0 0;
v000002aafb57a570_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
v000002aafb57ae30_0 .var "state", 1 0;
E_000002aafb4fcc90 .event posedge, v000002aafb57b790_0, v000002aafb564790_0;
L_000002aafb5a3930 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c02c8;
L_000002aafb5a4970 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0310;
L_000002aafb5a50f0 .cmp/eq 2, v000002aafb57ae30_0, L_000002aafb5c0358;
L_000002aafb5a3e30 .cmp/eq 2, v000002aafb57ae30_0, L_000002aafb5c03a0;
S_000002aafb571dd0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002aafb5720f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002aafb58ab40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb58ab78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb58abb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb58abe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb58ac20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb58ac58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb58ac90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb58acc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb58ad00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb58ad38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb58ad70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb58ada8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb58ade0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb58ae18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb58ae50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb58ae88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb58aec0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb58aef8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb58af30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb58af68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb58afa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb58afd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb58b010 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb58b048 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb58b080 .param/l "xori" 0 9 12, C4<001110000000>;
v000002aafb57bf10_0 .net "EX1_memread", 0 0, v000002aafb575f60_0;  alias, 1 drivers
v000002aafb57bfb0_0 .net "EX1_rd_ind", 4 0, v000002aafb576960_0;  alias, 1 drivers
v000002aafb57c550_0 .net "EX1_rd_indzero", 0 0, v000002aafb576aa0_0;  alias, 1 drivers
v000002aafb57c9b0_0 .net "EX2_memread", 0 0, v000002aafb575240_0;  alias, 1 drivers
v000002aafb57c050_0 .net "EX2_rd_ind", 4 0, v000002aafb575380_0;  alias, 1 drivers
v000002aafb57c5f0_0 .net "EX2_rd_indzero", 0 0, v000002aafb573800_0;  alias, 1 drivers
v000002aafb57aa70_0 .var "ID_EX1_flush", 0 0;
v000002aafb57c690_0 .var "ID_EX2_flush", 0 0;
v000002aafb57ab10_0 .net "ID_opcode", 11 0, v000002aafb58d280_0;  alias, 1 drivers
v000002aafb57c730_0 .net "ID_rs1_ind", 4 0, v000002aafb58e4a0_0;  alias, 1 drivers
v000002aafb57ca50_0 .net "ID_rs2_ind", 4 0, v000002aafb58e860_0;  alias, 1 drivers
v000002aafb57cf50_0 .var "IF_ID_Write", 0 0;
v000002aafb57caf0_0 .var "IF_ID_flush", 0 0;
v000002aafb57e350_0 .var "PC_Write", 0 0;
v000002aafb57def0_0 .net "Wrong_prediction", 0 0, L_000002aafb5bdda0;  alias, 1 drivers
E_000002aafb4fccd0/0 .event anyedge, v000002aafb569b00_0, v000002aafb575f60_0, v000002aafb576aa0_0, v000002aafb573a80_0;
E_000002aafb4fccd0/1 .event anyedge, v000002aafb576960_0, v000002aafb574160_0, v000002aafb484620_0, v000002aafb573800_0;
E_000002aafb4fccd0/2 .event anyedge, v000002aafb564a10_0, v000002aafb5754c0_0;
E_000002aafb4fccd0 .event/or E_000002aafb4fccd0/0, E_000002aafb4fccd0/1, E_000002aafb4fccd0/2;
S_000002aafb572730 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002aafb5720f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002aafb58b0c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb58b0f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb58b130 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb58b168 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb58b1a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb58b1d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb58b210 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb58b248 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb58b280 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb58b2b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb58b2f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb58b328 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb58b360 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb58b398 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb58b3d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb58b408 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb58b440 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb58b478 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb58b4b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb58b4e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb58b520 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb58b558 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb58b590 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb58b5c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb58b600 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002aafb5a78d0 .functor OR 1, L_000002aafb5a37f0, L_000002aafb5a3a70, C4<0>, C4<0>;
L_000002aafb5a7a90 .functor OR 1, L_000002aafb5a78d0, L_000002aafb5a3f70, C4<0>, C4<0>;
L_000002aafb5a7390 .functor OR 1, L_000002aafb5a7a90, L_000002aafb5a52d0, C4<0>, C4<0>;
L_000002aafb5a7160 .functor OR 1, L_000002aafb5a7390, L_000002aafb5a5550, C4<0>, C4<0>;
L_000002aafb5a7b70 .functor OR 1, L_000002aafb5a7160, L_000002aafb5a5730, C4<0>, C4<0>;
L_000002aafb5a7940 .functor OR 1, L_000002aafb5a7b70, L_000002aafb5a55f0, C4<0>, C4<0>;
L_000002aafb5a6b40 .functor OR 1, L_000002aafb5a7940, L_000002aafb5a57d0, C4<0>, C4<0>;
L_000002aafb5a7470 .functor OR 1, L_000002aafb5a6b40, L_000002aafb5a5b90, C4<0>, C4<0>;
L_000002aafb5a79b0 .functor OR 1, L_000002aafb5a6310, L_000002aafb5a61d0, C4<0>, C4<0>;
L_000002aafb5a7240 .functor OR 1, L_000002aafb5a79b0, L_000002aafb5a64f0, C4<0>, C4<0>;
L_000002aafb5a7e10 .functor OR 1, L_000002aafb5a7240, L_000002aafb5a6590, C4<0>, C4<0>;
L_000002aafb5a7fd0 .functor OR 1, L_000002aafb5a7e10, L_000002aafb5a6090, C4<0>, C4<0>;
v000002aafb57ef30_0 .net "ID_opcode", 11 0, v000002aafb58d280_0;  alias, 1 drivers
L_000002aafb5c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57d130_0 .net/2u *"_ivl_0", 11 0, L_000002aafb5c0670;  1 drivers
L_000002aafb5c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57e5d0_0 .net/2u *"_ivl_10", 11 0, L_000002aafb5c0700;  1 drivers
L_000002aafb5c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57ddb0_0 .net/2u *"_ivl_102", 11 0, L_000002aafb5c0bc8;  1 drivers
L_000002aafb5c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57dd10_0 .net/2u *"_ivl_106", 11 0, L_000002aafb5c0c10;  1 drivers
v000002aafb57e3f0_0 .net *"_ivl_12", 0 0, L_000002aafb5a3f70;  1 drivers
v000002aafb57ce10_0 .net *"_ivl_15", 0 0, L_000002aafb5a7a90;  1 drivers
L_000002aafb5c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57d590_0 .net/2u *"_ivl_16", 11 0, L_000002aafb5c0748;  1 drivers
v000002aafb57e850_0 .net *"_ivl_18", 0 0, L_000002aafb5a52d0;  1 drivers
v000002aafb57d3b0_0 .net *"_ivl_2", 0 0, L_000002aafb5a37f0;  1 drivers
v000002aafb57ceb0_0 .net *"_ivl_21", 0 0, L_000002aafb5a7390;  1 drivers
L_000002aafb5c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57d4f0_0 .net/2u *"_ivl_22", 11 0, L_000002aafb5c0790;  1 drivers
v000002aafb57ec10_0 .net *"_ivl_24", 0 0, L_000002aafb5a5550;  1 drivers
v000002aafb57db30_0 .net *"_ivl_27", 0 0, L_000002aafb5a7160;  1 drivers
L_000002aafb5c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57cff0_0 .net/2u *"_ivl_28", 11 0, L_000002aafb5c07d8;  1 drivers
v000002aafb57d310_0 .net *"_ivl_30", 0 0, L_000002aafb5a5730;  1 drivers
v000002aafb57d450_0 .net *"_ivl_33", 0 0, L_000002aafb5a7b70;  1 drivers
L_000002aafb5c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57e0d0_0 .net/2u *"_ivl_34", 11 0, L_000002aafb5c0820;  1 drivers
v000002aafb57dc70_0 .net *"_ivl_36", 0 0, L_000002aafb5a55f0;  1 drivers
v000002aafb57da90_0 .net *"_ivl_39", 0 0, L_000002aafb5a7940;  1 drivers
L_000002aafb5c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57ed50_0 .net/2u *"_ivl_4", 11 0, L_000002aafb5c06b8;  1 drivers
L_000002aafb5c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002aafb57e990_0 .net/2u *"_ivl_40", 11 0, L_000002aafb5c0868;  1 drivers
v000002aafb57d6d0_0 .net *"_ivl_42", 0 0, L_000002aafb5a57d0;  1 drivers
v000002aafb57d090_0 .net *"_ivl_45", 0 0, L_000002aafb5a6b40;  1 drivers
L_000002aafb5c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57ee90_0 .net/2u *"_ivl_46", 11 0, L_000002aafb5c08b0;  1 drivers
v000002aafb57de50_0 .net *"_ivl_48", 0 0, L_000002aafb5a5b90;  1 drivers
L_000002aafb5c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57f1b0_0 .net/2u *"_ivl_52", 11 0, L_000002aafb5c08f8;  1 drivers
L_000002aafb5c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57dbd0_0 .net/2u *"_ivl_56", 11 0, L_000002aafb5c0940;  1 drivers
v000002aafb57d810_0 .net *"_ivl_6", 0 0, L_000002aafb5a3a70;  1 drivers
L_000002aafb5c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002aafb57e8f0_0 .net/2u *"_ivl_60", 11 0, L_000002aafb5c0988;  1 drivers
L_000002aafb5c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57e7b0_0 .net/2u *"_ivl_64", 11 0, L_000002aafb5c09d0;  1 drivers
L_000002aafb5c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57ecb0_0 .net/2u *"_ivl_68", 11 0, L_000002aafb5c0a18;  1 drivers
L_000002aafb5c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002aafb57d9f0_0 .net/2u *"_ivl_72", 11 0, L_000002aafb5c0a60;  1 drivers
v000002aafb57e490_0 .net *"_ivl_74", 0 0, L_000002aafb5a6310;  1 drivers
L_000002aafb5c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57d1d0_0 .net/2u *"_ivl_76", 11 0, L_000002aafb5c0aa8;  1 drivers
v000002aafb57df90_0 .net *"_ivl_78", 0 0, L_000002aafb5a61d0;  1 drivers
v000002aafb57e030_0 .net *"_ivl_81", 0 0, L_000002aafb5a79b0;  1 drivers
L_000002aafb5c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57efd0_0 .net/2u *"_ivl_82", 11 0, L_000002aafb5c0af0;  1 drivers
v000002aafb57e710_0 .net *"_ivl_84", 0 0, L_000002aafb5a64f0;  1 drivers
v000002aafb57f110_0 .net *"_ivl_87", 0 0, L_000002aafb5a7240;  1 drivers
L_000002aafb5c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57e210_0 .net/2u *"_ivl_88", 11 0, L_000002aafb5c0b38;  1 drivers
v000002aafb57e170_0 .net *"_ivl_9", 0 0, L_000002aafb5a78d0;  1 drivers
v000002aafb57e2b0_0 .net *"_ivl_90", 0 0, L_000002aafb5a6590;  1 drivers
v000002aafb57e530_0 .net *"_ivl_93", 0 0, L_000002aafb5a7e10;  1 drivers
L_000002aafb5c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002aafb57e670_0 .net/2u *"_ivl_94", 11 0, L_000002aafb5c0b80;  1 drivers
v000002aafb57d270_0 .net *"_ivl_96", 0 0, L_000002aafb5a6090;  1 drivers
v000002aafb57ea30_0 .net *"_ivl_99", 0 0, L_000002aafb5a7fd0;  1 drivers
v000002aafb57ead0_0 .net "is_beq", 0 0, L_000002aafb5a5c30;  alias, 1 drivers
v000002aafb57eb70_0 .net "is_bne", 0 0, L_000002aafb5a5cd0;  alias, 1 drivers
v000002aafb57cb90_0 .net "is_j", 0 0, L_000002aafb5a6130;  alias, 1 drivers
v000002aafb57d950_0 .net "is_jal", 0 0, L_000002aafb5a5ff0;  alias, 1 drivers
v000002aafb57edf0_0 .net "is_jr", 0 0, L_000002aafb5a4010;  alias, 1 drivers
v000002aafb57d8b0_0 .net "is_oper2_immed", 0 0, L_000002aafb5a7470;  alias, 1 drivers
v000002aafb57cc30_0 .net "memread", 0 0, L_000002aafb5a6270;  alias, 1 drivers
v000002aafb57d630_0 .net "memwrite", 0 0, L_000002aafb5a63b0;  alias, 1 drivers
v000002aafb57f070_0 .net "regwrite", 0 0, L_000002aafb5a6630;  alias, 1 drivers
L_000002aafb5a37f0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0670;
L_000002aafb5a3a70 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c06b8;
L_000002aafb5a3f70 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0700;
L_000002aafb5a52d0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0748;
L_000002aafb5a5550 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0790;
L_000002aafb5a5730 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c07d8;
L_000002aafb5a55f0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0820;
L_000002aafb5a57d0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0868;
L_000002aafb5a5b90 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c08b0;
L_000002aafb5a5c30 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c08f8;
L_000002aafb5a5cd0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0940;
L_000002aafb5a4010 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0988;
L_000002aafb5a5ff0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c09d0;
L_000002aafb5a6130 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0a18;
L_000002aafb5a6310 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0a60;
L_000002aafb5a61d0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0aa8;
L_000002aafb5a64f0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0af0;
L_000002aafb5a6590 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0b38;
L_000002aafb5a6090 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0b80;
L_000002aafb5a6630 .reduce/nor L_000002aafb5a7fd0;
L_000002aafb5a6270 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0bc8;
L_000002aafb5a63b0 .cmp/eq 12, v000002aafb58d280_0, L_000002aafb5c0c10;
S_000002aafb5728c0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002aafb5720f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002aafb58b640 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb58b678 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb58b6b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb58b6e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb58b720 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb58b758 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb58b790 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb58b7c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb58b800 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb58b838 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb58b870 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb58b8a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb58b8e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb58b918 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb58b950 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb58b988 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb58b9c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb58b9f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb58ba30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb58ba68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb58baa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb58bad8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb58bb10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb58bb48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb58bb80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002aafb57ccd0_0 .var "Immed", 31 0;
v000002aafb57f250_0 .net "Inst", 31 0, v000002aafb579f30_0;  alias, 1 drivers
v000002aafb57d770_0 .net "opcode", 11 0, v000002aafb58d280_0;  alias, 1 drivers
E_000002aafb4fcf10 .event anyedge, v000002aafb5754c0_0, v000002aafb57f250_0;
S_000002aafb571790 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002aafb5720f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002aafb57f390_0 .var "Read_data1", 31 0;
v000002aafb57f610_0 .var "Read_data2", 31 0;
v000002aafb57f430_0 .net "Read_reg1", 4 0, v000002aafb58e4a0_0;  alias, 1 drivers
v000002aafb57f570_0 .net "Read_reg2", 4 0, v000002aafb58e860_0;  alias, 1 drivers
v000002aafb57f6b0_0 .net "Write_data", 31 0, L_000002aafb5be0b0;  alias, 1 drivers
v000002aafb57f750_0 .net "Write_en", 0 0, v000002aafb591060_0;  alias, 1 drivers
v000002aafb57f7f0_0 .net "Write_reg", 4 0, v000002aafb58f120_0;  alias, 1 drivers
v000002aafb57f930_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb57f890_0 .var/i "i", 31 0;
v000002aafb57f9d0 .array "reg_file", 0 31, 31 0;
v000002aafb57f2f0_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
E_000002aafb4fd010 .event posedge, v000002aafb57b790_0;
S_000002aafb572a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002aafb571790;
 .timescale 0 0;
v000002aafb57f4d0_0 .var/i "i", 31 0;
S_000002aafb572be0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002aafb58bbc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb58bbf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb58bc30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb58bc68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb58bca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb58bcd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb58bd10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb58bd48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb58bd80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb58bdb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb58bdf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb58be28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb58be60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb58be98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb58bed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb58bf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb58bf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb58bf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb58bfb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb58bfe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb58c020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb58c058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb58c090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb58c0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb58c100 .param/l "xori" 0 9 12, C4<001110000000>;
v000002aafb579f30_0 .var "ID_INST", 31 0;
v000002aafb579fd0_0 .var "ID_PC", 31 0;
v000002aafb58d280_0 .var "ID_opcode", 11 0;
v000002aafb58d000_0 .var "ID_rd_ind", 4 0;
v000002aafb58e4a0_0 .var "ID_rs1_ind", 4 0;
v000002aafb58e860_0 .var "ID_rs2_ind", 4 0;
v000002aafb58d1e0_0 .net "IF_FLUSH", 0 0, v000002aafb57caf0_0;  alias, 1 drivers
v000002aafb58e180_0 .net "IF_INST", 31 0, L_000002aafb5a7780;  alias, 1 drivers
v000002aafb58df00_0 .net "IF_PC", 31 0, v000002aafb58cba0_0;  alias, 1 drivers
v000002aafb58dbe0_0 .net "clk", 0 0, L_000002aafb5a6bb0;  1 drivers
v000002aafb58e360_0 .net "if_id_Write", 0 0, v000002aafb57cf50_0;  alias, 1 drivers
v000002aafb58d500_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
E_000002aafb4fe250 .event posedge, v000002aafb564790_0, v000002aafb58dbe0_0;
S_000002aafb572d70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002aafb58fbc0_0 .net "EX1_PFC", 31 0, L_000002aafb5a0690;  alias, 1 drivers
v000002aafb58eae0_0 .net "EX2_PFC", 31 0, v000002aafb573b20_0;  alias, 1 drivers
v000002aafb590520_0 .net "ID_PFC", 31 0, L_000002aafb5a4470;  alias, 1 drivers
v000002aafb590700_0 .net "PC_src", 2 0, L_000002aafb5a4510;  alias, 1 drivers
v000002aafb5905c0_0 .net "PC_write", 0 0, v000002aafb57e350_0;  alias, 1 drivers
L_000002aafb5c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002aafb5902a0_0 .net/2u *"_ivl_0", 31 0, L_000002aafb5c0088;  1 drivers
v000002aafb58f440_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb58efe0_0 .net "inst", 31 0, L_000002aafb5a7780;  alias, 1 drivers
v000002aafb58f620_0 .net "inst_mem_in", 31 0, v000002aafb58cba0_0;  alias, 1 drivers
v000002aafb58ed60_0 .net "pc_reg_in", 31 0, L_000002aafb5a7be0;  1 drivers
v000002aafb58f6c0_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
L_000002aafb5a4d30 .arith/sum 32, v000002aafb58cba0_0, L_000002aafb5c0088;
S_000002aafb571150 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002aafb572d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002aafb5a7780 .functor BUFZ 32, L_000002aafb5a4830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002aafb58e040_0 .net "Data_Out", 31 0, L_000002aafb5a7780;  alias, 1 drivers
v000002aafb58cc40 .array "InstMem", 0 1023, 31 0;
v000002aafb58c2e0_0 .net *"_ivl_0", 31 0, L_000002aafb5a4830;  1 drivers
v000002aafb58daa0_0 .net *"_ivl_3", 9 0, L_000002aafb5a4dd0;  1 drivers
v000002aafb58d5a0_0 .net *"_ivl_4", 11 0, L_000002aafb5a4f10;  1 drivers
L_000002aafb5c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002aafb58d0a0_0 .net *"_ivl_7", 1 0, L_000002aafb5c01a8;  1 drivers
v000002aafb58d640_0 .net "addr", 31 0, v000002aafb58cba0_0;  alias, 1 drivers
v000002aafb58c240_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb58cb00_0 .var/i "i", 31 0;
L_000002aafb5a4830 .array/port v000002aafb58cc40, L_000002aafb5a4f10;
L_000002aafb5a4dd0 .part v000002aafb58cba0_0, 0, 10;
L_000002aafb5a4f10 .concat [ 10 2 0 0], L_000002aafb5a4dd0, L_000002aafb5c01a8;
S_000002aafb571920 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002aafb572d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002aafb4fd990 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002aafb58e0e0_0 .net "DataIn", 31 0, L_000002aafb5a7be0;  alias, 1 drivers
v000002aafb58cba0_0 .var "DataOut", 31 0;
v000002aafb58e540_0 .net "PC_Write", 0 0, v000002aafb57e350_0;  alias, 1 drivers
v000002aafb58c560_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb58d6e0_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
S_000002aafb570fc0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002aafb572d70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002aafb4fe390 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002aafb4e34d0 .functor NOT 1, L_000002aafb5a41f0, C4<0>, C4<0>, C4<0>;
L_000002aafb4e3770 .functor NOT 1, L_000002aafb5a3b10, C4<0>, C4<0>, C4<0>;
L_000002aafb4e37e0 .functor AND 1, L_000002aafb4e34d0, L_000002aafb4e3770, C4<1>, C4<1>;
L_000002aafb4e35b0 .functor NOT 1, L_000002aafb5a3c50, C4<0>, C4<0>, C4<0>;
L_000002aafb47e020 .functor AND 1, L_000002aafb4e37e0, L_000002aafb4e35b0, C4<1>, C4<1>;
L_000002aafb47e090 .functor AND 32, L_000002aafb5a59b0, L_000002aafb5a4d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb47d450 .functor NOT 1, L_000002aafb5a4a10, C4<0>, C4<0>, C4<0>;
L_000002aafb47d610 .functor NOT 1, L_000002aafb5a5410, C4<0>, C4<0>, C4<0>;
L_000002aafb5a76a0 .functor AND 1, L_000002aafb47d450, L_000002aafb47d610, C4<1>, C4<1>;
L_000002aafb5a7010 .functor AND 1, L_000002aafb5a76a0, L_000002aafb5a4b50, C4<1>, C4<1>;
L_000002aafb5a68a0 .functor AND 32, L_000002aafb5a40b0, L_000002aafb5a4470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a7da0 .functor OR 32, L_000002aafb47e090, L_000002aafb5a68a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5a6e50 .functor NOT 1, L_000002aafb5a4bf0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a80b0 .functor AND 1, L_000002aafb5a6e50, L_000002aafb5a5230, C4<1>, C4<1>;
L_000002aafb5a69f0 .functor NOT 1, L_000002aafb5a39d0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a6c20 .functor AND 1, L_000002aafb5a80b0, L_000002aafb5a69f0, C4<1>, C4<1>;
L_000002aafb5a8200 .functor AND 32, L_000002aafb5a4ab0, v000002aafb58cba0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a7550 .functor OR 32, L_000002aafb5a7da0, L_000002aafb5a8200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5a75c0 .functor NOT 1, L_000002aafb5a4330, C4<0>, C4<0>, C4<0>;
L_000002aafb5a6910 .functor AND 1, L_000002aafb5a75c0, L_000002aafb5a3bb0, C4<1>, C4<1>;
L_000002aafb5a7080 .functor AND 1, L_000002aafb5a6910, L_000002aafb5a5870, C4<1>, C4<1>;
L_000002aafb5a6d70 .functor AND 32, L_000002aafb5a5190, L_000002aafb5a0690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a6ec0 .functor OR 32, L_000002aafb5a7550, L_000002aafb5a6d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002aafb5a6fa0 .functor NOT 1, L_000002aafb5a3cf0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a7710 .functor AND 1, L_000002aafb5a4790, L_000002aafb5a6fa0, C4<1>, C4<1>;
L_000002aafb5a8120 .functor NOT 1, L_000002aafb5a46f0, C4<0>, C4<0>, C4<0>;
L_000002aafb5a7320 .functor AND 1, L_000002aafb5a7710, L_000002aafb5a8120, C4<1>, C4<1>;
L_000002aafb5a71d0 .functor AND 32, L_000002aafb5a4c90, v000002aafb573b20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5a7be0 .functor OR 32, L_000002aafb5a6ec0, L_000002aafb5a71d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002aafb58d320_0 .net *"_ivl_1", 0 0, L_000002aafb5a41f0;  1 drivers
v000002aafb58e220_0 .net *"_ivl_11", 0 0, L_000002aafb5a3c50;  1 drivers
v000002aafb58e900_0 .net *"_ivl_12", 0 0, L_000002aafb4e35b0;  1 drivers
v000002aafb58dfa0_0 .net *"_ivl_14", 0 0, L_000002aafb47e020;  1 drivers
v000002aafb58d8c0_0 .net *"_ivl_16", 31 0, L_000002aafb5a59b0;  1 drivers
v000002aafb58e2c0_0 .net *"_ivl_18", 31 0, L_000002aafb47e090;  1 drivers
v000002aafb58c380_0 .net *"_ivl_2", 0 0, L_000002aafb4e34d0;  1 drivers
v000002aafb58cce0_0 .net *"_ivl_21", 0 0, L_000002aafb5a4a10;  1 drivers
v000002aafb58dc80_0 .net *"_ivl_22", 0 0, L_000002aafb47d450;  1 drivers
v000002aafb58c1a0_0 .net *"_ivl_25", 0 0, L_000002aafb5a5410;  1 drivers
v000002aafb58d780_0 .net *"_ivl_26", 0 0, L_000002aafb47d610;  1 drivers
v000002aafb58ce20_0 .net *"_ivl_28", 0 0, L_000002aafb5a76a0;  1 drivers
v000002aafb58c420_0 .net *"_ivl_31", 0 0, L_000002aafb5a4b50;  1 drivers
v000002aafb58cd80_0 .net *"_ivl_32", 0 0, L_000002aafb5a7010;  1 drivers
v000002aafb58dd20_0 .net *"_ivl_34", 31 0, L_000002aafb5a40b0;  1 drivers
v000002aafb58cec0_0 .net *"_ivl_36", 31 0, L_000002aafb5a68a0;  1 drivers
v000002aafb58e400_0 .net *"_ivl_38", 31 0, L_000002aafb5a7da0;  1 drivers
v000002aafb58d3c0_0 .net *"_ivl_41", 0 0, L_000002aafb5a4bf0;  1 drivers
v000002aafb58c4c0_0 .net *"_ivl_42", 0 0, L_000002aafb5a6e50;  1 drivers
v000002aafb58cf60_0 .net *"_ivl_45", 0 0, L_000002aafb5a5230;  1 drivers
v000002aafb58c600_0 .net *"_ivl_46", 0 0, L_000002aafb5a80b0;  1 drivers
v000002aafb58d460_0 .net *"_ivl_49", 0 0, L_000002aafb5a39d0;  1 drivers
v000002aafb58e5e0_0 .net *"_ivl_5", 0 0, L_000002aafb5a3b10;  1 drivers
v000002aafb58e680_0 .net *"_ivl_50", 0 0, L_000002aafb5a69f0;  1 drivers
v000002aafb58e720_0 .net *"_ivl_52", 0 0, L_000002aafb5a6c20;  1 drivers
v000002aafb58c6a0_0 .net *"_ivl_54", 31 0, L_000002aafb5a4ab0;  1 drivers
v000002aafb58d820_0 .net *"_ivl_56", 31 0, L_000002aafb5a8200;  1 drivers
v000002aafb58d140_0 .net *"_ivl_58", 31 0, L_000002aafb5a7550;  1 drivers
v000002aafb58ddc0_0 .net *"_ivl_6", 0 0, L_000002aafb4e3770;  1 drivers
v000002aafb58d960_0 .net *"_ivl_61", 0 0, L_000002aafb5a4330;  1 drivers
v000002aafb58de60_0 .net *"_ivl_62", 0 0, L_000002aafb5a75c0;  1 drivers
v000002aafb58c740_0 .net *"_ivl_65", 0 0, L_000002aafb5a3bb0;  1 drivers
v000002aafb58c7e0_0 .net *"_ivl_66", 0 0, L_000002aafb5a6910;  1 drivers
v000002aafb58c880_0 .net *"_ivl_69", 0 0, L_000002aafb5a5870;  1 drivers
v000002aafb58da00_0 .net *"_ivl_70", 0 0, L_000002aafb5a7080;  1 drivers
v000002aafb58db40_0 .net *"_ivl_72", 31 0, L_000002aafb5a5190;  1 drivers
v000002aafb58c920_0 .net *"_ivl_74", 31 0, L_000002aafb5a6d70;  1 drivers
v000002aafb58c9c0_0 .net *"_ivl_76", 31 0, L_000002aafb5a6ec0;  1 drivers
v000002aafb58ca60_0 .net *"_ivl_79", 0 0, L_000002aafb5a4790;  1 drivers
v000002aafb58eb80_0 .net *"_ivl_8", 0 0, L_000002aafb4e37e0;  1 drivers
v000002aafb58f4e0_0 .net *"_ivl_81", 0 0, L_000002aafb5a3cf0;  1 drivers
v000002aafb590480_0 .net *"_ivl_82", 0 0, L_000002aafb5a6fa0;  1 drivers
v000002aafb58f300_0 .net *"_ivl_84", 0 0, L_000002aafb5a7710;  1 drivers
v000002aafb5903e0_0 .net *"_ivl_87", 0 0, L_000002aafb5a46f0;  1 drivers
v000002aafb590f20_0 .net *"_ivl_88", 0 0, L_000002aafb5a8120;  1 drivers
v000002aafb5908e0_0 .net *"_ivl_90", 0 0, L_000002aafb5a7320;  1 drivers
v000002aafb58ec20_0 .net *"_ivl_92", 31 0, L_000002aafb5a4c90;  1 drivers
v000002aafb58f940_0 .net *"_ivl_94", 31 0, L_000002aafb5a71d0;  1 drivers
v000002aafb590c00_0 .net "ina", 31 0, L_000002aafb5a4d30;  1 drivers
v000002aafb590160_0 .net "inb", 31 0, L_000002aafb5a4470;  alias, 1 drivers
v000002aafb590020_0 .net "inc", 31 0, v000002aafb58cba0_0;  alias, 1 drivers
v000002aafb590980_0 .net "ind", 31 0, L_000002aafb5a0690;  alias, 1 drivers
v000002aafb590fc0_0 .net "ine", 31 0, v000002aafb573b20_0;  alias, 1 drivers
L_000002aafb5c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb58fda0_0 .net "inf", 31 0, L_000002aafb5c00d0;  1 drivers
L_000002aafb5c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb58f3a0_0 .net "ing", 31 0, L_000002aafb5c0118;  1 drivers
L_000002aafb5c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002aafb58f580_0 .net "inh", 31 0, L_000002aafb5c0160;  1 drivers
v000002aafb58fe40_0 .net "out", 31 0, L_000002aafb5a7be0;  alias, 1 drivers
v000002aafb590ca0_0 .net "sel", 2 0, L_000002aafb5a4510;  alias, 1 drivers
L_000002aafb5a41f0 .part L_000002aafb5a4510, 2, 1;
L_000002aafb5a3b10 .part L_000002aafb5a4510, 1, 1;
L_000002aafb5a3c50 .part L_000002aafb5a4510, 0, 1;
LS_000002aafb5a59b0_0_0 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_0_4 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_0_8 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_0_12 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_0_16 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_0_20 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_0_24 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_0_28 .concat [ 1 1 1 1], L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020, L_000002aafb47e020;
LS_000002aafb5a59b0_1_0 .concat [ 4 4 4 4], LS_000002aafb5a59b0_0_0, LS_000002aafb5a59b0_0_4, LS_000002aafb5a59b0_0_8, LS_000002aafb5a59b0_0_12;
LS_000002aafb5a59b0_1_4 .concat [ 4 4 4 4], LS_000002aafb5a59b0_0_16, LS_000002aafb5a59b0_0_20, LS_000002aafb5a59b0_0_24, LS_000002aafb5a59b0_0_28;
L_000002aafb5a59b0 .concat [ 16 16 0 0], LS_000002aafb5a59b0_1_0, LS_000002aafb5a59b0_1_4;
L_000002aafb5a4a10 .part L_000002aafb5a4510, 2, 1;
L_000002aafb5a5410 .part L_000002aafb5a4510, 1, 1;
L_000002aafb5a4b50 .part L_000002aafb5a4510, 0, 1;
LS_000002aafb5a40b0_0_0 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_0_4 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_0_8 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_0_12 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_0_16 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_0_20 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_0_24 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_0_28 .concat [ 1 1 1 1], L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010, L_000002aafb5a7010;
LS_000002aafb5a40b0_1_0 .concat [ 4 4 4 4], LS_000002aafb5a40b0_0_0, LS_000002aafb5a40b0_0_4, LS_000002aafb5a40b0_0_8, LS_000002aafb5a40b0_0_12;
LS_000002aafb5a40b0_1_4 .concat [ 4 4 4 4], LS_000002aafb5a40b0_0_16, LS_000002aafb5a40b0_0_20, LS_000002aafb5a40b0_0_24, LS_000002aafb5a40b0_0_28;
L_000002aafb5a40b0 .concat [ 16 16 0 0], LS_000002aafb5a40b0_1_0, LS_000002aafb5a40b0_1_4;
L_000002aafb5a4bf0 .part L_000002aafb5a4510, 2, 1;
L_000002aafb5a5230 .part L_000002aafb5a4510, 1, 1;
L_000002aafb5a39d0 .part L_000002aafb5a4510, 0, 1;
LS_000002aafb5a4ab0_0_0 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_0_4 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_0_8 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_0_12 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_0_16 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_0_20 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_0_24 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_0_28 .concat [ 1 1 1 1], L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20, L_000002aafb5a6c20;
LS_000002aafb5a4ab0_1_0 .concat [ 4 4 4 4], LS_000002aafb5a4ab0_0_0, LS_000002aafb5a4ab0_0_4, LS_000002aafb5a4ab0_0_8, LS_000002aafb5a4ab0_0_12;
LS_000002aafb5a4ab0_1_4 .concat [ 4 4 4 4], LS_000002aafb5a4ab0_0_16, LS_000002aafb5a4ab0_0_20, LS_000002aafb5a4ab0_0_24, LS_000002aafb5a4ab0_0_28;
L_000002aafb5a4ab0 .concat [ 16 16 0 0], LS_000002aafb5a4ab0_1_0, LS_000002aafb5a4ab0_1_4;
L_000002aafb5a4330 .part L_000002aafb5a4510, 2, 1;
L_000002aafb5a3bb0 .part L_000002aafb5a4510, 1, 1;
L_000002aafb5a5870 .part L_000002aafb5a4510, 0, 1;
LS_000002aafb5a5190_0_0 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_0_4 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_0_8 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_0_12 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_0_16 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_0_20 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_0_24 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_0_28 .concat [ 1 1 1 1], L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080, L_000002aafb5a7080;
LS_000002aafb5a5190_1_0 .concat [ 4 4 4 4], LS_000002aafb5a5190_0_0, LS_000002aafb5a5190_0_4, LS_000002aafb5a5190_0_8, LS_000002aafb5a5190_0_12;
LS_000002aafb5a5190_1_4 .concat [ 4 4 4 4], LS_000002aafb5a5190_0_16, LS_000002aafb5a5190_0_20, LS_000002aafb5a5190_0_24, LS_000002aafb5a5190_0_28;
L_000002aafb5a5190 .concat [ 16 16 0 0], LS_000002aafb5a5190_1_0, LS_000002aafb5a5190_1_4;
L_000002aafb5a4790 .part L_000002aafb5a4510, 2, 1;
L_000002aafb5a3cf0 .part L_000002aafb5a4510, 1, 1;
L_000002aafb5a46f0 .part L_000002aafb5a4510, 0, 1;
LS_000002aafb5a4c90_0_0 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_0_4 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_0_8 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_0_12 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_0_16 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_0_20 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_0_24 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_0_28 .concat [ 1 1 1 1], L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320, L_000002aafb5a7320;
LS_000002aafb5a4c90_1_0 .concat [ 4 4 4 4], LS_000002aafb5a4c90_0_0, LS_000002aafb5a4c90_0_4, LS_000002aafb5a4c90_0_8, LS_000002aafb5a4c90_0_12;
LS_000002aafb5a4c90_1_4 .concat [ 4 4 4 4], LS_000002aafb5a4c90_0_16, LS_000002aafb5a4c90_0_20, LS_000002aafb5a4c90_0_24, LS_000002aafb5a4c90_0_28;
L_000002aafb5a4c90 .concat [ 16 16 0 0], LS_000002aafb5a4c90_1_0, LS_000002aafb5a4c90_1_4;
S_000002aafb5712e0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002aafb590340_0 .net "Write_Data", 31 0, v000002aafb564d30_0;  alias, 1 drivers
v000002aafb58f760_0 .net "addr", 31 0, v000002aafb565050_0;  alias, 1 drivers
v000002aafb58f8a0_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb590d40_0 .net "mem_out", 31 0, v000002aafb590ac0_0;  alias, 1 drivers
v000002aafb58ecc0_0 .net "mem_read", 0 0, v000002aafb564c90_0;  alias, 1 drivers
v000002aafb58ff80_0 .net "mem_write", 0 0, v000002aafb564970_0;  alias, 1 drivers
S_000002aafb571c40 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002aafb5712e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002aafb590a20 .array "DataMem", 1023 0, 31 0;
v000002aafb591100_0 .net "Data_In", 31 0, v000002aafb564d30_0;  alias, 1 drivers
v000002aafb590ac0_0 .var "Data_Out", 31 0;
v000002aafb590b60_0 .net "Write_en", 0 0, v000002aafb564970_0;  alias, 1 drivers
v000002aafb58fee0_0 .net "addr", 31 0, v000002aafb565050_0;  alias, 1 drivers
v000002aafb58fc60_0 .net "clk", 0 0, L_000002aafb4e1fd0;  alias, 1 drivers
v000002aafb590660_0 .var/i "i", 31 0;
S_000002aafb571470 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002aafb59e170 .param/l "add" 0 9 6, C4<000000100000>;
P_000002aafb59e1a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002aafb59e1e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002aafb59e218 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002aafb59e250 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002aafb59e288 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002aafb59e2c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002aafb59e2f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002aafb59e330 .param/l "j" 0 9 19, C4<000010000000>;
P_000002aafb59e368 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002aafb59e3a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002aafb59e3d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002aafb59e410 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002aafb59e448 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002aafb59e480 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002aafb59e4b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002aafb59e4f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002aafb59e528 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002aafb59e560 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002aafb59e598 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002aafb59e5d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002aafb59e608 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002aafb59e640 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002aafb59e678 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002aafb59e6b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002aafb58ee00_0 .net "MEM_ALU_OUT", 31 0, v000002aafb565050_0;  alias, 1 drivers
v000002aafb5900c0_0 .net "MEM_Data_mem_out", 31 0, v000002aafb590ac0_0;  alias, 1 drivers
v000002aafb58eea0_0 .net "MEM_memread", 0 0, v000002aafb564c90_0;  alias, 1 drivers
v000002aafb5907a0_0 .net "MEM_opcode", 11 0, v000002aafb563250_0;  alias, 1 drivers
v000002aafb58e9a0_0 .net "MEM_rd_ind", 4 0, v000002aafb564dd0_0;  alias, 1 drivers
v000002aafb590de0_0 .net "MEM_rd_indzero", 0 0, v000002aafb564ab0_0;  alias, 1 drivers
v000002aafb58ef40_0 .net "MEM_regwrite", 0 0, v000002aafb563610_0;  alias, 1 drivers
v000002aafb58f080_0 .var "WB_ALU_OUT", 31 0;
v000002aafb590840_0 .var "WB_Data_mem_out", 31 0;
v000002aafb590e80_0 .var "WB_memread", 0 0;
v000002aafb58f120_0 .var "WB_rd_ind", 4 0;
v000002aafb58f1c0_0 .var "WB_rd_indzero", 0 0;
v000002aafb591060_0 .var "WB_regwrite", 0 0;
v000002aafb58fb20_0 .net "clk", 0 0, L_000002aafb5bd400;  1 drivers
v000002aafb58f800_0 .var "hlt", 0 0;
v000002aafb58ea40_0 .net "rst", 0 0, v000002aafb5a0ff0_0;  alias, 1 drivers
E_000002aafb4fe550 .event posedge, v000002aafb564790_0, v000002aafb58fb20_0;
S_000002aafb571600 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002aafb3bd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002aafb5bd470 .functor AND 32, v000002aafb590840_0, L_000002aafb6161b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5bdfd0 .functor NOT 1, v000002aafb590e80_0, C4<0>, C4<0>, C4<0>;
L_000002aafb5be040 .functor AND 32, v000002aafb58f080_0, L_000002aafb6153f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002aafb5be0b0 .functor OR 32, L_000002aafb5bd470, L_000002aafb5be040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002aafb590200_0 .net "Write_Data_RegFile", 31 0, L_000002aafb5be0b0;  alias, 1 drivers
v000002aafb58f260_0 .net *"_ivl_0", 31 0, L_000002aafb6161b0;  1 drivers
v000002aafb58f9e0_0 .net *"_ivl_2", 31 0, L_000002aafb5bd470;  1 drivers
v000002aafb58fa80_0 .net *"_ivl_4", 0 0, L_000002aafb5bdfd0;  1 drivers
v000002aafb58fd00_0 .net *"_ivl_6", 31 0, L_000002aafb6153f0;  1 drivers
v000002aafb591b00_0 .net *"_ivl_8", 31 0, L_000002aafb5be040;  1 drivers
v000002aafb592be0_0 .net "alu_out", 31 0, v000002aafb58f080_0;  alias, 1 drivers
v000002aafb591e20_0 .net "mem_out", 31 0, v000002aafb590840_0;  alias, 1 drivers
v000002aafb593360_0 .net "mem_read", 0 0, v000002aafb590e80_0;  alias, 1 drivers
LS_000002aafb6161b0_0_0 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_0_4 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_0_8 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_0_12 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_0_16 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_0_20 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_0_24 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_0_28 .concat [ 1 1 1 1], v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0, v000002aafb590e80_0;
LS_000002aafb6161b0_1_0 .concat [ 4 4 4 4], LS_000002aafb6161b0_0_0, LS_000002aafb6161b0_0_4, LS_000002aafb6161b0_0_8, LS_000002aafb6161b0_0_12;
LS_000002aafb6161b0_1_4 .concat [ 4 4 4 4], LS_000002aafb6161b0_0_16, LS_000002aafb6161b0_0_20, LS_000002aafb6161b0_0_24, LS_000002aafb6161b0_0_28;
L_000002aafb6161b0 .concat [ 16 16 0 0], LS_000002aafb6161b0_1_0, LS_000002aafb6161b0_1_4;
LS_000002aafb6153f0_0_0 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_0_4 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_0_8 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_0_12 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_0_16 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_0_20 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_0_24 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_0_28 .concat [ 1 1 1 1], L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0, L_000002aafb5bdfd0;
LS_000002aafb6153f0_1_0 .concat [ 4 4 4 4], LS_000002aafb6153f0_0_0, LS_000002aafb6153f0_0_4, LS_000002aafb6153f0_0_8, LS_000002aafb6153f0_0_12;
LS_000002aafb6153f0_1_4 .concat [ 4 4 4 4], LS_000002aafb6153f0_0_16, LS_000002aafb6153f0_0_20, LS_000002aafb6153f0_0_24, LS_000002aafb6153f0_0_28;
L_000002aafb6153f0 .concat [ 16 16 0 0], LS_000002aafb6153f0_1_0, LS_000002aafb6153f0_1_4;
    .scope S_000002aafb571920;
T_0 ;
    %wait E_000002aafb4fcc90;
    %load/vec4 v000002aafb58d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002aafb58cba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002aafb58e540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002aafb58e0e0_0;
    %assign/vec4 v000002aafb58cba0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002aafb571150;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aafb58cb00_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002aafb58cb00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002aafb58cb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %load/vec4 v000002aafb58cb00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002aafb58cb00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb58cc40, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002aafb572be0;
T_2 ;
    %wait E_000002aafb4fe250;
    %load/vec4 v000002aafb58d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002aafb579fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb579f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb58d000_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb58e860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb58e4a0_0, 0;
    %assign/vec4 v000002aafb58d280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002aafb58e360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002aafb58d1e0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002aafb579fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb579f30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb58d000_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb58e860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb58e4a0_0, 0;
    %assign/vec4 v000002aafb58d280_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002aafb58e360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002aafb58e180_0;
    %assign/vec4 v000002aafb579f30_0, 0;
    %load/vec4 v000002aafb58df00_0;
    %assign/vec4 v000002aafb579fd0_0, 0;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002aafb58e860_0, 0;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002aafb58d280_0, 4, 5;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002aafb58d280_0, 4, 5;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002aafb58e180_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002aafb58e4a0_0, 0;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002aafb58d000_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002aafb58d000_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002aafb58e180_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002aafb58d000_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002aafb571790;
T_3 ;
    %wait E_000002aafb4fcc90;
    %load/vec4 v000002aafb57f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aafb57f890_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002aafb57f890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002aafb57f890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb57f9d0, 0, 4;
    %load/vec4 v000002aafb57f890_0;
    %addi 1, 0, 32;
    %store/vec4 v000002aafb57f890_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002aafb57f7f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002aafb57f750_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002aafb57f6b0_0;
    %load/vec4 v000002aafb57f7f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb57f9d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb57f9d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002aafb571790;
T_4 ;
    %wait E_000002aafb4fd010;
    %load/vec4 v000002aafb57f7f0_0;
    %load/vec4 v000002aafb57f430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002aafb57f7f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002aafb57f750_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002aafb57f6b0_0;
    %assign/vec4 v000002aafb57f390_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002aafb57f430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002aafb57f9d0, 4;
    %assign/vec4 v000002aafb57f390_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002aafb571790;
T_5 ;
    %wait E_000002aafb4fd010;
    %load/vec4 v000002aafb57f7f0_0;
    %load/vec4 v000002aafb57f570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002aafb57f7f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002aafb57f750_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002aafb57f6b0_0;
    %assign/vec4 v000002aafb57f610_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002aafb57f570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002aafb57f9d0, 4;
    %assign/vec4 v000002aafb57f610_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002aafb571790;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002aafb572a50;
    %jmp t_0;
    .scope S_000002aafb572a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aafb57f4d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002aafb57f4d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002aafb57f4d0_0;
    %ix/getv/s 4, v000002aafb57f4d0_0;
    %load/vec4a v000002aafb57f9d0, 4;
    %ix/getv/s 4, v000002aafb57f4d0_0;
    %load/vec4a v000002aafb57f9d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002aafb57f4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002aafb57f4d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002aafb571790;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002aafb5728c0;
T_7 ;
    %wait E_000002aafb4fcf10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aafb57ccd0_0, 0, 32;
    %load/vec4 v000002aafb57d770_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002aafb57d770_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002aafb57f250_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002aafb57ccd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002aafb57d770_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002aafb57d770_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002aafb57d770_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002aafb57f250_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002aafb57ccd0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002aafb57f250_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002aafb57f250_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002aafb57ccd0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002aafb572410;
T_8 ;
    %wait E_000002aafb4fcc90;
    %load/vec4 v000002aafb57a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002aafb57ae30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002aafb57a750_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002aafb57a750_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002aafb57ae30_0;
    %load/vec4 v000002aafb57a390_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002aafb57ae30_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002aafb57ae30_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002aafb57ae30_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002aafb57ae30_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002aafb57ae30_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002aafb57ae30_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002aafb572410;
T_9 ;
    %wait E_000002aafb4fcc90;
    %load/vec4 v000002aafb57a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57c2d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002aafb57af70_0;
    %assign/vec4 v000002aafb57c2d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002aafb571dd0;
T_10 ;
    %wait E_000002aafb4fccd0;
    %load/vec4 v000002aafb57def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57e350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57caf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57aa70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57c690_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002aafb57bf10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002aafb57c550_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002aafb57c730_0;
    %load/vec4 v000002aafb57bfb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002aafb57ca50_0;
    %load/vec4 v000002aafb57bfb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002aafb57c9b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002aafb57c5f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002aafb57c730_0;
    %load/vec4 v000002aafb57c050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002aafb57ca50_0;
    %load/vec4 v000002aafb57c050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57e350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57caf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57c690_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002aafb57ab10_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57e350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57cf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57caf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57c690_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57e350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002aafb57cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57caf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb57c690_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002aafb571f60;
T_11 ;
    %wait E_000002aafb4fca90;
    %load/vec4 v000002aafb573440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002aafb576aa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb5765a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb576140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb576960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb5761e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb576000_0, 0;
    %assign/vec4 v000002aafb575920_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002aafb574980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002aafb5754c0_0;
    %assign/vec4 v000002aafb575920_0, 0;
    %load/vec4 v000002aafb573a80_0;
    %assign/vec4 v000002aafb576000_0, 0;
    %load/vec4 v000002aafb574160_0;
    %assign/vec4 v000002aafb5761e0_0, 0;
    %load/vec4 v000002aafb575600_0;
    %assign/vec4 v000002aafb576960_0, 0;
    %load/vec4 v000002aafb573d00_0;
    %assign/vec4 v000002aafb575b00_0, 0;
    %load/vec4 v000002aafb574200_0;
    %assign/vec4 v000002aafb575d80_0, 0;
    %load/vec4 v000002aafb573120_0;
    %assign/vec4 v000002aafb576140_0, 0;
    %load/vec4 v000002aafb5740c0_0;
    %assign/vec4 v000002aafb575c40_0, 0;
    %load/vec4 v000002aafb573f80_0;
    %assign/vec4 v000002aafb575f60_0, 0;
    %load/vec4 v000002aafb574020_0;
    %assign/vec4 v000002aafb5765a0_0, 0;
    %load/vec4 v000002aafb574fc0_0;
    %assign/vec4 v000002aafb575880_0, 0;
    %load/vec4 v000002aafb574c00_0;
    %assign/vec4 v000002aafb576780_0, 0;
    %load/vec4 v000002aafb575420_0;
    %assign/vec4 v000002aafb576500_0, 0;
    %load/vec4 v000002aafb574340_0;
    %assign/vec4 v000002aafb575ec0_0, 0;
    %load/vec4 v000002aafb573ee0_0;
    %assign/vec4 v000002aafb576280_0, 0;
    %load/vec4 v000002aafb5733a0_0;
    %assign/vec4 v000002aafb575ba0_0, 0;
    %load/vec4 v000002aafb574ac0_0;
    %assign/vec4 v000002aafb576320_0, 0;
    %load/vec4 v000002aafb574a20_0;
    %assign/vec4 v000002aafb575e20_0, 0;
    %load/vec4 v000002aafb574520_0;
    %assign/vec4 v000002aafb576aa0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002aafb576aa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb576780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb5765a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb576140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb575b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb576960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb5761e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb576000_0, 0;
    %assign/vec4 v000002aafb575920_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002aafb571ab0;
T_12 ;
    %wait E_000002aafb4fcd50;
    %load/vec4 v000002aafb57c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002aafb573800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb573b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb5736c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb574f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb573080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb5748e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb574840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb573e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb573940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb5752e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb572fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb573c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb5738a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb5747a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb575380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb573bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb5739e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002aafb573760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb574e80_0, 0;
    %assign/vec4 v000002aafb573260_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002aafb57a2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002aafb5745c0_0;
    %assign/vec4 v000002aafb573260_0, 0;
    %load/vec4 v000002aafb5742a0_0;
    %assign/vec4 v000002aafb574e80_0, 0;
    %load/vec4 v000002aafb574ca0_0;
    %assign/vec4 v000002aafb573760_0, 0;
    %load/vec4 v000002aafb573620_0;
    %assign/vec4 v000002aafb5739e0_0, 0;
    %load/vec4 v000002aafb575740_0;
    %assign/vec4 v000002aafb573bc0_0, 0;
    %load/vec4 v000002aafb574700_0;
    %assign/vec4 v000002aafb575380_0, 0;
    %load/vec4 v000002aafb575560_0;
    %assign/vec4 v000002aafb5747a0_0, 0;
    %load/vec4 v000002aafb573da0_0;
    %assign/vec4 v000002aafb5738a0_0, 0;
    %load/vec4 v000002aafb574de0_0;
    %assign/vec4 v000002aafb573c60_0, 0;
    %load/vec4 v000002aafb5734e0_0;
    %assign/vec4 v000002aafb572fe0_0, 0;
    %load/vec4 v000002aafb574660_0;
    %assign/vec4 v000002aafb575240_0, 0;
    %load/vec4 v000002aafb575100_0;
    %assign/vec4 v000002aafb5752e0_0, 0;
    %load/vec4 v000002aafb5751a0_0;
    %assign/vec4 v000002aafb573940_0, 0;
    %load/vec4 v000002aafb575060_0;
    %assign/vec4 v000002aafb573e40_0, 0;
    %load/vec4 v000002aafb574b60_0;
    %assign/vec4 v000002aafb574840_0, 0;
    %load/vec4 v000002aafb574480_0;
    %assign/vec4 v000002aafb5748e0_0, 0;
    %load/vec4 v000002aafb573580_0;
    %assign/vec4 v000002aafb573080_0, 0;
    %load/vec4 v000002aafb5756a0_0;
    %assign/vec4 v000002aafb574f20_0, 0;
    %load/vec4 v000002aafb573300_0;
    %assign/vec4 v000002aafb5736c0_0, 0;
    %load/vec4 v000002aafb5743e0_0;
    %assign/vec4 v000002aafb573b20_0, 0;
    %load/vec4 v000002aafb574d40_0;
    %assign/vec4 v000002aafb573800_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002aafb573800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb573b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb5736c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb574f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb573080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb5748e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb574840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb573e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb573940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb5752e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb575240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb572fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb573c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb5738a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb5747a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb575380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb573bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb5739e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002aafb573760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb574e80_0, 0;
    %assign/vec4 v000002aafb573260_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002aafb2dda30;
T_13 ;
    %wait E_000002aafb4fd8d0;
    %load/vec4 v000002aafb568200_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002aafb568020_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002aafb2dd8a0;
T_14 ;
    %wait E_000002aafb4fd410;
    %load/vec4 v000002aafb5694c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002aafb567d00_0;
    %pad/u 33;
    %load/vec4 v000002aafb567da0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %assign/vec4 v000002aafb569600_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002aafb567d00_0;
    %pad/u 33;
    %load/vec4 v000002aafb567da0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %assign/vec4 v000002aafb569600_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002aafb567d00_0;
    %pad/u 33;
    %load/vec4 v000002aafb567da0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %assign/vec4 v000002aafb569600_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002aafb567d00_0;
    %pad/u 33;
    %load/vec4 v000002aafb567da0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %assign/vec4 v000002aafb569600_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002aafb567d00_0;
    %pad/u 33;
    %load/vec4 v000002aafb567da0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %assign/vec4 v000002aafb569600_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002aafb567d00_0;
    %pad/u 33;
    %load/vec4 v000002aafb567da0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %assign/vec4 v000002aafb569600_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002aafb567da0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002aafb569600_0;
    %load/vec4 v000002aafb567da0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002aafb567d00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002aafb567da0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002aafb567da0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002aafb569600_0, 0;
    %load/vec4 v000002aafb567d00_0;
    %ix/getv 4, v000002aafb567da0_0;
    %shiftl 4;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002aafb567da0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002aafb569600_0;
    %load/vec4 v000002aafb567da0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002aafb567d00_0;
    %load/vec4 v000002aafb567da0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002aafb567da0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002aafb569600_0, 0;
    %load/vec4 v000002aafb567d00_0;
    %ix/getv 4, v000002aafb567da0_0;
    %shiftr 4;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb569600_0, 0;
    %load/vec4 v000002aafb567d00_0;
    %load/vec4 v000002aafb567da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002aafb569600_0, 0;
    %load/vec4 v000002aafb567da0_0;
    %load/vec4 v000002aafb567d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002aafb5697e0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002aafb3b69c0;
T_15 ;
    %wait E_000002aafb4fd550;
    %load/vec4 v000002aafb564790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002aafb564ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb563610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb564970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb564c90_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002aafb563250_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb564dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb564d30_0, 0;
    %assign/vec4 v000002aafb565050_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002aafb483a40_0;
    %assign/vec4 v000002aafb565050_0, 0;
    %load/vec4 v000002aafb565690_0;
    %assign/vec4 v000002aafb564d30_0, 0;
    %load/vec4 v000002aafb564a10_0;
    %assign/vec4 v000002aafb564dd0_0, 0;
    %load/vec4 v000002aafb46eb70_0;
    %assign/vec4 v000002aafb563250_0, 0;
    %load/vec4 v000002aafb484620_0;
    %assign/vec4 v000002aafb564c90_0, 0;
    %load/vec4 v000002aafb46ead0_0;
    %assign/vec4 v000002aafb564970_0, 0;
    %load/vec4 v000002aafb563f70_0;
    %assign/vec4 v000002aafb563610_0, 0;
    %load/vec4 v000002aafb563570_0;
    %assign/vec4 v000002aafb564ab0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002aafb571c40;
T_16 ;
    %wait E_000002aafb4fd010;
    %load/vec4 v000002aafb590b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002aafb591100_0;
    %load/vec4 v000002aafb58fee0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002aafb571c40;
T_17 ;
    %wait E_000002aafb4fd010;
    %load/vec4 v000002aafb58fee0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002aafb590a20, 4;
    %assign/vec4 v000002aafb590ac0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002aafb571c40;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aafb590660_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002aafb590660_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002aafb590660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %load/vec4 v000002aafb590660_0;
    %addi 1, 0, 32;
    %store/vec4 v000002aafb590660_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002aafb590a20, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002aafb571c40;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aafb590660_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002aafb590660_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002aafb590660_0;
    %load/vec4a v000002aafb590a20, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002aafb590660_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002aafb590660_0;
    %addi 1, 0, 32;
    %store/vec4 v000002aafb590660_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002aafb571470;
T_20 ;
    %wait E_000002aafb4fe550;
    %load/vec4 v000002aafb58ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002aafb58f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb58f800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb591060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002aafb590e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002aafb58f120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002aafb590840_0, 0;
    %assign/vec4 v000002aafb58f080_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002aafb58ee00_0;
    %assign/vec4 v000002aafb58f080_0, 0;
    %load/vec4 v000002aafb5900c0_0;
    %assign/vec4 v000002aafb590840_0, 0;
    %load/vec4 v000002aafb58eea0_0;
    %assign/vec4 v000002aafb590e80_0, 0;
    %load/vec4 v000002aafb58e9a0_0;
    %assign/vec4 v000002aafb58f120_0, 0;
    %load/vec4 v000002aafb58ef40_0;
    %assign/vec4 v000002aafb591060_0, 0;
    %load/vec4 v000002aafb590de0_0;
    %assign/vec4 v000002aafb58f1c0_0, 0;
    %load/vec4 v000002aafb5907a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002aafb58f800_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002aafb3bd800;
T_21 ;
    %wait E_000002aafb4fd210;
    %load/vec4 v000002aafb5a1630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002aafb5a3570_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002aafb5a3570_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002aafb5a3570_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002aafb2a9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aafb5a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aafb5a0ff0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002aafb2a9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002aafb5a1810_0;
    %inv;
    %assign/vec4 v000002aafb5a1810_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002aafb2a9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002aafb5a0ff0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aafb5a0ff0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002aafb5a0f50_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
