#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005C05D8 .scope module, "RAM2x4" "RAM2x4" 2 23;
 .timescale 0 0;
L_005CFEC8 .functor NOT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v00609380_0 .net "addr", 0 0, C4<z>; 0 drivers
v006093D8_0 .net "clear", 0 0, C4<z>; 0 drivers
v00609430_0 .net "clk", 0 0, C4<z>; 0 drivers
v00609488_0 .var "clkin", 0 0;
v006094E0_0 .net "in", 3 0, C4<zzzz>; 0 drivers
RS_005D498C .resolv tri, L_00609C18, L_00609D20, L_00609E28, L_00609F30;
v00609538_0 .net8 "out", 3 0, RS_005D498C; 4 drivers
v00609590_0 .net "rw", 0 0, C4<z>; 0 drivers
RS_005D495C .resolv tri, L_00609698, L_00609748, L_006097F8, L_006098A8;
v006095E8_0 .net8 "s0", 3 0, RS_005D495C; 4 drivers
RS_005D4974 .resolv tri, L_00609958, L_00609A08, L_00609AB8, L_00609B68;
v00609640_0 .net8 "s1", 3 0, RS_005D4974; 4 drivers
S_005C0880 .scope module, "R1" "RAM1x4" 2 27, 3 17, S_005C05D8;
 .timescale 0 0;
v00609140_0 .net "addr", 0 0, L_005CFEC8; 1 drivers
v00609198_0 .alias "clear", 0 0, v006093D8_0;
v006091F0_0 .alias "clk", 0 0, v00609430_0;
v00609248_0 .alias "in", 3 0, v006094E0_0;
v006092A0_0 .alias "out", 3 0, v006095E8_0;
v00609328_0 .alias "rw", 0 0, v00609590_0;
L_00609698 .part/pv L_005CFB48, 0, 1, 4;
L_006096F0 .part C4<zzzz>, 0, 1;
L_00609748 .part/pv L_005CFC60, 1, 1, 4;
L_006097A0 .part C4<zzzz>, 1, 1;
L_006097F8 .part/pv L_005CFD08, 2, 1, 4;
L_00609850 .part C4<zzzz>, 2, 1;
L_006098A8 .part/pv L_005CFE20, 3, 1, 4;
L_00609900 .part C4<zzzz>, 3, 1;
S_005D1250 .scope module, "R1" "RAM1x1" 3 18, 3 10, S_005C0880;
 .timescale 0 0;
L_005CFAD8 .functor AND 1, L_005CFEC8, C4<z>, C4<z>, C4<1>;
L_005CFB48 .functor AND 1, v00608D78_0, L_005CFEC8, C4<1>, C4<1>;
v00608E28_0 .alias "addr", 0 0, v00609140_0;
v00608E80_0 .alias "clear", 0 0, v006093D8_0;
v00608ED8_0 .alias "clk", 0 0, v00609430_0;
v00608F30_0 .net "in", 0 0, L_006096F0; 1 drivers
v00608F88_0 .net "out", 0 0, L_005CFB48; 1 drivers
v00608FE0_0 .alias "rw", 0 0, v00609590_0;
v00609038_0 .net "s0", 0 0, L_005CFAD8; 1 drivers
v00609090_0 .net "s1", 0 0, v00608D78_0; 1 drivers
v006090E8_0 .net "s2", 0 0, v00608DD0_0; 1 drivers
S_005D11C8 .scope module, "JK" "jkff" 3 13, 4 8, S_005D1250;
 .timescale 0 0;
v00608C18_0 .alias "clear", 0 0, v006093D8_0;
v00608C70_0 .alias "clk", 0 0, v00609038_0;
v00608CC8_0 .alias "j", 0 0, v00608F30_0;
v00608D20_0 .alias "k", 0 0, v00608F30_0;
v00608D78_0 .var "q", 0 0;
v00608DD0_0 .var "qnot", 0 0;
E_005D42D8 .event posedge, v00608C70_0;
S_005C1078 .scope module, "R2" "RAM1x1" 3 19, 3 10, S_005C0880;
 .timescale 0 0;
L_005CFBF0 .functor AND 1, L_005CFEC8, C4<z>, C4<z>, C4<1>;
L_005CFC60 .functor AND 1, v00608850_0, L_005CFEC8, C4<1>, C4<1>;
v00608900_0 .alias "addr", 0 0, v00609140_0;
v00608958_0 .alias "clear", 0 0, v006093D8_0;
v006089B0_0 .alias "clk", 0 0, v00609430_0;
v00608A08_0 .net "in", 0 0, L_006097A0; 1 drivers
v00608A60_0 .net "out", 0 0, L_005CFC60; 1 drivers
v00608AB8_0 .alias "rw", 0 0, v00609590_0;
v00608B10_0 .net "s0", 0 0, L_005CFBF0; 1 drivers
v00608B68_0 .net "s1", 0 0, v00608850_0; 1 drivers
v00608BC0_0 .net "s2", 0 0, v006088A8_0; 1 drivers
S_005C0D48 .scope module, "JK" "jkff" 3 13, 4 8, S_005C1078;
 .timescale 0 0;
v006086F0_0 .alias "clear", 0 0, v006093D8_0;
v00608748_0 .alias "clk", 0 0, v00608B10_0;
v006087A0_0 .alias "j", 0 0, v00608A08_0;
v006087F8_0 .alias "k", 0 0, v00608A08_0;
v00608850_0 .var "q", 0 0;
v006088A8_0 .var "qnot", 0 0;
E_005D4258 .event posedge, v00608748_0;
S_005C0E58 .scope module, "R3" "RAM1x1" 3 20, 3 10, S_005C0880;
 .timescale 0 0;
L_005CF9C0 .functor AND 1, L_005CFEC8, C4<z>, C4<z>, C4<1>;
L_005CFD08 .functor AND 1, v00608328_0, L_005CFEC8, C4<1>, C4<1>;
v006083D8_0 .alias "addr", 0 0, v00609140_0;
v00608430_0 .alias "clear", 0 0, v006093D8_0;
v00608488_0 .alias "clk", 0 0, v00609430_0;
v006084E0_0 .net "in", 0 0, L_00609850; 1 drivers
v00608538_0 .net "out", 0 0, L_005CFD08; 1 drivers
v00608590_0 .alias "rw", 0 0, v00609590_0;
v006085E8_0 .net "s0", 0 0, L_005CF9C0; 1 drivers
v00608640_0 .net "s1", 0 0, v00608328_0; 1 drivers
v00608698_0 .net "s2", 0 0, v00608380_0; 1 drivers
S_005C0DD0 .scope module, "JK" "jkff" 3 13, 4 8, S_005C0E58;
 .timescale 0 0;
v00607998_0 .alias "clear", 0 0, v006093D8_0;
v006079F0_0 .alias "clk", 0 0, v006085E8_0;
v00607A48_0 .alias "j", 0 0, v006084E0_0;
v00607AA0_0 .alias "k", 0 0, v006084E0_0;
v00608328_0 .var "q", 0 0;
v00608380_0 .var "qnot", 0 0;
E_005D4198 .event posedge, v006079F0_0;
S_005C0FF0 .scope module, "R4" "RAM1x1" 3 21, 3 10, S_005C0880;
 .timescale 0 0;
L_005CFDB0 .functor AND 1, L_005CFEC8, C4<z>, C4<z>, C4<1>;
L_005CFE20 .functor AND 1, v006075D0_0, L_005CFEC8, C4<1>, C4<1>;
v00607680_0 .alias "addr", 0 0, v00609140_0;
v006076D8_0 .alias "clear", 0 0, v006093D8_0;
v00607730_0 .alias "clk", 0 0, v00609430_0;
v00607788_0 .net "in", 0 0, L_00609900; 1 drivers
v006077E0_0 .net "out", 0 0, L_005CFE20; 1 drivers
v00607838_0 .alias "rw", 0 0, v00609590_0;
v00607890_0 .net "s0", 0 0, L_005CFDB0; 1 drivers
v006078E8_0 .net "s1", 0 0, v006075D0_0; 1 drivers
v00607940_0 .net "s2", 0 0, v00607628_0; 1 drivers
S_005C0F68 .scope module, "JK" "jkff" 3 13, 4 8, S_005C0FF0;
 .timescale 0 0;
v00607470_0 .alias "clear", 0 0, v006093D8_0;
v006074C8_0 .alias "clk", 0 0, v00607890_0;
v00607520_0 .alias "j", 0 0, v00607788_0;
v00607578_0 .alias "k", 0 0, v00607788_0;
v006075D0_0 .var "q", 0 0;
v00607628_0 .var "qnot", 0 0;
E_005D40B8 .event posedge, v006074C8_0;
S_005C0660 .scope module, "R2" "RAM1x4" 2 28, 3 17, S_005C05D8;
 .timescale 0 0;
v00607260_0 .alias "addr", 0 0, v00609380_0;
v006072B8_0 .alias "clear", 0 0, v006093D8_0;
v00607310_0 .alias "clk", 0 0, v00609430_0;
v00607368_0 .alias "in", 3 0, v006094E0_0;
v006073C0_0 .alias "out", 3 0, v00609640_0;
v00607418_0 .alias "rw", 0 0, v00609590_0;
L_00609958 .part/pv L_005CFF70, 0, 1, 4;
L_006099B0 .part C4<zzzz>, 0, 1;
L_00609A08 .part/pv L_0060A3D0, 1, 1, 4;
L_00609A60 .part C4<zzzz>, 1, 1;
L_00609AB8 .part/pv L_0060A4B0, 2, 1, 4;
L_00609B10 .part C4<zzzz>, 2, 1;
L_00609B68 .part/pv L_0060A5C8, 3, 1, 4;
L_00609BC0 .part C4<zzzz>, 3, 1;
S_005C0BB0 .scope module, "R1" "RAM1x1" 3 18, 3 10, S_005C0660;
 .timescale 0 0;
L_005CFF00 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_005CFF70 .functor AND 1, v00606E98_0, C4<z>, C4<1>, C4<1>;
v00606F48_0 .alias "addr", 0 0, v00609380_0;
v00606FA0_0 .alias "clear", 0 0, v006093D8_0;
v00606FF8_0 .alias "clk", 0 0, v00609430_0;
v00607050_0 .net "in", 0 0, L_006099B0; 1 drivers
v006070A8_0 .net "out", 0 0, L_005CFF70; 1 drivers
v00607100_0 .alias "rw", 0 0, v00609590_0;
v00607158_0 .net "s0", 0 0, L_005CFF00; 1 drivers
v006071B0_0 .net "s1", 0 0, v00606E98_0; 1 drivers
v00607208_0 .net "s2", 0 0, v00606EF0_0; 1 drivers
S_005C0B28 .scope module, "JK" "jkff" 3 13, 4 8, S_005C0BB0;
 .timescale 0 0;
v00606D38_0 .alias "clear", 0 0, v006093D8_0;
v00606D90_0 .alias "clk", 0 0, v00607158_0;
v00606DE8_0 .alias "j", 0 0, v00607050_0;
v00606E40_0 .alias "k", 0 0, v00607050_0;
v00606E98_0 .var "q", 0 0;
v00606EF0_0 .var "qnot", 0 0;
E_005D3FF8 .event posedge, v00606D90_0;
S_005C0908 .scope module, "R2" "RAM1x1" 3 19, 3 10, S_005C0660;
 .timescale 0 0;
L_0060A360 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_0060A3D0 .functor AND 1, v00606940_0, C4<z>, C4<1>, C4<1>;
v006069F0_0 .alias "addr", 0 0, v00609380_0;
v00606A48_0 .alias "clear", 0 0, v006093D8_0;
v00606AA0_0 .alias "clk", 0 0, v00609430_0;
v00606B28_0 .net "in", 0 0, L_00609A60; 1 drivers
v00606B80_0 .net "out", 0 0, L_0060A3D0; 1 drivers
v00606BD8_0 .alias "rw", 0 0, v00609590_0;
v00606C30_0 .net "s0", 0 0, L_0060A360; 1 drivers
v00606C88_0 .net "s1", 0 0, v00606940_0; 1 drivers
v00606CE0_0 .net "s2", 0 0, v00606998_0; 1 drivers
S_005C0C38 .scope module, "JK" "jkff" 3 13, 4 8, S_005C0908;
 .timescale 0 0;
v006067E0_0 .alias "clear", 0 0, v006093D8_0;
v00606838_0 .alias "clk", 0 0, v00606C30_0;
v00606890_0 .alias "j", 0 0, v00606B28_0;
v006068E8_0 .alias "k", 0 0, v00606B28_0;
v00606940_0 .var "q", 0 0;
v00606998_0 .var "qnot", 0 0;
E_005C51A0 .event posedge, v00606838_0;
S_005C0A18 .scope module, "R3" "RAM1x1" 3 20, 3 10, S_005C0660;
 .timescale 0 0;
L_0060A440 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_0060A4B0 .functor AND 1, v00606418_0, C4<z>, C4<1>, C4<1>;
v006064C8_0 .alias "addr", 0 0, v00609380_0;
v00606520_0 .alias "clear", 0 0, v006093D8_0;
v00606578_0 .alias "clk", 0 0, v00609430_0;
v006065D0_0 .net "in", 0 0, L_00609B10; 1 drivers
v00606628_0 .net "out", 0 0, L_0060A4B0; 1 drivers
v00606680_0 .alias "rw", 0 0, v00609590_0;
v006066D8_0 .net "s0", 0 0, L_0060A440; 1 drivers
v00606730_0 .net "s1", 0 0, v00606418_0; 1 drivers
v00606788_0 .net "s2", 0 0, v00606470_0; 1 drivers
S_005C0990 .scope module, "JK" "jkff" 3 13, 4 8, S_005C0A18;
 .timescale 0 0;
v006062B8_0 .alias "clear", 0 0, v006093D8_0;
v00606310_0 .alias "clk", 0 0, v006066D8_0;
v00606368_0 .alias "j", 0 0, v006065D0_0;
v006063C0_0 .alias "k", 0 0, v006065D0_0;
v00606418_0 .var "q", 0 0;
v00606470_0 .var "qnot", 0 0;
E_005C56A0 .event posedge, v00606310_0;
S_005C03B8 .scope module, "R4" "RAM1x1" 3 21, 3 10, S_005C0660;
 .timescale 0 0;
L_0060A558 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_0060A5C8 .functor AND 1, v00605EF0_0, C4<z>, C4<1>, C4<1>;
v00605FA0_0 .alias "addr", 0 0, v00609380_0;
v00605FF8_0 .alias "clear", 0 0, v006093D8_0;
v00606050_0 .alias "clk", 0 0, v00609430_0;
v006060A8_0 .net "in", 0 0, L_00609BC0; 1 drivers
v00606100_0 .net "out", 0 0, L_0060A5C8; 1 drivers
v00606158_0 .alias "rw", 0 0, v00609590_0;
v006061B0_0 .net "s0", 0 0, L_0060A558; 1 drivers
v00606208_0 .net "s1", 0 0, v00605EF0_0; 1 drivers
v00606260_0 .net "s2", 0 0, v00605F48_0; 1 drivers
S_005C0AA0 .scope module, "JK" "jkff" 3 13, 4 8, S_005C03B8;
 .timescale 0 0;
v00605D90_0 .alias "clear", 0 0, v006093D8_0;
v00605DE8_0 .alias "clk", 0 0, v006061B0_0;
v00605E40_0 .alias "j", 0 0, v006060A8_0;
v00605E98_0 .alias "k", 0 0, v006060A8_0;
v00605EF0_0 .var "q", 0 0;
v00605F48_0 .var "qnot", 0 0;
E_005C5180 .event posedge, v00605DE8_0;
S_005C0550 .scope module, "M" "mux_4_bits" 2 29, 2 16, S_005C05D8;
 .timescale 0 0;
v00605C30_0 .alias "a", 3 0, v006095E8_0;
v00605C88_0 .alias "b", 3 0, v00609640_0;
v00605CE0_0 .alias "key", 0 0, v00609380_0;
v00605D38_0 .alias "out", 3 0, v00609538_0;
L_00609C18 .part/pv L_0060A750, 0, 1, 4;
L_00609C70 .part RS_005D495C, 0, 1;
L_00609CC8 .part RS_005D4974, 0, 1;
L_00609D20 .part/pv L_0060A9B8, 1, 1, 4;
L_00609D78 .part RS_005D495C, 1, 1;
L_00609DD0 .part RS_005D4974, 1, 1;
L_00609E28 .part/pv L_0060B0A0, 2, 1, 4;
L_00609E80 .part RS_005D495C, 2, 1;
L_00609ED8 .part RS_005D4974, 2, 1;
L_00609F30 .part/pv L_0060B298, 3, 1, 4;
L_00609F88 .part RS_005D495C, 3, 1;
L_00609FE0 .part RS_005D4974, 3, 1;
S_005C06E8 .scope module, "M1" "mux" 2 17, 2 9, S_005C0550;
 .timescale 0 0;
L_0060A670 .functor AND 1, L_00609C70, L_0060A6A8, C4<1>, C4<1>;
L_0060A6A8 .functor NOT 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0060A718 .functor AND 1, L_00609CC8, C4<z>, C4<1>, C4<1>;
L_0060A750 .functor OR 1, L_0060A670, L_0060A718, C4<0>, C4<0>;
v005CCE70_0 .net *"_s0", 0 0, L_0060A6A8; 1 drivers
v005CCEC8_0 .net "a", 0 0, L_00609C70; 1 drivers
v005CCF20_0 .net "b", 0 0, L_00609CC8; 1 drivers
v005CCF78_0 .alias "key", 0 0, v00609380_0;
v00605B28_0 .net "out", 0 0, L_0060A750; 1 drivers
v00605B80_0 .net "s0", 0 0, L_0060A670; 1 drivers
v00605BD8_0 .net "s1", 0 0, L_0060A718; 1 drivers
S_005C0770 .scope module, "M2" "mux" 2 18, 2 9, S_005C0550;
 .timescale 0 0;
L_0060A8D8 .functor AND 1, L_00609D78, L_0060A910, C4<1>, C4<1>;
L_0060A910 .functor NOT 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0060A980 .functor AND 1, L_00609DD0, C4<z>, C4<1>, C4<1>;
L_0060A9B8 .functor OR 1, L_0060A8D8, L_0060A980, C4<0>, C4<0>;
v005CCC08_0 .net *"_s0", 0 0, L_0060A910; 1 drivers
v005CCC60_0 .net "a", 0 0, L_00609D78; 1 drivers
v005CCCB8_0 .net "b", 0 0, L_00609DD0; 1 drivers
v005CCD10_0 .alias "key", 0 0, v00609380_0;
v005CCD68_0 .net "out", 0 0, L_0060A9B8; 1 drivers
v005CCDC0_0 .net "s0", 0 0, L_0060A8D8; 1 drivers
v005CCE18_0 .net "s1", 0 0, L_0060A980; 1 drivers
S_005C0440 .scope module, "M3" "mux" 2 19, 2 9, S_005C0550;
 .timescale 0 0;
L_0060AFC0 .functor AND 1, L_00609E80, L_0060AFF8, C4<1>, C4<1>;
L_0060AFF8 .functor NOT 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0060B068 .functor AND 1, L_00609ED8, C4<z>, C4<1>, C4<1>;
L_0060B0A0 .functor OR 1, L_0060AFC0, L_0060B068, C4<0>, C4<0>;
v005CC9A0_0 .net *"_s0", 0 0, L_0060AFF8; 1 drivers
v005CC9F8_0 .net "a", 0 0, L_00609E80; 1 drivers
v005CCA50_0 .net "b", 0 0, L_00609ED8; 1 drivers
v005CCAA8_0 .alias "key", 0 0, v00609380_0;
v005CCB00_0 .net "out", 0 0, L_0060B0A0; 1 drivers
v005CCB58_0 .net "s0", 0 0, L_0060AFC0; 1 drivers
v005CCBB0_0 .net "s1", 0 0, L_0060B068; 1 drivers
S_005C04C8 .scope module, "M4" "mux" 2 20, 2 9, S_005C0550;
 .timescale 0 0;
L_0060B1B8 .functor AND 1, L_00609F88, L_0060B1F0, C4<1>, C4<1>;
L_0060B1F0 .functor NOT 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0060B260 .functor AND 1, L_00609FE0, C4<z>, C4<1>, C4<1>;
L_0060B298 .functor OR 1, L_0060B1B8, L_0060B260, C4<0>, C4<0>;
v005CC738_0 .net *"_s0", 0 0, L_0060B1F0; 1 drivers
v005CC790_0 .net "a", 0 0, L_00609F88; 1 drivers
v005CC7E8_0 .net "b", 0 0, L_00609FE0; 1 drivers
v005CC840_0 .alias "key", 0 0, v00609380_0;
v005CC898_0 .net "out", 0 0, L_0060B298; 1 drivers
v005CC8F0_0 .net "s0", 0 0, L_0060B1B8; 1 drivers
v005CC948_0 .net "s1", 0 0, L_0060B260; 1 drivers
    .scope S_005D11C8;
T_0 ;
    %set/v v00608D78_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005D11C8;
T_1 ;
    %set/v v00608DD0_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_005D11C8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v00608C18_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608D78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00608DD0_0, 0, 1;
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_005D11C8;
T_3 ;
    %wait E_005D42D8;
    %load/v 8, v00608CC8_0, 1;
    %load/v 9, v00608D20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608D78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00608DD0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00608CC8_0, 1;
    %inv 8, 1;
    %load/v 9, v00608D20_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00608C18_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608D78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00608DD0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00608CC8_0, 1;
    %load/v 9, v00608D20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v00608D78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00608D78_0, 0, 8;
    %load/v 8, v00608DD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00608DD0_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005C0D48;
T_4 ;
    %set/v v00608850_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_005C0D48;
T_5 ;
    %set/v v006088A8_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_005C0D48;
T_6 ;
    %delay 5, 0;
    %load/v 8, v006086F0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608850_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006088A8_0, 0, 1;
T_6.0 ;
    %end;
    .thread T_6;
    .scope S_005C0D48;
T_7 ;
    %wait E_005D4258;
    %load/v 8, v006087A0_0, 1;
    %load/v 9, v006087F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608850_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006088A8_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v006087A0_0, 1;
    %inv 8, 1;
    %load/v 9, v006087F8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v006086F0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608850_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006088A8_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v006087A0_0, 1;
    %load/v 9, v006087F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00608850_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00608850_0, 0, 8;
    %load/v 8, v006088A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006088A8_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005C0DD0;
T_8 ;
    %set/v v00608328_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_005C0DD0;
T_9 ;
    %set/v v00608380_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_005C0DD0;
T_10 ;
    %delay 5, 0;
    %load/v 8, v00607998_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608328_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00608380_0, 0, 1;
T_10.0 ;
    %end;
    .thread T_10;
    .scope S_005C0DD0;
T_11 ;
    %wait E_005D4198;
    %load/v 8, v00607A48_0, 1;
    %load/v 9, v00607AA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608328_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00608380_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00607A48_0, 1;
    %inv 8, 1;
    %load/v 9, v00607AA0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00607998_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00608328_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00608380_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00607A48_0, 1;
    %load/v 9, v00607AA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v00608328_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00608328_0, 0, 8;
    %load/v 8, v00608380_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00608380_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005C0F68;
T_12 ;
    %set/v v006075D0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_005C0F68;
T_13 ;
    %set/v v00607628_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_005C0F68;
T_14 ;
    %delay 5, 0;
    %load/v 8, v00607470_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006075D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00607628_0, 0, 1;
T_14.0 ;
    %end;
    .thread T_14;
    .scope S_005C0F68;
T_15 ;
    %wait E_005D40B8;
    %load/v 8, v00607520_0, 1;
    %load/v 9, v00607578_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006075D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00607628_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00607520_0, 1;
    %inv 8, 1;
    %load/v 9, v00607578_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00607470_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006075D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00607628_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v00607520_0, 1;
    %load/v 9, v00607578_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v006075D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006075D0_0, 0, 8;
    %load/v 8, v00607628_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00607628_0, 0, 8;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_005C0B28;
T_16 ;
    %set/v v00606E98_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_005C0B28;
T_17 ;
    %set/v v00606EF0_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_005C0B28;
T_18 ;
    %delay 5, 0;
    %load/v 8, v00606D38_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606E98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606EF0_0, 0, 1;
T_18.0 ;
    %end;
    .thread T_18;
    .scope S_005C0B28;
T_19 ;
    %wait E_005D3FF8;
    %load/v 8, v00606DE8_0, 1;
    %load/v 9, v00606E40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606E98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606EF0_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v00606DE8_0, 1;
    %inv 8, 1;
    %load/v 9, v00606E40_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00606D38_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606E98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606EF0_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v00606DE8_0, 1;
    %load/v 9, v00606E40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v00606E98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606E98_0, 0, 8;
    %load/v 8, v00606EF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606EF0_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_005C0C38;
T_20 ;
    %set/v v00606940_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_005C0C38;
T_21 ;
    %set/v v00606998_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_005C0C38;
T_22 ;
    %delay 5, 0;
    %load/v 8, v006067E0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606998_0, 0, 1;
T_22.0 ;
    %end;
    .thread T_22;
    .scope S_005C0C38;
T_23 ;
    %wait E_005C51A0;
    %load/v 8, v00606890_0, 1;
    %load/v 9, v006068E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606998_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00606890_0, 1;
    %inv 8, 1;
    %load/v 9, v006068E8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v006067E0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606998_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v00606890_0, 1;
    %load/v 9, v006068E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v00606940_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606940_0, 0, 8;
    %load/v 8, v00606998_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606998_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_005C0990;
T_24 ;
    %set/v v00606418_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_005C0990;
T_25 ;
    %set/v v00606470_0, 1, 1;
    %end;
    .thread T_25;
    .scope S_005C0990;
T_26 ;
    %delay 5, 0;
    %load/v 8, v006062B8_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606470_0, 0, 1;
T_26.0 ;
    %end;
    .thread T_26;
    .scope S_005C0990;
T_27 ;
    %wait E_005C56A0;
    %load/v 8, v00606368_0, 1;
    %load/v 9, v006063C0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606418_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606470_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v00606368_0, 1;
    %inv 8, 1;
    %load/v 9, v006063C0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v006062B8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00606418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00606470_0, 0, 1;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v00606368_0, 1;
    %load/v 9, v006063C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v00606418_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606418_0, 0, 8;
    %load/v 8, v00606470_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00606470_0, 0, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_005C0AA0;
T_28 ;
    %set/v v00605EF0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_005C0AA0;
T_29 ;
    %set/v v00605F48_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_005C0AA0;
T_30 ;
    %delay 5, 0;
    %load/v 8, v00605D90_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00605EF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00605F48_0, 0, 1;
T_30.0 ;
    %end;
    .thread T_30;
    .scope S_005C0AA0;
T_31 ;
    %wait E_005C5180;
    %load/v 8, v00605E40_0, 1;
    %load/v 9, v00605E98_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00605EF0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605F48_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v00605E40_0, 1;
    %inv 8, 1;
    %load/v 9, v00605E98_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00605D90_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00605EF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00605F48_0, 0, 1;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v00605E40_0, 1;
    %load/v 9, v00605E98_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v00605EF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605EF0_0, 0, 8;
    %load/v 8, v00605F48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00605F48_0, 0, 8;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_005C05D8;
T_32 ;
    %set/v v00609488_0, 0, 1;
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ram2x4.v";
    "./ram1x4.v";
    "./jkff.v";
