// Seed: 3320204425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  always @(posedge id_7 or 1'b0);
endmodule
module module_1 (
    input  tri1 id_0
    , id_4,
    output wor  id_1,
    input  wire id_2
);
  logic id_5 = id_5;
  notif0 primCall (id_1, id_2, id_4);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
