**State Diagram**
![image](https://github.com/Poudel0/VHDL-Embedded-Systems/assets/153211249/1db09c28-6f99-405e-be3d-4dd42366fc23)
