
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b480  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  0800b610  0800b610  0000c610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b768  0800b768  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b768  0800b768  0000c768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b770  0800b770  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b770  0800b770  0000c770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b774  0800b774  0000c774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800b778  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d14c  2**0
                  CONTENTS
 10 .bss          00002140  2000014c  2000014c  0000d14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000228c  2000228c  0000d14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf4a  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000493d  00000000  00000000  000290c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001828  00000000  00000000  0002da08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001290  00000000  00000000  0002f230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025f32  00000000  00000000  000304c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000200e4  00000000  00000000  000563f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d352e  00000000  00000000  000764d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00149a04  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000694c  00000000  00000000  00149a48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  00150394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b5f8 	.word	0x0800b5f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800b5f8 	.word	0x0800b5f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	@ 0x30
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
 800058a:	4b75      	ldr	r3, [pc, #468]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058e:	4a74      	ldr	r2, [pc, #464]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000590:	f043 0310 	orr.w	r3, r3, #16
 8000594:	6313      	str	r3, [r2, #48]	@ 0x30
 8000596:	4b72      	ldr	r3, [pc, #456]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	f003 0310 	and.w	r3, r3, #16
 800059e:	61bb      	str	r3, [r7, #24]
 80005a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]
 80005a6:	4b6e      	ldr	r3, [pc, #440]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a6d      	ldr	r2, [pc, #436]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b6b      	ldr	r3, [pc, #428]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	4b67      	ldr	r3, [pc, #412]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a66      	ldr	r2, [pc, #408]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b64      	ldr	r3, [pc, #400]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	4b60      	ldr	r3, [pc, #384]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	4a5f      	ldr	r2, [pc, #380]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ea:	4b5d      	ldr	r3, [pc, #372]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b59      	ldr	r3, [pc, #356]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a58      	ldr	r2, [pc, #352]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b56      	ldr	r3, [pc, #344]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b52      	ldr	r3, [pc, #328]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a51      	ldr	r2, [pc, #324]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b4f      	ldr	r3, [pc, #316]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2138      	movs	r1, #56	@ 0x38
 8000632:	484c      	ldr	r0, [pc, #304]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000634:	f001 fe0c 	bl	8002250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2101      	movs	r1, #1
 800063c:	484a      	ldr	r0, [pc, #296]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 800063e:	f001 fe07 	bl	8002250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2110      	movs	r1, #16
 8000646:	4849      	ldr	r0, [pc, #292]	@ (800076c <MX_GPIO_Init+0x1fc>)
 8000648:	f001 fe02 	bl	8002250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000652:	4847      	ldr	r0, [pc, #284]	@ (8000770 <MX_GPIO_Init+0x200>)
 8000654:	f001 fdfc 	bl	8002250 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin;
 8000658:	2338      	movs	r3, #56	@ 0x38
 800065a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065c:	2301      	movs	r3, #1
 800065e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	2300      	movs	r3, #0
 8000662:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000664:	2300      	movs	r3, #0
 8000666:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000668:	f107 031c 	add.w	r3, r7, #28
 800066c:	4619      	mov	r1, r3
 800066e:	483d      	ldr	r0, [pc, #244]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000670:	f001 fc52 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000674:	2301      	movs	r3, #1
 8000676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 031c 	add.w	r3, r7, #28
 8000688:	4619      	mov	r1, r3
 800068a:	4837      	ldr	r0, [pc, #220]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 800068c:	f001 fc44 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000690:	2308      	movs	r3, #8
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000694:	2302      	movs	r3, #2
 8000696:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2300      	movs	r3, #0
 800069e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006a0:	2305      	movs	r3, #5
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006a4:	f107 031c 	add.w	r3, r7, #28
 80006a8:	4619      	mov	r1, r3
 80006aa:	482f      	ldr	r0, [pc, #188]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 80006ac:	f001 fc34 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006b0:	2304      	movs	r3, #4
 80006b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b4:	2300      	movs	r3, #0
 80006b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f107 031c 	add.w	r3, r7, #28
 80006c0:	4619      	mov	r1, r3
 80006c2:	482b      	ldr	r0, [pc, #172]	@ (8000770 <MX_GPIO_Init+0x200>)
 80006c4:	f001 fc28 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80006c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ce:	2302      	movs	r3, #2
 80006d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	2300      	movs	r3, #0
 80006d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006da:	2305      	movs	r3, #5
 80006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80006de:	f107 031c 	add.w	r3, r7, #28
 80006e2:	4619      	mov	r1, r3
 80006e4:	4822      	ldr	r0, [pc, #136]	@ (8000770 <MX_GPIO_Init+0x200>)
 80006e6:	f001 fc17 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 80006ea:	2310      	movs	r3, #16
 80006ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	481a      	ldr	r0, [pc, #104]	@ (800076c <MX_GPIO_Init+0x1fc>)
 8000702:	f001 fc09 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000706:	2320      	movs	r3, #32
 8000708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800070a:	2300      	movs	r3, #0
 800070c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	4619      	mov	r1, r3
 8000718:	4814      	ldr	r0, [pc, #80]	@ (800076c <MX_GPIO_Init+0x1fc>)
 800071a:	f001 fbfd 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800071e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000724:	2301      	movs	r3, #1
 8000726:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	2300      	movs	r3, #0
 800072e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000730:	f107 031c 	add.w	r3, r7, #28
 8000734:	4619      	mov	r1, r3
 8000736:	480e      	ldr	r0, [pc, #56]	@ (8000770 <MX_GPIO_Init+0x200>)
 8000738:	f001 fbee 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000740:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	4619      	mov	r1, r3
 8000750:	4804      	ldr	r0, [pc, #16]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000752:	f001 fbe1 	bl	8001f18 <HAL_GPIO_Init>

}
 8000756:	bf00      	nop
 8000758:	3730      	adds	r7, #48	@ 0x30
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40021000 	.word	0x40021000
 8000768:	40020800 	.word	0x40020800
 800076c:	40020c00 	.word	0x40020c00
 8000770:	40020400 	.word	0x40020400

08000774 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800077a:	4a14      	ldr	r2, [pc, #80]	@ (80007cc <MX_I2S3_Init+0x58>)
 800077c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000784:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800078c:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000792:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000798:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800079a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800079e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007b4:	f001 fd66 	bl	8002284 <HAL_I2S_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007be:	f000 faef 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000168 	.word	0x20000168
 80007cc:	40003c00 	.word	0x40003c00

080007d0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08e      	sub	sp, #56	@ 0x38
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	60da      	str	r2, [r3, #12]
 80007e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a31      	ldr	r2, [pc, #196]	@ (80008c0 <HAL_I2S_MspInit+0xf0>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d15a      	bne.n	80008b6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000800:	2301      	movs	r3, #1
 8000802:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000804:	23c0      	movs	r3, #192	@ 0xc0
 8000806:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000808:	2302      	movs	r3, #2
 800080a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	4618      	mov	r0, r3
 8000812:	f004 f8c1 	bl	8004998 <HAL_RCCEx_PeriphCLKConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800081c:	f000 fac0 	bl	8000da0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	4b27      	ldr	r3, [pc, #156]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000828:	4a26      	ldr	r2, [pc, #152]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800082a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800082e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000830:	4b24      	ldr	r3, [pc, #144]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083c:	2300      	movs	r3, #0
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	4b20      	ldr	r3, [pc, #128]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000844:	4a1f      	ldr	r2, [pc, #124]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	6313      	str	r3, [r2, #48]	@ 0x30
 800084c:	4b1d      	ldr	r3, [pc, #116]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800084e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800085e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000860:	4a18      	ldr	r2, [pc, #96]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000862:	f043 0304 	orr.w	r3, r3, #4
 8000866:	6313      	str	r3, [r2, #48]	@ 0x30
 8000868:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800086a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086c:	f003 0304 	and.w	r3, r3, #4
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000874:	2310      	movs	r3, #16
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000878:	2302      	movs	r3, #2
 800087a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000884:	2306      	movs	r3, #6
 8000886:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088c:	4619      	mov	r1, r3
 800088e:	480e      	ldr	r0, [pc, #56]	@ (80008c8 <HAL_I2S_MspInit+0xf8>)
 8000890:	f001 fb42 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8000894:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089a:	2302      	movs	r3, #2
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008a6:	2306      	movs	r3, #6
 80008a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ae:	4619      	mov	r1, r3
 80008b0:	4806      	ldr	r0, [pc, #24]	@ (80008cc <HAL_I2S_MspInit+0xfc>)
 80008b2:	f001 fb31 	bl	8001f18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80008b6:	bf00      	nop
 80008b8:	3738      	adds	r7, #56	@ 0x38
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40003c00 	.word	0x40003c00
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020800 	.word	0x40020800

080008d0 <LoRa_ConfigureModule>:
/**
  * @brief  Configure LoRa module to channel 2 with optimal settings
  * @retval LoRa_Status_t
  */
static LoRa_Status_t LoRa_ConfigureModule(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
    uint8_t cmd[9];

    // Enter CONFIG mode (M0=0, M1=1)
    LoRa_SetMode(LORA_MODE_CONFIG);
 80008d6:	2002      	movs	r0, #2
 80008d8:	f000 f84c 	bl	8000974 <LoRa_SetMode>
    HAL_Delay(100);
 80008dc:	2064      	movs	r0, #100	@ 0x64
 80008de:	f001 f953 	bl	8001b88 <HAL_Delay>

    // Build configuration command (SAME as transmitter!)
    // Format: 0xC0 0x00 0x06 [ADDH] [ADDL] [REG0] [REG1] [REG2] [REG3]
    cmd[0] = 0xC0;  // Write config command
 80008e2:	23c0      	movs	r3, #192	@ 0xc0
 80008e4:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x00;  // Start address
 80008e6:	2300      	movs	r3, #0
 80008e8:	717b      	strb	r3, [r7, #5]
    cmd[2] = 0x06;  // Length
 80008ea:	2306      	movs	r3, #6
 80008ec:	71bb      	strb	r3, [r7, #6]
    cmd[3] = 0x00;  // ADDH (Address High) = 0x00
 80008ee:	2300      	movs	r3, #0
 80008f0:	71fb      	strb	r3, [r7, #7]
    cmd[4] = 0x00;  // ADDL (Address Low) = 0x00 (Broadcast)
 80008f2:	2300      	movs	r3, #0
 80008f4:	723b      	strb	r3, [r7, #8]

    // REG0: UART rate (bits 7-5) + Parity (bits 4-3) + Air rate (bits 2-0)
    // UART 9600 = 011 (0x60), Parity 8N1 = 00 (0x00), Air 62.5k = 101 (0x05)
    cmd[5] = 0x65;  // 0110 0101 = 9600 baud + 8N1 + 62.5kbps
 80008f6:	2365      	movs	r3, #101	@ 0x65
 80008f8:	727b      	strb	r3, [r7, #9]

    cmd[6] = 0xC0;  // REG1: Packet 32 bytes (11) + RSSI off (0) + Power 22dBm (00000)
 80008fa:	23c0      	movs	r3, #192	@ 0xc0
 80008fc:	72bb      	strb	r3, [r7, #10]
    cmd[7] = LORA_CHANNEL;  // REG2: Channel 23 (873.125 MHz) - MUST MATCH TRANSMITTER!
 80008fe:	2317      	movs	r3, #23
 8000900:	72fb      	strb	r3, [r7, #11]
    cmd[8] = 0x00;  // REG3: Default (RSSI disabled, transparent mode)
 8000902:	2300      	movs	r3, #0
 8000904:	733b      	strb	r3, [r7, #12]

    // Send configuration via polling
    if (HAL_UART_Transmit(&huart1, cmd, 9, 1000) != HAL_OK)
 8000906:	1d39      	adds	r1, r7, #4
 8000908:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800090c:	2209      	movs	r2, #9
 800090e:	480c      	ldr	r0, [pc, #48]	@ (8000940 <LoRa_ConfigureModule+0x70>)
 8000910:	f005 f902 	bl	8005b18 <HAL_UART_Transmit>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d004      	beq.n	8000924 <LoRa_ConfigureModule+0x54>
    {
        LoRa_SetMode(LORA_MODE_NORMAL);
 800091a:	2000      	movs	r0, #0
 800091c:	f000 f82a 	bl	8000974 <LoRa_SetMode>
        return LORA_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	e009      	b.n	8000938 <LoRa_ConfigureModule+0x68>
    }

    // Wait for module to process
    HAL_Delay(50);
 8000924:	2032      	movs	r0, #50	@ 0x32
 8000926:	f001 f92f 	bl	8001b88 <HAL_Delay>

    // Return to NORMAL mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 800092a:	2000      	movs	r0, #0
 800092c:	f000 f822 	bl	8000974 <LoRa_SetMode>
    HAL_Delay(50);
 8000930:	2032      	movs	r0, #50	@ 0x32
 8000932:	f001 f929 	bl	8001b88 <HAL_Delay>

    return LORA_OK;
 8000936:	2300      	movs	r3, #0
}
 8000938:	4618      	mov	r0, r3
 800093a:	3710      	adds	r7, #16
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000510 	.word	0x20000510

08000944 <LoRa_Init>:
/**
  * @brief  Initialize LoRa module for reception
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
    // Configure module to channel 23 with optimal settings (same as transmitter)
    LoRa_ConfigureModule();
 8000948:	f7ff ffc2 	bl	80008d0 <LoRa_ConfigureModule>

    // Set to Normal mode (M0=0, M1=0) for reception
    LoRa_SetMode(LORA_MODE_NORMAL);
 800094c:	2000      	movs	r0, #0
 800094e:	f000 f811 	bl	8000974 <LoRa_SetMode>

    // Small delay for module stabilization
    HAL_Delay(10);
 8000952:	200a      	movs	r0, #10
 8000954:	f001 f918 	bl	8001b88 <HAL_Delay>

    new_data_flag = false;
 8000958:	4b04      	ldr	r3, [pc, #16]	@ (800096c <LoRa_Init+0x28>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
    last_rx_timestamp = 0;
 800095e:	4b04      	ldr	r3, [pc, #16]	@ (8000970 <LoRa_Init+0x2c>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]

    return LORA_OK;  // Ready for polling receive
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000278 	.word	0x20000278
 8000970:	2000027c 	.word	0x2000027c

08000974 <LoRa_SetMode>:
  * @brief  Set LoRa operating mode via M0 and M1 pins
  * @param  mode: Operating mode
  * @retval None
  */
void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
    switch(mode)
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	2b03      	cmp	r3, #3
 8000982:	d837      	bhi.n	80009f4 <LoRa_SetMode+0x80>
 8000984:	a201      	add	r2, pc, #4	@ (adr r2, 800098c <LoRa_SetMode+0x18>)
 8000986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800098a:	bf00      	nop
 800098c:	0800099d 	.word	0x0800099d
 8000990:	080009b3 	.word	0x080009b3
 8000994:	080009c9 	.word	0x080009c9
 8000998:	080009df 	.word	0x080009df
    {
        case LORA_MODE_NORMAL:
            // M0=0, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	2110      	movs	r1, #16
 80009a0:	4818      	ldr	r0, [pc, #96]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009a2:	f001 fc55 	bl	8002250 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2120      	movs	r1, #32
 80009aa:	4816      	ldr	r0, [pc, #88]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009ac:	f001 fc50 	bl	8002250 <HAL_GPIO_WritePin>
            break;
 80009b0:	e020      	b.n	80009f4 <LoRa_SetMode+0x80>

        case LORA_MODE_WOR:
            // M0=1, M1=0
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 80009b2:	2201      	movs	r2, #1
 80009b4:	2110      	movs	r1, #16
 80009b6:	4813      	ldr	r0, [pc, #76]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009b8:	f001 fc4a 	bl	8002250 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2120      	movs	r1, #32
 80009c0:	4810      	ldr	r0, [pc, #64]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009c2:	f001 fc45 	bl	8002250 <HAL_GPIO_WritePin>
            break;
 80009c6:	e015      	b.n	80009f4 <LoRa_SetMode+0x80>

        case LORA_MODE_CONFIG:
            // M0=0, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_RESET);
 80009c8:	2200      	movs	r2, #0
 80009ca:	2110      	movs	r1, #16
 80009cc:	480d      	ldr	r0, [pc, #52]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009ce:	f001 fc3f 	bl	8002250 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	2120      	movs	r1, #32
 80009d6:	480b      	ldr	r0, [pc, #44]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009d8:	f001 fc3a 	bl	8002250 <HAL_GPIO_WritePin>
            break;
 80009dc:	e00a      	b.n	80009f4 <LoRa_SetMode+0x80>

        case LORA_MODE_SLEEP:
            // M0=1, M1=1
            HAL_GPIO_WritePin(LORA_M0_PORT, LORA_M0_PIN, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	2110      	movs	r1, #16
 80009e2:	4808      	ldr	r0, [pc, #32]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009e4:	f001 fc34 	bl	8002250 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LORA_M1_PORT, LORA_M1_PIN, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	2120      	movs	r1, #32
 80009ec:	4805      	ldr	r0, [pc, #20]	@ (8000a04 <LoRa_SetMode+0x90>)
 80009ee:	f001 fc2f 	bl	8002250 <HAL_GPIO_WritePin>
            break;
 80009f2:	bf00      	nop
    }

    // Minimal delay for mode switching
    HAL_Delay(LORA_MODE_SWITCH_DELAY);
 80009f4:	2002      	movs	r0, #2
 80009f6:	f001 f8c7 	bl	8001b88 <HAL_Delay>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000

08000a08 <LoRa_StartReceive>:
/**
  * @brief  Start receiving data via LoRa (optimized for CSV strings)
  * @retval LoRa_Status_t
  */
LoRa_Status_t LoRa_StartReceive(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
    // Receive with longer timeout for full CSV string (100ms)
    // CSV strings are longer than binary, need more time
    if (HAL_UART_Receive(&huart1, rx_buffer, LORA_RX_BUFFER_SIZE, 100) == HAL_OK)
 8000a0c:	2364      	movs	r3, #100	@ 0x64
 8000a0e:	22c8      	movs	r2, #200	@ 0xc8
 8000a10:	490e      	ldr	r1, [pc, #56]	@ (8000a4c <LoRa_StartReceive+0x44>)
 8000a12:	480f      	ldr	r0, [pc, #60]	@ (8000a50 <LoRa_StartReceive+0x48>)
 8000a14:	f005 f90b 	bl	8005c2e <HAL_UART_Receive>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d112      	bne.n	8000a44 <LoRa_StartReceive+0x3c>
    {
        // Data received successfully
        last_rx_timestamp = HAL_GetTick();
 8000a1e:	f001 f8a7 	bl	8001b70 <HAL_GetTick>
 8000a22:	4603      	mov	r3, r0
 8000a24:	4a0b      	ldr	r2, [pc, #44]	@ (8000a54 <LoRa_StartReceive+0x4c>)
 8000a26:	6013      	str	r3, [r2, #0]
        new_data_flag = true;
 8000a28:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <LoRa_StartReceive+0x50>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]

        // Call user callback if registered
        if (rx_callback != NULL)
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a5c <LoRa_StartReceive+0x54>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d004      	beq.n	8000a40 <LoRa_StartReceive+0x38>
        {
            rx_callback(rx_buffer, LORA_RX_BUFFER_SIZE);
 8000a36:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <LoRa_StartReceive+0x54>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	21c8      	movs	r1, #200	@ 0xc8
 8000a3c:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <LoRa_StartReceive+0x44>)
 8000a3e:	4798      	blx	r3
        }

        return LORA_OK;
 8000a40:	2300      	movs	r3, #0
 8000a42:	e000      	b.n	8000a46 <LoRa_StartReceive+0x3e>
    }

    return LORA_TIMEOUT;  // No data received
 8000a44:	2303      	movs	r3, #3
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	200001b0 	.word	0x200001b0
 8000a50:	20000510 	.word	0x20000510
 8000a54:	2000027c 	.word	0x2000027c
 8000a58:	20000278 	.word	0x20000278
 8000a5c:	20000280 	.word	0x20000280

08000a60 <LoRa_RegisterRxCallback>:
  * @brief  Register callback for received data
  * @param  callback: Callback function pointer
  * @retval None
  */
void LoRa_RegisterRxCallback(LoRa_RxCallback_t callback)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
    rx_callback = callback;
 8000a68:	4a04      	ldr	r2, [pc, #16]	@ (8000a7c <LoRa_RegisterRxCallback+0x1c>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6013      	str	r3, [r2, #0]
}
 8000a6e:	bf00      	nop
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	20000280 	.word	0x20000280

08000a80 <LoRa_HasNewData>:
/**
  * @brief  Check if new data has been received
  * @retval true if new data available
  */
bool LoRa_HasNewData(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
    if (new_data_flag)
 8000a84:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <LoRa_HasNewData+0x24>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d004      	beq.n	8000a98 <LoRa_HasNewData+0x18>
    {
        new_data_flag = false;
 8000a8e:	4b05      	ldr	r3, [pc, #20]	@ (8000aa4 <LoRa_HasNewData+0x24>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
        return true;
 8000a94:	2301      	movs	r3, #1
 8000a96:	e000      	b.n	8000a9a <LoRa_HasNewData+0x1a>
    }
    return false;
 8000a98:	2300      	movs	r3, #0
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	20000278 	.word	0x20000278

08000aa8 <LoRa_ReceiveCallback>:
  * @param  data: Pointer to received data
  * @param  size: Size of received data
  * @retval None
  */
void LoRa_ReceiveCallback(uint8_t* data, uint16_t size)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	807b      	strh	r3, [r7, #2]
    // Copy received data to buffer
    memcpy(rx_buffer, data, size);
 8000ab4:	887b      	ldrh	r3, [r7, #2]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	6879      	ldr	r1, [r7, #4]
 8000aba:	4806      	ldr	r0, [pc, #24]	@ (8000ad4 <LoRa_ReceiveCallback+0x2c>)
 8000abc:	f00a f942 	bl	800ad44 <memcpy>
    packet_count++;
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <LoRa_ReceiveCallback+0x30>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	4a04      	ldr	r2, [pc, #16]	@ (8000ad8 <LoRa_ReceiveCallback+0x30>)
 8000ac8:	6013      	str	r3, [r2, #0]
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	20000284 	.word	0x20000284
 8000ad8:	2000034c 	.word	0x2000034c

08000adc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000adc:	b5b0      	push	{r4, r5, r7, lr}
 8000ade:	b0ba      	sub	sp, #232	@ 0xe8
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae2:	f000 ffdf 	bl	8001aa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae6:	f000 f8f1 	bl	8000ccc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aea:	f7ff fd41 	bl	8000570 <MX_GPIO_Init>
  MX_I2S3_Init();
 8000aee:	f7ff fe41 	bl	8000774 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000af2:	f000 f95b 	bl	8000dac <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000af6:	f000 ff31 	bl	800195c <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000afa:	f009 fba7 	bl	800a24c <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000afe:	f000 fa51 	bl	8000fa4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b02:	f000 fb1d 	bl	8001140 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b06:	f000 fbb1 	bl	800126c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000b0a:	f000 fc47 	bl	800139c <MX_TIM4_Init>
  MX_TIM8_Init();
 8000b0e:	f000 fcdd 	bl	80014cc <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // Initialize LoRa receiver
  LoRa_Init();
 8000b12:	f7ff ff17 	bl	8000944 <LoRa_Init>

  // Register callback for received data
  LoRa_RegisterRxCallback(LoRa_ReceiveCallback);
 8000b16:	4864      	ldr	r0, [pc, #400]	@ (8000ca8 <main+0x1cc>)
 8000b18:	f7ff ffa2 	bl	8000a60 <LoRa_RegisterRxCallback>

  // Wait for USB to be ready
  HAL_Delay(1000);
 8000b1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b20:	f001 f832 	bl	8001b88 <HAL_Delay>

  // Send startup message
  char startup_msg[] = "\r\n========================================\r\n";
 8000b24:	4b61      	ldr	r3, [pc, #388]	@ (8000cac <main+0x1d0>)
 8000b26:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 8000b2a:	461d      	mov	r5, r3
 8000b2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b34:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b38:	c407      	stmia	r4!, {r0, r1, r2}
 8000b3a:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 8000b3c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fb45 	bl	80001d0 <strlen>
 8000b46:	4603      	mov	r3, r0
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f009 fc39 	bl	800a3c8 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000b56:	2014      	movs	r0, #20
 8000b58:	f001 f816 	bl	8001b88 <HAL_Delay>

  char title_msg[] = "   LoRa RECEIVER - READY\r\n";
 8000b5c:	4b54      	ldr	r3, [pc, #336]	@ (8000cb0 <main+0x1d4>)
 8000b5e:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 8000b62:	461d      	mov	r5, r3
 8000b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b68:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b6c:	c403      	stmia	r4!, {r0, r1}
 8000b6e:	8022      	strh	r2, [r4, #0]
 8000b70:	3402      	adds	r4, #2
 8000b72:	0c13      	lsrs	r3, r2, #16
 8000b74:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 8000b76:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff fb28 	bl	80001d0 <strlen>
 8000b80:	4603      	mov	r3, r0
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f009 fc1c 	bl	800a3c8 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000b90:	2014      	movs	r0, #20
 8000b92:	f000 fff9 	bl	8001b88 <HAL_Delay>

  char channel_msg[] = "   Channel 23 - 873.125 MHz\r\n";
 8000b96:	4b47      	ldr	r3, [pc, #284]	@ (8000cb4 <main+0x1d8>)
 8000b98:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8000b9c:	461d      	mov	r5, r3
 8000b9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ba6:	c407      	stmia	r4!, {r0, r1, r2}
 8000ba8:	8023      	strh	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)channel_msg, strlen(channel_msg));
 8000baa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff fb0e 	bl	80001d0 <strlen>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000bbc:	4611      	mov	r1, r2
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f009 fc02 	bl	800a3c8 <CDC_Transmit_FS>
  HAL_Delay(20);
 8000bc4:	2014      	movs	r0, #20
 8000bc6:	f000 ffdf 	bl	8001b88 <HAL_Delay>

  char end_msg[] = "========================================\r\n\r\n";
 8000bca:	4b3b      	ldr	r3, [pc, #236]	@ (8000cb8 <main+0x1dc>)
 8000bcc:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8000bd0:	461d      	mov	r5, r3
 8000bd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bda:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bde:	c407      	stmia	r4!, {r0, r1, r2}
 8000be0:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
 8000be2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff faf2 	bl	80001d0 <strlen>
 8000bec:	4603      	mov	r3, r0
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f009 fbe6 	bl	800a3c8 <CDC_Transmit_FS>
  HAL_Delay(50);
 8000bfc:	2032      	movs	r0, #50	@ 0x32
 8000bfe:	f000 ffc3 	bl	8001b88 <HAL_Delay>

  char waiting_msg[] = "Waiting for LoRa data...\r\n\r\n";
 8000c02:	4b2e      	ldr	r3, [pc, #184]	@ (8000cbc <main+0x1e0>)
 8000c04:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000c08:	461d      	mov	r5, r3
 8000c0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c0e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c12:	c407      	stmia	r4!, {r0, r1, r2}
 8000c14:	7023      	strb	r3, [r4, #0]
  CDC_Transmit_FS((uint8_t*)waiting_msg, strlen(waiting_msg));
 8000c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fad8 	bl	80001d0 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f009 fbcc 	bl	800a3c8 <CDC_Transmit_FS>
  HAL_Delay(50);
 8000c30:	2032      	movs	r0, #50	@ 0x32
 8000c32:	f000 ffa9 	bl	8001b88 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Continuously poll for LoRa data (ultra-fast with 1ms timeout)
    LoRa_StartReceive();
 8000c36:	f7ff fee7 	bl	8000a08 <LoRa_StartReceive>

    // Check if new data received
    if (LoRa_HasNewData())
 8000c3a:	f7ff ff21 	bl	8000a80 <LoRa_HasNewData>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d0f8      	beq.n	8000c36 <main+0x15a>
        // Print received CSV data directly (no parsing needed - FAST!)
        // Print immediately to show real-time data

        // Add packet counter prefix
        char prefix[32];
        int prefix_len = snprintf(prefix, sizeof(prefix), "[#%lu] ", packet_count);
 8000c44:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc0 <main+0x1e4>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	1d38      	adds	r0, r7, #4
 8000c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000cc4 <main+0x1e8>)
 8000c4c:	2120      	movs	r1, #32
 8000c4e:	f00a f817 	bl	800ac80 <sniprintf>
 8000c52:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
        CDC_Transmit_FS((uint8_t*)prefix, prefix_len);
 8000c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	1d3b      	adds	r3, r7, #4
 8000c5e:	4611      	mov	r1, r2
 8000c60:	4618      	mov	r0, r3
 8000c62:	f009 fbb1 	bl	800a3c8 <CDC_Transmit_FS>

        // Send received CSV data as-is (already formatted)
        // Find actual length (stop at null terminator)
        uint16_t data_len = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
        while (rx_buffer[data_len] != '\0' && data_len < 200)
 8000c6c:	e004      	b.n	8000c78 <main+0x19c>
        {
            data_len++;
 8000c6e:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 8000c72:	3301      	adds	r3, #1
 8000c74:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
        while (rx_buffer[data_len] != '\0' && data_len < 200)
 8000c78:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 8000c7c:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <main+0x1ec>)
 8000c7e:	5cd3      	ldrb	r3, [r2, r3]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d003      	beq.n	8000c8c <main+0x1b0>
 8000c84:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 8000c88:	2bc7      	cmp	r3, #199	@ 0xc7
 8000c8a:	d9f0      	bls.n	8000c6e <main+0x192>
        }

        if (data_len > 0)
 8000c8c:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d005      	beq.n	8000ca0 <main+0x1c4>
        {
            CDC_Transmit_FS(rx_buffer, data_len);
 8000c94:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 8000c98:	4619      	mov	r1, r3
 8000c9a:	480b      	ldr	r0, [pc, #44]	@ (8000cc8 <main+0x1ec>)
 8000c9c:	f009 fb94 	bl	800a3c8 <CDC_Transmit_FS>
        }

        // Throttle to avoid USB overflow (print max every 50ms)
        HAL_Delay(50);
 8000ca0:	2032      	movs	r0, #50	@ 0x32
 8000ca2:	f000 ff71 	bl	8001b88 <HAL_Delay>
    LoRa_StartReceive();
 8000ca6:	e7c6      	b.n	8000c36 <main+0x15a>
 8000ca8:	08000aa9 	.word	0x08000aa9
 8000cac:	0800b618 	.word	0x0800b618
 8000cb0:	0800b648 	.word	0x0800b648
 8000cb4:	0800b664 	.word	0x0800b664
 8000cb8:	0800b684 	.word	0x0800b684
 8000cbc:	0800b6b4 	.word	0x0800b6b4
 8000cc0:	2000034c 	.word	0x2000034c
 8000cc4:	0800b610 	.word	0x0800b610
 8000cc8:	20000284 	.word	0x20000284

08000ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b094      	sub	sp, #80	@ 0x50
 8000cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd2:	f107 0320 	add.w	r3, r7, #32
 8000cd6:	2230      	movs	r2, #48	@ 0x30
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f00a f804 	bl	800ace8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce0:	f107 030c 	add.w	r3, r7, #12
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	4b28      	ldr	r3, [pc, #160]	@ (8000d98 <SystemClock_Config+0xcc>)
 8000cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf8:	4a27      	ldr	r2, [pc, #156]	@ (8000d98 <SystemClock_Config+0xcc>)
 8000cfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cfe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d00:	4b25      	ldr	r3, [pc, #148]	@ (8000d98 <SystemClock_Config+0xcc>)
 8000d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d08:	60bb      	str	r3, [r7, #8]
 8000d0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	4b22      	ldr	r3, [pc, #136]	@ (8000d9c <SystemClock_Config+0xd0>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a21      	ldr	r2, [pc, #132]	@ (8000d9c <SystemClock_Config+0xd0>)
 8000d16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d1a:	6013      	str	r3, [r2, #0]
 8000d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d9c <SystemClock_Config+0xd0>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d32:	2302      	movs	r3, #2
 8000d34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d3c:	2308      	movs	r3, #8
 8000d3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000d40:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000d44:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d46:	2302      	movs	r3, #2
 8000d48:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d4a:	2307      	movs	r3, #7
 8000d4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d4e:	f107 0320 	add.w	r3, r7, #32
 8000d52:	4618      	mov	r0, r3
 8000d54:	f003 f988 	bl	8004068 <HAL_RCC_OscConfig>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000d5e:	f000 f81f 	bl	8000da0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d62:	230f      	movs	r3, #15
 8000d64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d66:	2302      	movs	r3, #2
 8000d68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d6e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	2105      	movs	r1, #5
 8000d80:	4618      	mov	r0, r3
 8000d82:	f003 fbe9 	bl	8004558 <HAL_RCC_ClockConfig>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000d8c:	f000 f808 	bl	8000da0 <Error_Handler>
  }
}
 8000d90:	bf00      	nop
 8000d92:	3750      	adds	r7, #80	@ 0x50
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	40007000 	.word	0x40007000

08000da0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000da4:	b672      	cpsid	i
}
 8000da6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <Error_Handler+0x8>

08000dac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000db0:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000db2:	4a18      	ldr	r2, [pc, #96]	@ (8000e14 <MX_SPI1_Init+0x68>)
 8000db4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000db6:	4b16      	ldr	r3, [pc, #88]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000db8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000dbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dc4:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000dd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ddc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000dde:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000de4:	4b0a      	ldr	r3, [pc, #40]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dea:	4b09      	ldr	r3, [pc, #36]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000df0:	4b07      	ldr	r3, [pc, #28]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000df8:	220a      	movs	r2, #10
 8000dfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000dfc:	4804      	ldr	r0, [pc, #16]	@ (8000e10 <MX_SPI1_Init+0x64>)
 8000dfe:	f003 ff0d 	bl	8004c1c <HAL_SPI_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e08:	f7ff ffca 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e0c:	bf00      	nop
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	20000350 	.word	0x20000350
 8000e14:	40013000 	.word	0x40013000

08000e18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08a      	sub	sp, #40	@ 0x28
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a19      	ldr	r2, [pc, #100]	@ (8000e9c <HAL_SPI_MspInit+0x84>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d12b      	bne.n	8000e92 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]
 8000e3e:	4b18      	ldr	r3, [pc, #96]	@ (8000ea0 <HAL_SPI_MspInit+0x88>)
 8000e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e42:	4a17      	ldr	r2, [pc, #92]	@ (8000ea0 <HAL_SPI_MspInit+0x88>)
 8000e44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <HAL_SPI_MspInit+0x88>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e52:	613b      	str	r3, [r7, #16]
 8000e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
 8000e5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <HAL_SPI_MspInit+0x88>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <HAL_SPI_MspInit+0x88>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <HAL_SPI_MspInit+0x88>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e72:	23e0      	movs	r3, #224	@ 0xe0
 8000e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e82:	2305      	movs	r3, #5
 8000e84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e86:	f107 0314 	add.w	r3, r7, #20
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <HAL_SPI_MspInit+0x8c>)
 8000e8e:	f001 f843 	bl	8001f18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000e92:	bf00      	nop
 8000e94:	3728      	adds	r7, #40	@ 0x28
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40013000 	.word	0x40013000
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ef4 <HAL_MspInit+0x4c>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef4 <HAL_MspInit+0x4c>)
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef4 <HAL_MspInit+0x4c>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	603b      	str	r3, [r7, #0]
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <HAL_MspInit+0x4c>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed2:	4a08      	ldr	r2, [pc, #32]	@ (8000ef4 <HAL_MspInit+0x4c>)
 8000ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_MspInit+0x4c>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee2:	603b      	str	r3, [r7, #0]
 8000ee4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ee6:	2007      	movs	r0, #7
 8000ee8:	f000 ff42 	bl	8001d70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40023800 	.word	0x40023800

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <NMI_Handler+0x4>

08000f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <HardFault_Handler+0x4>

08000f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <MemManage_Handler+0x4>

08000f10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4e:	f000 fdfb 	bl	8001b48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f5c:	4802      	ldr	r0, [pc, #8]	@ (8000f68 <USART1_IRQHandler+0x10>)
 8000f5e:	f004 fefd 	bl	8005d5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000510 	.word	0x20000510

08000f6c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000f70:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <OTG_FS_IRQHandler+0x10>)
 8000f72:	f001 ff6b 	bl	8002e4c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20001a3c 	.word	0x20001a3c

08000f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <SystemInit+0x20>)
 8000f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f8a:	4a05      	ldr	r2, [pc, #20]	@ (8000fa0 <SystemInit+0x20>)
 8000f8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b096      	sub	sp, #88	@ 0x58
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000faa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fb8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]
 8000fd2:	615a      	str	r2, [r3, #20]
 8000fd4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	2220      	movs	r2, #32
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f009 fe83 	bl	800ace8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fe2:	4b55      	ldr	r3, [pc, #340]	@ (8001138 <MX_TIM1_Init+0x194>)
 8000fe4:	4a55      	ldr	r2, [pc, #340]	@ (800113c <MX_TIM1_Init+0x198>)
 8000fe6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8000fe8:	4b53      	ldr	r3, [pc, #332]	@ (8001138 <MX_TIM1_Init+0x194>)
 8000fea:	22a7      	movs	r2, #167	@ 0xa7
 8000fec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fee:	4b52      	ldr	r3, [pc, #328]	@ (8001138 <MX_TIM1_Init+0x194>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000ff4:	4b50      	ldr	r3, [pc, #320]	@ (8001138 <MX_TIM1_Init+0x194>)
 8000ff6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ffa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffc:	4b4e      	ldr	r3, [pc, #312]	@ (8001138 <MX_TIM1_Init+0x194>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001002:	4b4d      	ldr	r3, [pc, #308]	@ (8001138 <MX_TIM1_Init+0x194>)
 8001004:	2200      	movs	r2, #0
 8001006:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001008:	4b4b      	ldr	r3, [pc, #300]	@ (8001138 <MX_TIM1_Init+0x194>)
 800100a:	2200      	movs	r2, #0
 800100c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800100e:	484a      	ldr	r0, [pc, #296]	@ (8001138 <MX_TIM1_Init+0x194>)
 8001010:	f003 fe8d 	bl	8004d2e <HAL_TIM_Base_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800101a:	f7ff fec1 	bl	8000da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800101e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001022:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001024:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001028:	4619      	mov	r1, r3
 800102a:	4843      	ldr	r0, [pc, #268]	@ (8001138 <MX_TIM1_Init+0x194>)
 800102c:	f004 f89e 	bl	800516c <HAL_TIM_ConfigClockSource>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001036:	f7ff feb3 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800103a:	483f      	ldr	r0, [pc, #252]	@ (8001138 <MX_TIM1_Init+0x194>)
 800103c:	f003 ff1f 	bl	8004e7e <HAL_TIM_PWM_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001046:	f7ff feab 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800104a:	483b      	ldr	r0, [pc, #236]	@ (8001138 <MX_TIM1_Init+0x194>)
 800104c:	f003 febe 	bl	8004dcc <HAL_TIM_OC_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8001056:	f7ff fea3 	bl	8000da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800105a:	2300      	movs	r3, #0
 800105c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800105e:	2300      	movs	r3, #0
 8001060:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001062:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001066:	4619      	mov	r1, r3
 8001068:	4833      	ldr	r0, [pc, #204]	@ (8001138 <MX_TIM1_Init+0x194>)
 800106a:	f004 fc37 	bl	80058dc <HAL_TIMEx_MasterConfigSynchronization>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001074:	f7ff fe94 	bl	8000da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001078:	2360      	movs	r3, #96	@ 0x60
 800107a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001080:	2300      	movs	r3, #0
 8001082:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001084:	2300      	movs	r3, #0
 8001086:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001088:	2300      	movs	r3, #0
 800108a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800108c:	2300      	movs	r3, #0
 800108e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001090:	2300      	movs	r3, #0
 8001092:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001094:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001098:	2200      	movs	r2, #0
 800109a:	4619      	mov	r1, r3
 800109c:	4826      	ldr	r0, [pc, #152]	@ (8001138 <MX_TIM1_Init+0x194>)
 800109e:	f003 ffa3 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80010a8:	f7ff fe7a 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b0:	2204      	movs	r2, #4
 80010b2:	4619      	mov	r1, r3
 80010b4:	4820      	ldr	r0, [pc, #128]	@ (8001138 <MX_TIM1_Init+0x194>)
 80010b6:	f003 ff97 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 80010c0:	f7ff fe6e 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c8:	2208      	movs	r2, #8
 80010ca:	4619      	mov	r1, r3
 80010cc:	481a      	ldr	r0, [pc, #104]	@ (8001138 <MX_TIM1_Init+0x194>)
 80010ce:	f003 ff8b 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80010d8:	f7ff fe62 	bl	8000da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80010dc:	2300      	movs	r3, #0
 80010de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80010e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e4:	220c      	movs	r2, #12
 80010e6:	4619      	mov	r1, r3
 80010e8:	4813      	ldr	r0, [pc, #76]	@ (8001138 <MX_TIM1_Init+0x194>)
 80010ea:	f003 ff21 	bl	8004f30 <HAL_TIM_OC_ConfigChannel>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 80010f4:	f7ff fe54 	bl	8000da0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001100:	2300      	movs	r3, #0
 8001102:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800110c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001110:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001112:	2300      	movs	r3, #0
 8001114:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	4619      	mov	r1, r3
 800111a:	4807      	ldr	r0, [pc, #28]	@ (8001138 <MX_TIM1_Init+0x194>)
 800111c:	f004 fc5a 	bl	80059d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 8001126:	f7ff fe3b 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800112a:	4803      	ldr	r0, [pc, #12]	@ (8001138 <MX_TIM1_Init+0x194>)
 800112c:	f000 fb0a 	bl	8001744 <HAL_TIM_MspPostInit>

}
 8001130:	bf00      	nop
 8001132:	3758      	adds	r7, #88	@ 0x58
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200003a8 	.word	0x200003a8
 800113c:	40010000 	.word	0x40010000

08001140 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08e      	sub	sp, #56	@ 0x38
 8001144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001146:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001154:	f107 0320 	add.w	r3, r7, #32
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	615a      	str	r2, [r3, #20]
 800116e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001170:	4b3d      	ldr	r3, [pc, #244]	@ (8001268 <MX_TIM2_Init+0x128>)
 8001172:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001176:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8001178:	4b3b      	ldr	r3, [pc, #236]	@ (8001268 <MX_TIM2_Init+0x128>)
 800117a:	22a7      	movs	r2, #167	@ 0xa7
 800117c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117e:	4b3a      	ldr	r3, [pc, #232]	@ (8001268 <MX_TIM2_Init+0x128>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001184:	4b38      	ldr	r3, [pc, #224]	@ (8001268 <MX_TIM2_Init+0x128>)
 8001186:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800118a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800118c:	4b36      	ldr	r3, [pc, #216]	@ (8001268 <MX_TIM2_Init+0x128>)
 800118e:	2200      	movs	r2, #0
 8001190:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001192:	4b35      	ldr	r3, [pc, #212]	@ (8001268 <MX_TIM2_Init+0x128>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001198:	4833      	ldr	r0, [pc, #204]	@ (8001268 <MX_TIM2_Init+0x128>)
 800119a:	f003 fdc8 	bl	8004d2e <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80011a4:	f7ff fdfc 	bl	8000da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011b2:	4619      	mov	r1, r3
 80011b4:	482c      	ldr	r0, [pc, #176]	@ (8001268 <MX_TIM2_Init+0x128>)
 80011b6:	f003 ffd9 	bl	800516c <HAL_TIM_ConfigClockSource>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80011c0:	f7ff fdee 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011c4:	4828      	ldr	r0, [pc, #160]	@ (8001268 <MX_TIM2_Init+0x128>)
 80011c6:	f003 fe5a 	bl	8004e7e <HAL_TIM_PWM_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80011d0:	f7ff fde6 	bl	8000da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011dc:	f107 0320 	add.w	r3, r7, #32
 80011e0:	4619      	mov	r1, r3
 80011e2:	4821      	ldr	r0, [pc, #132]	@ (8001268 <MX_TIM2_Init+0x128>)
 80011e4:	f004 fb7a 	bl	80058dc <HAL_TIMEx_MasterConfigSynchronization>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80011ee:	f7ff fdd7 	bl	8000da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011f2:	2360      	movs	r3, #96	@ 0x60
 80011f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	2200      	movs	r2, #0
 8001206:	4619      	mov	r1, r3
 8001208:	4817      	ldr	r0, [pc, #92]	@ (8001268 <MX_TIM2_Init+0x128>)
 800120a:	f003 feed 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001214:	f7ff fdc4 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2204      	movs	r2, #4
 800121c:	4619      	mov	r1, r3
 800121e:	4812      	ldr	r0, [pc, #72]	@ (8001268 <MX_TIM2_Init+0x128>)
 8001220:	f003 fee2 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800122a:	f7ff fdb9 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2208      	movs	r2, #8
 8001232:	4619      	mov	r1, r3
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <MX_TIM2_Init+0x128>)
 8001236:	f003 fed7 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001240:	f7ff fdae 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	220c      	movs	r2, #12
 8001248:	4619      	mov	r1, r3
 800124a:	4807      	ldr	r0, [pc, #28]	@ (8001268 <MX_TIM2_Init+0x128>)
 800124c:	f003 fecc 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8001256:	f7ff fda3 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800125a:	4803      	ldr	r0, [pc, #12]	@ (8001268 <MX_TIM2_Init+0x128>)
 800125c:	f000 fa72 	bl	8001744 <HAL_TIM_MspPostInit>

}
 8001260:	bf00      	nop
 8001262:	3738      	adds	r7, #56	@ 0x38
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200003f0 	.word	0x200003f0

0800126c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08e      	sub	sp, #56	@ 0x38
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001272:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001280:	f107 0320 	add.w	r3, r7, #32
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]
 8001298:	615a      	str	r2, [r3, #20]
 800129a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800129c:	4b3d      	ldr	r3, [pc, #244]	@ (8001394 <MX_TIM3_Init+0x128>)
 800129e:	4a3e      	ldr	r2, [pc, #248]	@ (8001398 <MX_TIM3_Init+0x12c>)
 80012a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 80012a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012a4:	22a7      	movs	r2, #167	@ 0xa7
 80012a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a8:	4b3a      	ldr	r3, [pc, #232]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80012ae:	4b39      	ldr	r3, [pc, #228]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b6:	4b37      	ldr	r3, [pc, #220]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012bc:	4b35      	ldr	r3, [pc, #212]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012be:	2200      	movs	r2, #0
 80012c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012c2:	4834      	ldr	r0, [pc, #208]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012c4:	f003 fd33 	bl	8004d2e <HAL_TIM_Base_Init>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80012ce:	f7ff fd67 	bl	8000da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012dc:	4619      	mov	r1, r3
 80012de:	482d      	ldr	r0, [pc, #180]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012e0:	f003 ff44 	bl	800516c <HAL_TIM_ConfigClockSource>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80012ea:	f7ff fd59 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012ee:	4829      	ldr	r0, [pc, #164]	@ (8001394 <MX_TIM3_Init+0x128>)
 80012f0:	f003 fdc5 	bl	8004e7e <HAL_TIM_PWM_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012fa:	f7ff fd51 	bl	8000da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001302:	2300      	movs	r3, #0
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001306:	f107 0320 	add.w	r3, r7, #32
 800130a:	4619      	mov	r1, r3
 800130c:	4821      	ldr	r0, [pc, #132]	@ (8001394 <MX_TIM3_Init+0x128>)
 800130e:	f004 fae5 	bl	80058dc <HAL_TIMEx_MasterConfigSynchronization>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001318:	f7ff fd42 	bl	8000da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800131c:	2360      	movs	r3, #96	@ 0x60
 800131e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	2200      	movs	r2, #0
 8001330:	4619      	mov	r1, r3
 8001332:	4818      	ldr	r0, [pc, #96]	@ (8001394 <MX_TIM3_Init+0x128>)
 8001334:	f003 fe58 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800133e:	f7ff fd2f 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	2204      	movs	r2, #4
 8001346:	4619      	mov	r1, r3
 8001348:	4812      	ldr	r0, [pc, #72]	@ (8001394 <MX_TIM3_Init+0x128>)
 800134a:	f003 fe4d 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001354:	f7ff fd24 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	2208      	movs	r2, #8
 800135c:	4619      	mov	r1, r3
 800135e:	480d      	ldr	r0, [pc, #52]	@ (8001394 <MX_TIM3_Init+0x128>)
 8001360:	f003 fe42 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800136a:	f7ff fd19 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	220c      	movs	r2, #12
 8001372:	4619      	mov	r1, r3
 8001374:	4807      	ldr	r0, [pc, #28]	@ (8001394 <MX_TIM3_Init+0x128>)
 8001376:	f003 fe37 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001380:	f7ff fd0e 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001384:	4803      	ldr	r0, [pc, #12]	@ (8001394 <MX_TIM3_Init+0x128>)
 8001386:	f000 f9dd 	bl	8001744 <HAL_TIM_MspPostInit>

}
 800138a:	bf00      	nop
 800138c:	3738      	adds	r7, #56	@ 0x38
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000438 	.word	0x20000438
 8001398:	40000400 	.word	0x40000400

0800139c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08e      	sub	sp, #56	@ 0x38
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b0:	f107 0320 	add.w	r3, r7, #32
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
 80013c8:	615a      	str	r2, [r3, #20]
 80013ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013cc:	4b3d      	ldr	r3, [pc, #244]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80013ce:	4a3e      	ldr	r2, [pc, #248]	@ (80014c8 <MX_TIM4_Init+0x12c>)
 80013d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 167;
 80013d2:	4b3c      	ldr	r3, [pc, #240]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80013d4:	22a7      	movs	r2, #167	@ 0xa7
 80013d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d8:	4b3a      	ldr	r3, [pc, #232]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80013da:	2200      	movs	r2, #0
 80013dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80013de:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80013e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013e4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e6:	4b37      	ldr	r3, [pc, #220]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ec:	4b35      	ldr	r3, [pc, #212]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80013f2:	4834      	ldr	r0, [pc, #208]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80013f4:	f003 fc9b 	bl	8004d2e <HAL_TIM_Base_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80013fe:	f7ff fccf 	bl	8000da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001402:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001406:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001408:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800140c:	4619      	mov	r1, r3
 800140e:	482d      	ldr	r0, [pc, #180]	@ (80014c4 <MX_TIM4_Init+0x128>)
 8001410:	f003 feac 	bl	800516c <HAL_TIM_ConfigClockSource>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800141a:	f7ff fcc1 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800141e:	4829      	ldr	r0, [pc, #164]	@ (80014c4 <MX_TIM4_Init+0x128>)
 8001420:	f003 fd2d 	bl	8004e7e <HAL_TIM_PWM_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800142a:	f7ff fcb9 	bl	8000da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800142e:	2300      	movs	r3, #0
 8001430:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001432:	2300      	movs	r3, #0
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001436:	f107 0320 	add.w	r3, r7, #32
 800143a:	4619      	mov	r1, r3
 800143c:	4821      	ldr	r0, [pc, #132]	@ (80014c4 <MX_TIM4_Init+0x128>)
 800143e:	f004 fa4d 	bl	80058dc <HAL_TIMEx_MasterConfigSynchronization>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001448:	f7ff fcaa 	bl	8000da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800144c:	2360      	movs	r3, #96	@ 0x60
 800144e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2200      	movs	r2, #0
 8001460:	4619      	mov	r1, r3
 8001462:	4818      	ldr	r0, [pc, #96]	@ (80014c4 <MX_TIM4_Init+0x128>)
 8001464:	f003 fdc0 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800146e:	f7ff fc97 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	2204      	movs	r2, #4
 8001476:	4619      	mov	r1, r3
 8001478:	4812      	ldr	r0, [pc, #72]	@ (80014c4 <MX_TIM4_Init+0x128>)
 800147a:	f003 fdb5 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001484:	f7ff fc8c 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001488:	1d3b      	adds	r3, r7, #4
 800148a:	2208      	movs	r2, #8
 800148c:	4619      	mov	r1, r3
 800148e:	480d      	ldr	r0, [pc, #52]	@ (80014c4 <MX_TIM4_Init+0x128>)
 8001490:	f003 fdaa 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 800149a:	f7ff fc81 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	220c      	movs	r2, #12
 80014a2:	4619      	mov	r1, r3
 80014a4:	4807      	ldr	r0, [pc, #28]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80014a6:	f003 fd9f 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 80014b0:	f7ff fc76 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80014b4:	4803      	ldr	r0, [pc, #12]	@ (80014c4 <MX_TIM4_Init+0x128>)
 80014b6:	f000 f945 	bl	8001744 <HAL_TIM_MspPostInit>

}
 80014ba:	bf00      	nop
 80014bc:	3738      	adds	r7, #56	@ 0x38
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000480 	.word	0x20000480
 80014c8:	40000800 	.word	0x40000800

080014cc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b096      	sub	sp, #88	@ 0x58
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]
 80014fa:	615a      	str	r2, [r3, #20]
 80014fc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2220      	movs	r2, #32
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f009 fbef 	bl	800ace8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800150a:	4b50      	ldr	r3, [pc, #320]	@ (800164c <MX_TIM8_Init+0x180>)
 800150c:	4a50      	ldr	r2, [pc, #320]	@ (8001650 <MX_TIM8_Init+0x184>)
 800150e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8001510:	4b4e      	ldr	r3, [pc, #312]	@ (800164c <MX_TIM8_Init+0x180>)
 8001512:	22a7      	movs	r2, #167	@ 0xa7
 8001514:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b4d      	ldr	r3, [pc, #308]	@ (800164c <MX_TIM8_Init+0x180>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 800151c:	4b4b      	ldr	r3, [pc, #300]	@ (800164c <MX_TIM8_Init+0x180>)
 800151e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001522:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001524:	4b49      	ldr	r3, [pc, #292]	@ (800164c <MX_TIM8_Init+0x180>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800152a:	4b48      	ldr	r3, [pc, #288]	@ (800164c <MX_TIM8_Init+0x180>)
 800152c:	2200      	movs	r2, #0
 800152e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001530:	4b46      	ldr	r3, [pc, #280]	@ (800164c <MX_TIM8_Init+0x180>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001536:	4845      	ldr	r0, [pc, #276]	@ (800164c <MX_TIM8_Init+0x180>)
 8001538:	f003 fbf9 	bl	8004d2e <HAL_TIM_Base_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001542:	f7ff fc2d 	bl	8000da0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001546:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800154c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001550:	4619      	mov	r1, r3
 8001552:	483e      	ldr	r0, [pc, #248]	@ (800164c <MX_TIM8_Init+0x180>)
 8001554:	f003 fe0a 	bl	800516c <HAL_TIM_ConfigClockSource>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800155e:	f7ff fc1f 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001562:	483a      	ldr	r0, [pc, #232]	@ (800164c <MX_TIM8_Init+0x180>)
 8001564:	f003 fc8b 	bl	8004e7e <HAL_TIM_PWM_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800156e:	f7ff fc17 	bl	8000da0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001576:	2300      	movs	r3, #0
 8001578:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800157a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800157e:	4619      	mov	r1, r3
 8001580:	4832      	ldr	r0, [pc, #200]	@ (800164c <MX_TIM8_Init+0x180>)
 8001582:	f004 f9ab 	bl	80058dc <HAL_TIMEx_MasterConfigSynchronization>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800158c:	f7ff fc08 	bl	8000da0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001590:	2360      	movs	r3, #96	@ 0x60
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800159c:	2300      	movs	r3, #0
 800159e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015a4:	2300      	movs	r3, #0
 80015a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015b0:	2200      	movs	r2, #0
 80015b2:	4619      	mov	r1, r3
 80015b4:	4825      	ldr	r0, [pc, #148]	@ (800164c <MX_TIM8_Init+0x180>)
 80015b6:	f003 fd17 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80015c0:	f7ff fbee 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c8:	2204      	movs	r2, #4
 80015ca:	4619      	mov	r1, r3
 80015cc:	481f      	ldr	r0, [pc, #124]	@ (800164c <MX_TIM8_Init+0x180>)
 80015ce:	f003 fd0b 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80015d8:	f7ff fbe2 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e0:	2208      	movs	r2, #8
 80015e2:	4619      	mov	r1, r3
 80015e4:	4819      	ldr	r0, [pc, #100]	@ (800164c <MX_TIM8_Init+0x180>)
 80015e6:	f003 fcff 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80015f0:	f7ff fbd6 	bl	8000da0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f8:	220c      	movs	r2, #12
 80015fa:	4619      	mov	r1, r3
 80015fc:	4813      	ldr	r0, [pc, #76]	@ (800164c <MX_TIM8_Init+0x180>)
 80015fe:	f003 fcf3 	bl	8004fe8 <HAL_TIM_PWM_ConfigChannel>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001608:	f7ff fbca 	bl	8000da0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800160c:	2300      	movs	r3, #0
 800160e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001620:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001624:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001626:	2300      	movs	r3, #0
 8001628:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	4619      	mov	r1, r3
 800162e:	4807      	ldr	r0, [pc, #28]	@ (800164c <MX_TIM8_Init+0x180>)
 8001630:	f004 f9d0 	bl	80059d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 800163a:	f7ff fbb1 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800163e:	4803      	ldr	r0, [pc, #12]	@ (800164c <MX_TIM8_Init+0x180>)
 8001640:	f000 f880 	bl	8001744 <HAL_TIM_MspPostInit>

}
 8001644:	bf00      	nop
 8001646:	3758      	adds	r7, #88	@ 0x58
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	200004c8 	.word	0x200004c8
 8001650:	40010400 	.word	0x40010400

08001654 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001654:	b480      	push	{r7}
 8001656:	b089      	sub	sp, #36	@ 0x24
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a33      	ldr	r2, [pc, #204]	@ (8001730 <HAL_TIM_Base_MspInit+0xdc>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d10e      	bne.n	8001684 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]
 800166a:	4b32      	ldr	r3, [pc, #200]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166e:	4a31      	ldr	r2, [pc, #196]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6453      	str	r3, [r2, #68]	@ 0x44
 8001676:	4b2f      	ldr	r3, [pc, #188]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	61fb      	str	r3, [r7, #28]
 8001680:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001682:	e04e      	b.n	8001722 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM2)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800168c:	d10e      	bne.n	80016ac <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
 8001692:	4b28      	ldr	r3, [pc, #160]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	4a27      	ldr	r2, [pc, #156]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6413      	str	r3, [r2, #64]	@ 0x40
 800169e:	4b25      	ldr	r3, [pc, #148]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	61bb      	str	r3, [r7, #24]
 80016a8:	69bb      	ldr	r3, [r7, #24]
}
 80016aa:	e03a      	b.n	8001722 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM3)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a21      	ldr	r2, [pc, #132]	@ (8001738 <HAL_TIM_Base_MspInit+0xe4>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d10e      	bne.n	80016d4 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016be:	4a1d      	ldr	r2, [pc, #116]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 80016c0:	f043 0302 	orr.w	r3, r3, #2
 80016c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	697b      	ldr	r3, [r7, #20]
}
 80016d2:	e026      	b.n	8001722 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM4)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a18      	ldr	r2, [pc, #96]	@ (800173c <HAL_TIM_Base_MspInit+0xe8>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d10e      	bne.n	80016fc <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	4a13      	ldr	r2, [pc, #76]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 80016e8:	f043 0304 	orr.w	r3, r3, #4
 80016ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ee:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
}
 80016fa:	e012      	b.n	8001722 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a0f      	ldr	r2, [pc, #60]	@ (8001740 <HAL_TIM_Base_MspInit+0xec>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d10d      	bne.n	8001722 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 800170c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170e:	4a09      	ldr	r2, [pc, #36]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 8001710:	f043 0302 	orr.w	r3, r3, #2
 8001714:	6453      	str	r3, [r2, #68]	@ 0x44
 8001716:	4b07      	ldr	r3, [pc, #28]	@ (8001734 <HAL_TIM_Base_MspInit+0xe0>)
 8001718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
}
 8001722:	bf00      	nop
 8001724:	3724      	adds	r7, #36	@ 0x24
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	40010000 	.word	0x40010000
 8001734:	40023800 	.word	0x40023800
 8001738:	40000400 	.word	0x40000400
 800173c:	40000800 	.word	0x40000800
 8001740:	40010400 	.word	0x40010400

08001744 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08c      	sub	sp, #48	@ 0x30
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 031c 	add.w	r3, r7, #28
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a74      	ldr	r2, [pc, #464]	@ (8001934 <HAL_TIM_MspPostInit+0x1f0>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d130      	bne.n	80017c8 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	61bb      	str	r3, [r7, #24]
 800176a:	4b73      	ldr	r3, [pc, #460]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	4a72      	ldr	r2, [pc, #456]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 8001770:	f043 0310 	orr.w	r3, r3, #16
 8001774:	6313      	str	r3, [r2, #48]	@ 0x30
 8001776:	4b70      	ldr	r3, [pc, #448]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	f003 0310 	and.w	r3, r3, #16
 800177e:	61bb      	str	r3, [r7, #24]
 8001780:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001782:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001786:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001788:	2302      	movs	r3, #2
 800178a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001790:	2302      	movs	r3, #2
 8001792:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001794:	2301      	movs	r3, #1
 8001796:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001798:	f107 031c 	add.w	r3, r7, #28
 800179c:	4619      	mov	r1, r3
 800179e:	4867      	ldr	r0, [pc, #412]	@ (800193c <HAL_TIM_MspPostInit+0x1f8>)
 80017a0:	f000 fbba 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80017a4:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 80017a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b2:	2300      	movs	r3, #0
 80017b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017b6:	2301      	movs	r3, #1
 80017b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ba:	f107 031c 	add.w	r3, r7, #28
 80017be:	4619      	mov	r1, r3
 80017c0:	485e      	ldr	r0, [pc, #376]	@ (800193c <HAL_TIM_MspPostInit+0x1f8>)
 80017c2:	f000 fba9 	bl	8001f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80017c6:	e0b0      	b.n	800192a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017d0:	d12e      	bne.n	8001830 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]
 80017d6:	4b58      	ldr	r3, [pc, #352]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	4a57      	ldr	r2, [pc, #348]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e2:	4b55      	ldr	r3, [pc, #340]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80017ee:	230d      	movs	r3, #13
 80017f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fa:	2300      	movs	r3, #0
 80017fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017fe:	2301      	movs	r3, #1
 8001800:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	f107 031c 	add.w	r3, r7, #28
 8001806:	4619      	mov	r1, r3
 8001808:	484d      	ldr	r0, [pc, #308]	@ (8001940 <HAL_TIM_MspPostInit+0x1fc>)
 800180a:	f000 fb85 	bl	8001f18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800180e:	2302      	movs	r3, #2
 8001810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181a:	2303      	movs	r3, #3
 800181c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800181e:	2301      	movs	r3, #1
 8001820:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001822:	f107 031c 	add.w	r3, r7, #28
 8001826:	4619      	mov	r1, r3
 8001828:	4845      	ldr	r0, [pc, #276]	@ (8001940 <HAL_TIM_MspPostInit+0x1fc>)
 800182a:	f000 fb75 	bl	8001f18 <HAL_GPIO_Init>
}
 800182e:	e07c      	b.n	800192a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM3)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a43      	ldr	r2, [pc, #268]	@ (8001944 <HAL_TIM_MspPostInit+0x200>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d12e      	bne.n	8001898 <HAL_TIM_MspPostInit+0x154>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	4b3e      	ldr	r3, [pc, #248]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	4a3d      	ldr	r2, [pc, #244]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 8001844:	f043 0302 	orr.w	r3, r3, #2
 8001848:	6313      	str	r3, [r2, #48]	@ 0x30
 800184a:	4b3b      	ldr	r3, [pc, #236]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001856:	2301      	movs	r3, #1
 8001858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001862:	2302      	movs	r3, #2
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001866:	2302      	movs	r3, #2
 8001868:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800186a:	f107 031c 	add.w	r3, r7, #28
 800186e:	4619      	mov	r1, r3
 8001870:	4835      	ldr	r0, [pc, #212]	@ (8001948 <HAL_TIM_MspPostInit+0x204>)
 8001872:	f000 fb51 	bl	8001f18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001876:	2332      	movs	r3, #50	@ 0x32
 8001878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	2302      	movs	r3, #2
 800187c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001886:	2302      	movs	r3, #2
 8001888:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188a:	f107 031c 	add.w	r3, r7, #28
 800188e:	4619      	mov	r1, r3
 8001890:	482d      	ldr	r0, [pc, #180]	@ (8001948 <HAL_TIM_MspPostInit+0x204>)
 8001892:	f000 fb41 	bl	8001f18 <HAL_GPIO_Init>
}
 8001896:	e048      	b.n	800192a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM4)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a2b      	ldr	r2, [pc, #172]	@ (800194c <HAL_TIM_MspPostInit+0x208>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d11f      	bne.n	80018e2 <HAL_TIM_MspPostInit+0x19e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	4a23      	ldr	r2, [pc, #140]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80018ac:	f043 0308 	orr.w	r3, r3, #8
 80018b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b2:	4b21      	ldr	r3, [pc, #132]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	f003 0308 	and.w	r3, r3, #8
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80018be:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c4:	2302      	movs	r3, #2
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018cc:	2300      	movs	r3, #0
 80018ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018d0:	2302      	movs	r3, #2
 80018d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018d4:	f107 031c 	add.w	r3, r7, #28
 80018d8:	4619      	mov	r1, r3
 80018da:	481d      	ldr	r0, [pc, #116]	@ (8001950 <HAL_TIM_MspPostInit+0x20c>)
 80018dc:	f000 fb1c 	bl	8001f18 <HAL_GPIO_Init>
}
 80018e0:	e023      	b.n	800192a <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM8)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001954 <HAL_TIM_MspPostInit+0x210>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d11e      	bne.n	800192a <HAL_TIM_MspPostInit+0x1e6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ec:	2300      	movs	r3, #0
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80018f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f4:	4a10      	ldr	r2, [pc, #64]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80018f6:	f043 0304 	orr.w	r3, r3, #4
 80018fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <HAL_TIM_MspPostInit+0x1f4>)
 80018fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001908:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800190c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	2302      	movs	r3, #2
 8001910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	2300      	movs	r3, #0
 8001918:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800191a:	2303      	movs	r3, #3
 800191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800191e:	f107 031c 	add.w	r3, r7, #28
 8001922:	4619      	mov	r1, r3
 8001924:	480c      	ldr	r0, [pc, #48]	@ (8001958 <HAL_TIM_MspPostInit+0x214>)
 8001926:	f000 faf7 	bl	8001f18 <HAL_GPIO_Init>
}
 800192a:	bf00      	nop
 800192c:	3730      	adds	r7, #48	@ 0x30
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40010000 	.word	0x40010000
 8001938:	40023800 	.word	0x40023800
 800193c:	40021000 	.word	0x40021000
 8001940:	40020000 	.word	0x40020000
 8001944:	40000400 	.word	0x40000400
 8001948:	40020400 	.word	0x40020400
 800194c:	40000800 	.word	0x40000800
 8001950:	40020c00 	.word	0x40020c00
 8001954:	40010400 	.word	0x40010400
 8001958:	40020800 	.word	0x40020800

0800195c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001960:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001962:	4a12      	ldr	r2, [pc, #72]	@ (80019ac <MX_USART1_UART_Init+0x50>)
 8001964:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001966:	4b10      	ldr	r3, [pc, #64]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001968:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800196c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001974:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001976:	2200      	movs	r2, #0
 8001978:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800197a:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001982:	220c      	movs	r2, #12
 8001984:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001986:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 800198e:	2200      	movs	r2, #0
 8001990:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001992:	4805      	ldr	r0, [pc, #20]	@ (80019a8 <MX_USART1_UART_Init+0x4c>)
 8001994:	f004 f870 	bl	8005a78 <HAL_UART_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800199e:	f7ff f9ff 	bl	8000da0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000510 	.word	0x20000510
 80019ac:	40011000 	.word	0x40011000

080019b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001a44 <HAL_UART_MspInit+0x94>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d133      	bne.n	8001a3a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a48 <HAL_UART_MspInit+0x98>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019da:	4a1b      	ldr	r2, [pc, #108]	@ (8001a48 <HAL_UART_MspInit+0x98>)
 80019dc:	f043 0310 	orr.w	r3, r3, #16
 80019e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019e2:	4b19      	ldr	r3, [pc, #100]	@ (8001a48 <HAL_UART_MspInit+0x98>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e6:	f003 0310 	and.w	r3, r3, #16
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <HAL_UART_MspInit+0x98>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a14      	ldr	r2, [pc, #80]	@ (8001a48 <HAL_UART_MspInit+0x98>)
 80019f8:	f043 0302 	orr.w	r3, r3, #2
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_UART_MspInit+0x98>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a0a:	23c0      	movs	r3, #192	@ 0xc0
 8001a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a16:	2303      	movs	r3, #3
 8001a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a1a:	2307      	movs	r3, #7
 8001a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	4809      	ldr	r0, [pc, #36]	@ (8001a4c <HAL_UART_MspInit+0x9c>)
 8001a26:	f000 fa77 	bl	8001f18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2025      	movs	r0, #37	@ 0x25
 8001a30:	f000 f9a9 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a34:	2025      	movs	r0, #37	@ 0x25
 8001a36:	f000 f9c2 	bl	8001dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001a3a:	bf00      	nop
 8001a3c:	3728      	adds	r7, #40	@ 0x28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40011000 	.word	0x40011000
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40020400 	.word	0x40020400

08001a50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a54:	f7ff fa94 	bl	8000f80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a58:	480c      	ldr	r0, [pc, #48]	@ (8001a8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a5a:	490d      	ldr	r1, [pc, #52]	@ (8001a90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a60:	e002      	b.n	8001a68 <LoopCopyDataInit>

08001a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a66:	3304      	adds	r3, #4

08001a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a6c:	d3f9      	bcc.n	8001a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a70:	4c0a      	ldr	r4, [pc, #40]	@ (8001a9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a74:	e001      	b.n	8001a7a <LoopFillZerobss>

08001a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a78:	3204      	adds	r2, #4

08001a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a7c:	d3fb      	bcc.n	8001a76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a7e:	f009 f93b 	bl	800acf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a82:	f7ff f82b 	bl	8000adc <main>
  bx  lr    
 8001a86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a90:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001a94:	0800b778 	.word	0x0800b778
  ldr r2, =_sbss
 8001a98:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001a9c:	2000228c 	.word	0x2000228c

08001aa0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001aa0:	e7fe      	b.n	8001aa0 <ADC_IRQHandler>
	...

08001aa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <HAL_Init+0x40>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae4 <HAL_Init+0x40>)
 8001aae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ab2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae4 <HAL_Init+0x40>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae4 <HAL_Init+0x40>)
 8001aba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001abe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ac0:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <HAL_Init+0x40>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a07      	ldr	r2, [pc, #28]	@ (8001ae4 <HAL_Init+0x40>)
 8001ac6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001acc:	2003      	movs	r0, #3
 8001ace:	f000 f94f 	bl	8001d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	f000 f808 	bl	8001ae8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ad8:	f7ff f9e6 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40023c00 	.word	0x40023c00

08001ae8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001af0:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <HAL_InitTick+0x54>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4b12      	ldr	r3, [pc, #72]	@ (8001b40 <HAL_InitTick+0x58>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	4619      	mov	r1, r3
 8001afa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b06:	4618      	mov	r0, r3
 8001b08:	f000 f967 	bl	8001dda <HAL_SYSTICK_Config>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e00e      	b.n	8001b34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b0f      	cmp	r3, #15
 8001b1a:	d80a      	bhi.n	8001b32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b24:	f000 f92f 	bl	8001d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b28:	4a06      	ldr	r2, [pc, #24]	@ (8001b44 <HAL_InitTick+0x5c>)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e000      	b.n	8001b34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20000000 	.word	0x20000000
 8001b40:	20000008 	.word	0x20000008
 8001b44:	20000004 	.word	0x20000004

08001b48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <HAL_IncTick+0x20>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	461a      	mov	r2, r3
 8001b52:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <HAL_IncTick+0x24>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4413      	add	r3, r2
 8001b58:	4a04      	ldr	r2, [pc, #16]	@ (8001b6c <HAL_IncTick+0x24>)
 8001b5a:	6013      	str	r3, [r2, #0]
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	20000008 	.word	0x20000008
 8001b6c:	20000558 	.word	0x20000558

08001b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return uwTick;
 8001b74:	4b03      	ldr	r3, [pc, #12]	@ (8001b84 <HAL_GetTick+0x14>)
 8001b76:	681b      	ldr	r3, [r3, #0]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	20000558 	.word	0x20000558

08001b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b90:	f7ff ffee 	bl	8001b70 <HAL_GetTick>
 8001b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ba0:	d005      	beq.n	8001bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <HAL_Delay+0x44>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4413      	add	r3, r2
 8001bac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bae:	bf00      	nop
 8001bb0:	f7ff ffde 	bl	8001b70 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d8f7      	bhi.n	8001bb0 <HAL_Delay+0x28>
  {
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000008 	.word	0x20000008

08001bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bec:	4013      	ands	r3, r2
 8001bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c02:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	60d3      	str	r3, [r2, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c1c:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <__NVIC_GetPriorityGrouping+0x18>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	f003 0307 	and.w	r3, r3, #7
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	db0b      	blt.n	8001c5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	f003 021f 	and.w	r2, r3, #31
 8001c4c:	4907      	ldr	r1, [pc, #28]	@ (8001c6c <__NVIC_EnableIRQ+0x38>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	095b      	lsrs	r3, r3, #5
 8001c54:	2001      	movs	r0, #1
 8001c56:	fa00 f202 	lsl.w	r2, r0, r2
 8001c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	e000e100 	.word	0xe000e100

08001c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	6039      	str	r1, [r7, #0]
 8001c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	db0a      	blt.n	8001c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	490c      	ldr	r1, [pc, #48]	@ (8001cbc <__NVIC_SetPriority+0x4c>)
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	0112      	lsls	r2, r2, #4
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	440b      	add	r3, r1
 8001c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c98:	e00a      	b.n	8001cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4908      	ldr	r1, [pc, #32]	@ (8001cc0 <__NVIC_SetPriority+0x50>)
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	3b04      	subs	r3, #4
 8001ca8:	0112      	lsls	r2, r2, #4
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	440b      	add	r3, r1
 8001cae:	761a      	strb	r2, [r3, #24]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000e100 	.word	0xe000e100
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b089      	sub	sp, #36	@ 0x24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f1c3 0307 	rsb	r3, r3, #7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	bf28      	it	cs
 8001ce2:	2304      	movcs	r3, #4
 8001ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	2b06      	cmp	r3, #6
 8001cec:	d902      	bls.n	8001cf4 <NVIC_EncodePriority+0x30>
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	3b03      	subs	r3, #3
 8001cf2:	e000      	b.n	8001cf6 <NVIC_EncodePriority+0x32>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	401a      	ands	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	43d9      	mvns	r1, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	4313      	orrs	r3, r2
         );
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3724      	adds	r7, #36	@ 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3b01      	subs	r3, #1
 8001d38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d3c:	d301      	bcc.n	8001d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e00f      	b.n	8001d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d42:	4a0a      	ldr	r2, [pc, #40]	@ (8001d6c <SysTick_Config+0x40>)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d50:	f7ff ff8e 	bl	8001c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <SysTick_Config+0x40>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d5a:	4b04      	ldr	r3, [pc, #16]	@ (8001d6c <SysTick_Config+0x40>)
 8001d5c:	2207      	movs	r2, #7
 8001d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	e000e010 	.word	0xe000e010

08001d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ff29 	bl	8001bd0 <__NVIC_SetPriorityGrouping>
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b086      	sub	sp, #24
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d98:	f7ff ff3e 	bl	8001c18 <__NVIC_GetPriorityGrouping>
 8001d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	6978      	ldr	r0, [r7, #20]
 8001da4:	f7ff ff8e 	bl	8001cc4 <NVIC_EncodePriority>
 8001da8:	4602      	mov	r2, r0
 8001daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dae:	4611      	mov	r1, r2
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff ff5d 	bl	8001c70 <__NVIC_SetPriority>
}
 8001db6:	bf00      	nop
 8001db8:	3718      	adds	r7, #24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff31 	bl	8001c34 <__NVIC_EnableIRQ>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7ff ffa2 	bl	8001d2c <SysTick_Config>
 8001de8:	4603      	mov	r3, r0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b084      	sub	sp, #16
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e00:	f7ff feb6 	bl	8001b70 <HAL_GetTick>
 8001e04:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d008      	beq.n	8001e24 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2280      	movs	r2, #128	@ 0x80
 8001e16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e052      	b.n	8001eca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0216 	bic.w	r2, r2, #22
 8001e32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	695a      	ldr	r2, [r3, #20]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e42:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d103      	bne.n	8001e54 <HAL_DMA_Abort+0x62>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d007      	beq.n	8001e64 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0208 	bic.w	r2, r2, #8
 8001e62:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 0201 	bic.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e74:	e013      	b.n	8001e9e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e76:	f7ff fe7b 	bl	8001b70 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b05      	cmp	r3, #5
 8001e82:	d90c      	bls.n	8001e9e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2220      	movs	r2, #32
 8001e88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2203      	movs	r2, #3
 8001e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e015      	b.n	8001eca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0301 	and.w	r3, r3, #1
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1e4      	bne.n	8001e76 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eb0:	223f      	movs	r2, #63	@ 0x3f
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b083      	sub	sp, #12
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d004      	beq.n	8001ef0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2280      	movs	r2, #128	@ 0x80
 8001eea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e00c      	b.n	8001f0a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2205      	movs	r2, #5
 8001ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0201 	bic.w	r2, r2, #1
 8001f06:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
	...

08001f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b089      	sub	sp, #36	@ 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	e16b      	b.n	800220c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f34:	2201      	movs	r2, #1
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4013      	ands	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	f040 815a 	bne.w	8002206 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d005      	beq.n	8001f6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d130      	bne.n	8001fcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	2203      	movs	r2, #3
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	68da      	ldr	r2, [r3, #12]
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	091b      	lsrs	r3, r3, #4
 8001fb6:	f003 0201 	and.w	r2, r3, #1
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	2b03      	cmp	r3, #3
 8001fd6:	d017      	beq.n	8002008 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	2203      	movs	r2, #3
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	4013      	ands	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 0303 	and.w	r3, r3, #3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d123      	bne.n	800205c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	08da      	lsrs	r2, r3, #3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3208      	adds	r2, #8
 800201c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002020:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	220f      	movs	r2, #15
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	4013      	ands	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	691a      	ldr	r2, [r3, #16]
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4313      	orrs	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	08da      	lsrs	r2, r3, #3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3208      	adds	r2, #8
 8002056:	69b9      	ldr	r1, [r7, #24]
 8002058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	2203      	movs	r2, #3
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4013      	ands	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0203 	and.w	r2, r3, #3
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4313      	orrs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002098:	2b00      	cmp	r3, #0
 800209a:	f000 80b4 	beq.w	8002206 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b60      	ldr	r3, [pc, #384]	@ (8002224 <HAL_GPIO_Init+0x30c>)
 80020a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a6:	4a5f      	ldr	r2, [pc, #380]	@ (8002224 <HAL_GPIO_Init+0x30c>)
 80020a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ae:	4b5d      	ldr	r3, [pc, #372]	@ (8002224 <HAL_GPIO_Init+0x30c>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002228 <HAL_GPIO_Init+0x310>)
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	089b      	lsrs	r3, r3, #2
 80020c0:	3302      	adds	r3, #2
 80020c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	220f      	movs	r2, #15
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43db      	mvns	r3, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4013      	ands	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a52      	ldr	r2, [pc, #328]	@ (800222c <HAL_GPIO_Init+0x314>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d02b      	beq.n	800213e <HAL_GPIO_Init+0x226>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a51      	ldr	r2, [pc, #324]	@ (8002230 <HAL_GPIO_Init+0x318>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d025      	beq.n	800213a <HAL_GPIO_Init+0x222>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a50      	ldr	r2, [pc, #320]	@ (8002234 <HAL_GPIO_Init+0x31c>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d01f      	beq.n	8002136 <HAL_GPIO_Init+0x21e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a4f      	ldr	r2, [pc, #316]	@ (8002238 <HAL_GPIO_Init+0x320>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d019      	beq.n	8002132 <HAL_GPIO_Init+0x21a>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a4e      	ldr	r2, [pc, #312]	@ (800223c <HAL_GPIO_Init+0x324>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d013      	beq.n	800212e <HAL_GPIO_Init+0x216>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a4d      	ldr	r2, [pc, #308]	@ (8002240 <HAL_GPIO_Init+0x328>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00d      	beq.n	800212a <HAL_GPIO_Init+0x212>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a4c      	ldr	r2, [pc, #304]	@ (8002244 <HAL_GPIO_Init+0x32c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d007      	beq.n	8002126 <HAL_GPIO_Init+0x20e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a4b      	ldr	r2, [pc, #300]	@ (8002248 <HAL_GPIO_Init+0x330>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d101      	bne.n	8002122 <HAL_GPIO_Init+0x20a>
 800211e:	2307      	movs	r3, #7
 8002120:	e00e      	b.n	8002140 <HAL_GPIO_Init+0x228>
 8002122:	2308      	movs	r3, #8
 8002124:	e00c      	b.n	8002140 <HAL_GPIO_Init+0x228>
 8002126:	2306      	movs	r3, #6
 8002128:	e00a      	b.n	8002140 <HAL_GPIO_Init+0x228>
 800212a:	2305      	movs	r3, #5
 800212c:	e008      	b.n	8002140 <HAL_GPIO_Init+0x228>
 800212e:	2304      	movs	r3, #4
 8002130:	e006      	b.n	8002140 <HAL_GPIO_Init+0x228>
 8002132:	2303      	movs	r3, #3
 8002134:	e004      	b.n	8002140 <HAL_GPIO_Init+0x228>
 8002136:	2302      	movs	r3, #2
 8002138:	e002      	b.n	8002140 <HAL_GPIO_Init+0x228>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <HAL_GPIO_Init+0x228>
 800213e:	2300      	movs	r3, #0
 8002140:	69fa      	ldr	r2, [r7, #28]
 8002142:	f002 0203 	and.w	r2, r2, #3
 8002146:	0092      	lsls	r2, r2, #2
 8002148:	4093      	lsls	r3, r2
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002150:	4935      	ldr	r1, [pc, #212]	@ (8002228 <HAL_GPIO_Init+0x310>)
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	089b      	lsrs	r3, r3, #2
 8002156:	3302      	adds	r3, #2
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800215e:	4b3b      	ldr	r3, [pc, #236]	@ (800224c <HAL_GPIO_Init+0x334>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002182:	4a32      	ldr	r2, [pc, #200]	@ (800224c <HAL_GPIO_Init+0x334>)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002188:	4b30      	ldr	r3, [pc, #192]	@ (800224c <HAL_GPIO_Init+0x334>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021ac:	4a27      	ldr	r2, [pc, #156]	@ (800224c <HAL_GPIO_Init+0x334>)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021b2:	4b26      	ldr	r3, [pc, #152]	@ (800224c <HAL_GPIO_Init+0x334>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4013      	ands	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021d6:	4a1d      	ldr	r2, [pc, #116]	@ (800224c <HAL_GPIO_Init+0x334>)
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021dc:	4b1b      	ldr	r3, [pc, #108]	@ (800224c <HAL_GPIO_Init+0x334>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002200:	4a12      	ldr	r2, [pc, #72]	@ (800224c <HAL_GPIO_Init+0x334>)
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3301      	adds	r3, #1
 800220a:	61fb      	str	r3, [r7, #28]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	2b0f      	cmp	r3, #15
 8002210:	f67f ae90 	bls.w	8001f34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	3724      	adds	r7, #36	@ 0x24
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800
 8002228:	40013800 	.word	0x40013800
 800222c:	40020000 	.word	0x40020000
 8002230:	40020400 	.word	0x40020400
 8002234:	40020800 	.word	0x40020800
 8002238:	40020c00 	.word	0x40020c00
 800223c:	40021000 	.word	0x40021000
 8002240:	40021400 	.word	0x40021400
 8002244:	40021800 	.word	0x40021800
 8002248:	40021c00 	.word	0x40021c00
 800224c:	40013c00 	.word	0x40013c00

08002250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	807b      	strh	r3, [r7, #2]
 800225c:	4613      	mov	r3, r2
 800225e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002260:	787b      	ldrb	r3, [r7, #1]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002266:	887a      	ldrh	r2, [r7, #2]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800226c:	e003      	b.n	8002276 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800226e:	887b      	ldrh	r3, [r7, #2]
 8002270:	041a      	lsls	r2, r3, #16
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	619a      	str	r2, [r3, #24]
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
	...

08002284 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e128      	b.n	80024e8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d109      	bne.n	80022b6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a90      	ldr	r2, [pc, #576]	@ (80024f0 <HAL_I2S_Init+0x26c>)
 80022ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f7fe fa8d 	bl	80007d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2202      	movs	r2, #2
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	69db      	ldr	r3, [r3, #28]
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6812      	ldr	r2, [r2, #0]
 80022c8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80022cc:	f023 030f 	bic.w	r3, r3, #15
 80022d0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2202      	movs	r2, #2
 80022d8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d060      	beq.n	80023a4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d102      	bne.n	80022f0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80022ea:	2310      	movs	r3, #16
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	e001      	b.n	80022f4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80022f0:	2320      	movs	r3, #32
 80022f2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	2b20      	cmp	r3, #32
 80022fa:	d802      	bhi.n	8002302 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002302:	2001      	movs	r0, #1
 8002304:	f002 fc2a 	bl	8004b5c <HAL_RCCEx_GetPeriphCLKFreq>
 8002308:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002312:	d125      	bne.n	8002360 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d010      	beq.n	800233e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	68fa      	ldr	r2, [r7, #12]
 8002322:	fbb2 f2f3 	udiv	r2, r2, r3
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	461a      	mov	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	fbb2 f3f3 	udiv	r3, r2, r3
 8002338:	3305      	adds	r3, #5
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	e01f      	b.n	800237e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	fbb2 f2f3 	udiv	r2, r2, r3
 8002348:	4613      	mov	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	461a      	mov	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	fbb2 f3f3 	udiv	r3, r2, r3
 800235a:	3305      	adds	r3, #5
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	e00e      	b.n	800237e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	fbb2 f2f3 	udiv	r2, r2, r3
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	461a      	mov	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	fbb2 f3f3 	udiv	r3, r2, r3
 800237a:	3305      	adds	r3, #5
 800237c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	4a5c      	ldr	r2, [pc, #368]	@ (80024f4 <HAL_I2S_Init+0x270>)
 8002382:	fba2 2303 	umull	r2, r3, r2, r3
 8002386:	08db      	lsrs	r3, r3, #3
 8002388:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	085b      	lsrs	r3, r3, #1
 800239a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	021b      	lsls	r3, r3, #8
 80023a0:	61bb      	str	r3, [r7, #24]
 80023a2:	e003      	b.n	80023ac <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80023a4:	2302      	movs	r3, #2
 80023a6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80023a8:	2300      	movs	r3, #0
 80023aa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d902      	bls.n	80023b8 <HAL_I2S_Init+0x134>
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	2bff      	cmp	r3, #255	@ 0xff
 80023b6:	d907      	bls.n	80023c8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023bc:	f043 0210 	orr.w	r2, r3, #16
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e08f      	b.n	80024e8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	ea42 0103 	orr.w	r1, r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	430a      	orrs	r2, r1
 80023da:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80023e6:	f023 030f 	bic.w	r3, r3, #15
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	6851      	ldr	r1, [r2, #4]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6892      	ldr	r2, [r2, #8]
 80023f2:	4311      	orrs	r1, r2
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	68d2      	ldr	r2, [r2, #12]
 80023f8:	4311      	orrs	r1, r2
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6992      	ldr	r2, [r2, #24]
 80023fe:	430a      	orrs	r2, r1
 8002400:	431a      	orrs	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800240a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d161      	bne.n	80024d8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a38      	ldr	r2, [pc, #224]	@ (80024f8 <HAL_I2S_Init+0x274>)
 8002418:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a37      	ldr	r2, [pc, #220]	@ (80024fc <HAL_I2S_Init+0x278>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d101      	bne.n	8002428 <HAL_I2S_Init+0x1a4>
 8002424:	4b36      	ldr	r3, [pc, #216]	@ (8002500 <HAL_I2S_Init+0x27c>)
 8002426:	e001      	b.n	800242c <HAL_I2S_Init+0x1a8>
 8002428:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	4932      	ldr	r1, [pc, #200]	@ (80024fc <HAL_I2S_Init+0x278>)
 8002434:	428a      	cmp	r2, r1
 8002436:	d101      	bne.n	800243c <HAL_I2S_Init+0x1b8>
 8002438:	4a31      	ldr	r2, [pc, #196]	@ (8002500 <HAL_I2S_Init+0x27c>)
 800243a:	e001      	b.n	8002440 <HAL_I2S_Init+0x1bc>
 800243c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002440:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002444:	f023 030f 	bic.w	r3, r3, #15
 8002448:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a2b      	ldr	r2, [pc, #172]	@ (80024fc <HAL_I2S_Init+0x278>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d101      	bne.n	8002458 <HAL_I2S_Init+0x1d4>
 8002454:	4b2a      	ldr	r3, [pc, #168]	@ (8002500 <HAL_I2S_Init+0x27c>)
 8002456:	e001      	b.n	800245c <HAL_I2S_Init+0x1d8>
 8002458:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800245c:	2202      	movs	r2, #2
 800245e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a25      	ldr	r2, [pc, #148]	@ (80024fc <HAL_I2S_Init+0x278>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d101      	bne.n	800246e <HAL_I2S_Init+0x1ea>
 800246a:	4b25      	ldr	r3, [pc, #148]	@ (8002500 <HAL_I2S_Init+0x27c>)
 800246c:	e001      	b.n	8002472 <HAL_I2S_Init+0x1ee>
 800246e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800247e:	d003      	beq.n	8002488 <HAL_I2S_Init+0x204>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d103      	bne.n	8002490 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002488:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	e001      	b.n	8002494 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800249e:	4313      	orrs	r3, r2
 80024a0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80024a8:	4313      	orrs	r3, r2
 80024aa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80024b2:	4313      	orrs	r3, r2
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	897b      	ldrh	r3, [r7, #10]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024c0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a0d      	ldr	r2, [pc, #52]	@ (80024fc <HAL_I2S_Init+0x278>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d101      	bne.n	80024d0 <HAL_I2S_Init+0x24c>
 80024cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002500 <HAL_I2S_Init+0x27c>)
 80024ce:	e001      	b.n	80024d4 <HAL_I2S_Init+0x250>
 80024d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024d4:	897a      	ldrh	r2, [r7, #10]
 80024d6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3720      	adds	r7, #32
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	080025fb 	.word	0x080025fb
 80024f4:	cccccccd 	.word	0xcccccccd
 80024f8:	08002711 	.word	0x08002711
 80024fc:	40003800 	.word	0x40003800
 8002500:	40003400 	.word	0x40003400

08002504 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254c:	881a      	ldrh	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002558:	1c9a      	adds	r2, r3, #2
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002562:	b29b      	uxth	r3, r3
 8002564:	3b01      	subs	r3, #1
 8002566:	b29a      	uxth	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002570:	b29b      	uxth	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10e      	bne.n	8002594 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002584:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7ff ffb8 	bl	8002504 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ae:	b292      	uxth	r2, r2
 80025b0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b6:	1c9a      	adds	r2, r3, #2
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	3b01      	subs	r3, #1
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d10e      	bne.n	80025f2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80025e2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff ff93 	bl	8002518 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b086      	sub	sp, #24
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b04      	cmp	r3, #4
 8002614:	d13a      	bne.n	800268c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b01      	cmp	r3, #1
 800261e:	d109      	bne.n	8002634 <I2S_IRQHandler+0x3a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800262a:	2b40      	cmp	r3, #64	@ 0x40
 800262c:	d102      	bne.n	8002634 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ffb4 	bl	800259c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800263a:	2b40      	cmp	r3, #64	@ 0x40
 800263c:	d126      	bne.n	800268c <I2S_IRQHandler+0x92>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f003 0320 	and.w	r3, r3, #32
 8002648:	2b20      	cmp	r3, #32
 800264a:	d11f      	bne.n	800268c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	685a      	ldr	r2, [r3, #4]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800265a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	613b      	str	r3, [r7, #16]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	613b      	str	r3, [r7, #16]
 8002670:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267e:	f043 0202 	orr.w	r2, r3, #2
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7ff ff50 	bl	800252c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b03      	cmp	r3, #3
 8002696:	d136      	bne.n	8002706 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d109      	bne.n	80026b6 <I2S_IRQHandler+0xbc>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ac:	2b80      	cmp	r3, #128	@ 0x80
 80026ae:	d102      	bne.n	80026b6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ff45 	bl	8002540 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f003 0308 	and.w	r3, r3, #8
 80026bc:	2b08      	cmp	r3, #8
 80026be:	d122      	bne.n	8002706 <I2S_IRQHandler+0x10c>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 0320 	and.w	r3, r3, #32
 80026ca:	2b20      	cmp	r3, #32
 80026cc:	d11b      	bne.n	8002706 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80026dc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f8:	f043 0204 	orr.w	r2, r3, #4
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7ff ff13 	bl	800252c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002706:	bf00      	nop
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b088      	sub	sp, #32
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a92      	ldr	r2, [pc, #584]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d101      	bne.n	800272e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800272a:	4b92      	ldr	r3, [pc, #584]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800272c:	e001      	b.n	8002732 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800272e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a8b      	ldr	r2, [pc, #556]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d101      	bne.n	800274c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002748:	4b8a      	ldr	r3, [pc, #552]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800274a:	e001      	b.n	8002750 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800274c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800275c:	d004      	beq.n	8002768 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	f040 8099 	bne.w	800289a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b02      	cmp	r3, #2
 8002770:	d107      	bne.n	8002782 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 f925 	bl	80029cc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b01      	cmp	r3, #1
 800278a:	d107      	bne.n	800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002792:	2b00      	cmp	r3, #0
 8002794:	d002      	beq.n	800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f9c8 	bl	8002b2c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a2:	2b40      	cmp	r3, #64	@ 0x40
 80027a4:	d13a      	bne.n	800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d035      	beq.n	800281c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a6e      	ldr	r2, [pc, #440]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d101      	bne.n	80027be <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80027ba:	4b6e      	ldr	r3, [pc, #440]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80027bc:	e001      	b.n	80027c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80027be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4969      	ldr	r1, [pc, #420]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80027ca:	428b      	cmp	r3, r1
 80027cc:	d101      	bne.n	80027d2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80027ce:	4b69      	ldr	r3, [pc, #420]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80027d0:	e001      	b.n	80027d6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80027d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80027da:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80027ea:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80027ec:	2300      	movs	r3, #0
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280e:	f043 0202 	orr.w	r2, r3, #2
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff fe88 	bl	800252c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f003 0308 	and.w	r3, r3, #8
 8002822:	2b08      	cmp	r3, #8
 8002824:	f040 80c3 	bne.w	80029ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	f003 0320 	and.w	r3, r3, #32
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 80bd 	beq.w	80029ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002842:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a49      	ldr	r2, [pc, #292]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800284e:	4b49      	ldr	r3, [pc, #292]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002850:	e001      	b.n	8002856 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002852:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4944      	ldr	r1, [pc, #272]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800285e:	428b      	cmp	r3, r1
 8002860:	d101      	bne.n	8002866 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002862:	4b44      	ldr	r3, [pc, #272]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002864:	e001      	b.n	800286a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002866:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800286a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800286e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002870:	2300      	movs	r3, #0
 8002872:	60bb      	str	r3, [r7, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288a:	f043 0204 	orr.w	r2, r3, #4
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff fe4a 	bl	800252c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002898:	e089      	b.n	80029ae <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d107      	bne.n	80028b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d002      	beq.n	80028b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 f8be 	bl	8002a30 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d107      	bne.n	80028ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 f8fd 	bl	8002ac8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d4:	2b40      	cmp	r3, #64	@ 0x40
 80028d6:	d12f      	bne.n	8002938 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	f003 0320 	and.w	r3, r3, #32
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d02a      	beq.n	8002938 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80028f0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d101      	bne.n	8002900 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80028fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80028fe:	e001      	b.n	8002904 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002900:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4919      	ldr	r1, [pc, #100]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800290c:	428b      	cmp	r3, r1
 800290e:	d101      	bne.n	8002914 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002910:	4b18      	ldr	r3, [pc, #96]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002912:	e001      	b.n	8002918 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002914:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002918:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800291c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800292a:	f043 0202 	orr.w	r2, r3, #2
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7ff fdfa 	bl	800252c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	f003 0308 	and.w	r3, r3, #8
 800293e:	2b08      	cmp	r3, #8
 8002940:	d136      	bne.n	80029b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	f003 0320 	and.w	r3, r3, #32
 8002948:	2b00      	cmp	r3, #0
 800294a:	d031      	beq.n	80029b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a07      	ldr	r2, [pc, #28]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d101      	bne.n	800295a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002956:	4b07      	ldr	r3, [pc, #28]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002958:	e001      	b.n	800295e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800295a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4902      	ldr	r1, [pc, #8]	@ (8002970 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002966:	428b      	cmp	r3, r1
 8002968:	d106      	bne.n	8002978 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800296a:	4b02      	ldr	r3, [pc, #8]	@ (8002974 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800296c:	e006      	b.n	800297c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800296e:	bf00      	nop
 8002970:	40003800 	.word	0x40003800
 8002974:	40003400 	.word	0x40003400
 8002978:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800297c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002980:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	685a      	ldr	r2, [r3, #4]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002990:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2201      	movs	r2, #1
 8002996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	f043 0204 	orr.w	r2, r3, #4
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff fdc0 	bl	800252c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80029ac:	e000      	b.n	80029b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80029ae:	bf00      	nop
}
 80029b0:	bf00      	nop
 80029b2:	3720      	adds	r7, #32
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d8:	1c99      	adds	r1, r3, #2
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	6251      	str	r1, [r2, #36]	@ 0x24
 80029de:	881a      	ldrh	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	3b01      	subs	r3, #1
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d113      	bne.n	8002a26 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a0c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d106      	bne.n	8002a26 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7ff ffc9 	bl	80029b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3c:	1c99      	adds	r1, r3, #2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6251      	str	r1, [r2, #36]	@ 0x24
 8002a42:	8819      	ldrh	r1, [r3, #0]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a1d      	ldr	r2, [pc, #116]	@ (8002ac0 <I2SEx_TxISR_I2SExt+0x90>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d101      	bne.n	8002a52 <I2SEx_TxISR_I2SExt+0x22>
 8002a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac4 <I2SEx_TxISR_I2SExt+0x94>)
 8002a50:	e001      	b.n	8002a56 <I2SEx_TxISR_I2SExt+0x26>
 8002a52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a56:	460a      	mov	r2, r1
 8002a58:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d121      	bne.n	8002ab6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a12      	ldr	r2, [pc, #72]	@ (8002ac0 <I2SEx_TxISR_I2SExt+0x90>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d101      	bne.n	8002a80 <I2SEx_TxISR_I2SExt+0x50>
 8002a7c:	4b11      	ldr	r3, [pc, #68]	@ (8002ac4 <I2SEx_TxISR_I2SExt+0x94>)
 8002a7e:	e001      	b.n	8002a84 <I2SEx_TxISR_I2SExt+0x54>
 8002a80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	490d      	ldr	r1, [pc, #52]	@ (8002ac0 <I2SEx_TxISR_I2SExt+0x90>)
 8002a8c:	428b      	cmp	r3, r1
 8002a8e:	d101      	bne.n	8002a94 <I2SEx_TxISR_I2SExt+0x64>
 8002a90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <I2SEx_TxISR_I2SExt+0x94>)
 8002a92:	e001      	b.n	8002a98 <I2SEx_TxISR_I2SExt+0x68>
 8002a94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a98:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a9c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d106      	bne.n	8002ab6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f7ff ff81 	bl	80029b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ab6:	bf00      	nop
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40003800 	.word	0x40003800
 8002ac4:	40003400 	.word	0x40003400

08002ac8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68d8      	ldr	r0, [r3, #12]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ada:	1c99      	adds	r1, r3, #2
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002ae0:	b282      	uxth	r2, r0
 8002ae2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	3b01      	subs	r3, #1
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d113      	bne.n	8002b24 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b0a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7ff ff4a 	bl	80029b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b24:	bf00      	nop
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a20      	ldr	r2, [pc, #128]	@ (8002bbc <I2SEx_RxISR_I2SExt+0x90>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <I2SEx_RxISR_I2SExt+0x16>
 8002b3e:	4b20      	ldr	r3, [pc, #128]	@ (8002bc0 <I2SEx_RxISR_I2SExt+0x94>)
 8002b40:	e001      	b.n	8002b46 <I2SEx_RxISR_I2SExt+0x1a>
 8002b42:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b46:	68d8      	ldr	r0, [r3, #12]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4c:	1c99      	adds	r1, r3, #2
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002b52:	b282      	uxth	r2, r0
 8002b54:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d121      	bne.n	8002bb2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a12      	ldr	r2, [pc, #72]	@ (8002bbc <I2SEx_RxISR_I2SExt+0x90>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d101      	bne.n	8002b7c <I2SEx_RxISR_I2SExt+0x50>
 8002b78:	4b11      	ldr	r3, [pc, #68]	@ (8002bc0 <I2SEx_RxISR_I2SExt+0x94>)
 8002b7a:	e001      	b.n	8002b80 <I2SEx_RxISR_I2SExt+0x54>
 8002b7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	490d      	ldr	r1, [pc, #52]	@ (8002bbc <I2SEx_RxISR_I2SExt+0x90>)
 8002b88:	428b      	cmp	r3, r1
 8002b8a:	d101      	bne.n	8002b90 <I2SEx_RxISR_I2SExt+0x64>
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc0 <I2SEx_RxISR_I2SExt+0x94>)
 8002b8e:	e001      	b.n	8002b94 <I2SEx_RxISR_I2SExt+0x68>
 8002b90:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b94:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b98:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d106      	bne.n	8002bb2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7ff ff03 	bl	80029b8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40003800 	.word	0x40003800
 8002bc0:	40003400 	.word	0x40003400

08002bc4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af02      	add	r7, sp, #8
 8002bca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e101      	b.n	8002dda <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d106      	bne.n	8002bf6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f007 fd31 	bl	800a658 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c04:	d102      	bne.n	8002c0c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f004 f8f6 	bl	8006e02 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	7c1a      	ldrb	r2, [r3, #16]
 8002c1e:	f88d 2000 	strb.w	r2, [sp]
 8002c22:	3304      	adds	r3, #4
 8002c24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c26:	f003 ffd5 	bl	8006bd4 <USB_CoreInit>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2202      	movs	r2, #2
 8002c34:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e0ce      	b.n	8002dda <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2100      	movs	r1, #0
 8002c42:	4618      	mov	r0, r3
 8002c44:	f004 f8ee 	bl	8006e24 <USB_SetCurrentMode>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d005      	beq.n	8002c5a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2202      	movs	r2, #2
 8002c52:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e0bf      	b.n	8002dda <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	73fb      	strb	r3, [r7, #15]
 8002c5e:	e04a      	b.n	8002cf6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002c60:	7bfa      	ldrb	r2, [r7, #15]
 8002c62:	6879      	ldr	r1, [r7, #4]
 8002c64:	4613      	mov	r3, r2
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	4413      	add	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3315      	adds	r3, #21
 8002c70:	2201      	movs	r2, #1
 8002c72:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002c74:	7bfa      	ldrb	r2, [r7, #15]
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	4413      	add	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	440b      	add	r3, r1
 8002c82:	3314      	adds	r3, #20
 8002c84:	7bfa      	ldrb	r2, [r7, #15]
 8002c86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002c88:	7bfa      	ldrb	r2, [r7, #15]
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	b298      	uxth	r0, r3
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	4613      	mov	r3, r2
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	4413      	add	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	332e      	adds	r3, #46	@ 0x2e
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ca0:	7bfa      	ldrb	r2, [r7, #15]
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	4413      	add	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	3318      	adds	r3, #24
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002cb4:	7bfa      	ldrb	r2, [r7, #15]
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4413      	add	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	331c      	adds	r3, #28
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002cc8:	7bfa      	ldrb	r2, [r7, #15]
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	4413      	add	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	440b      	add	r3, r1
 8002cd6:	3320      	adds	r3, #32
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002cdc:	7bfa      	ldrb	r2, [r7, #15]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	3324      	adds	r3, #36	@ 0x24
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cf0:	7bfb      	ldrb	r3, [r7, #15]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	73fb      	strb	r3, [r7, #15]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	791b      	ldrb	r3, [r3, #4]
 8002cfa:	7bfa      	ldrb	r2, [r7, #15]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d3af      	bcc.n	8002c60 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d00:	2300      	movs	r3, #0
 8002d02:	73fb      	strb	r3, [r7, #15]
 8002d04:	e044      	b.n	8002d90 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d06:	7bfa      	ldrb	r2, [r7, #15]
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	4413      	add	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	440b      	add	r3, r1
 8002d14:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d1c:	7bfa      	ldrb	r2, [r7, #15]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	4413      	add	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002d2e:	7bfa      	ldrb	r2, [r7, #15]
 8002d30:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002d32:	7bfa      	ldrb	r2, [r7, #15]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	440b      	add	r3, r1
 8002d40:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002d44:	2200      	movs	r2, #0
 8002d46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002d48:	7bfa      	ldrb	r2, [r7, #15]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002d5e:	7bfa      	ldrb	r2, [r7, #15]
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	4613      	mov	r3, r2
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	4413      	add	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	440b      	add	r3, r1
 8002d6c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002d74:	7bfa      	ldrb	r2, [r7, #15]
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	4413      	add	r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002d86:	2200      	movs	r2, #0
 8002d88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	791b      	ldrb	r3, [r3, #4]
 8002d94:	7bfa      	ldrb	r2, [r7, #15]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d3b5      	bcc.n	8002d06 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6818      	ldr	r0, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	7c1a      	ldrb	r2, [r3, #16]
 8002da2:	f88d 2000 	strb.w	r2, [sp]
 8002da6:	3304      	adds	r3, #4
 8002da8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002daa:	f004 f887 	bl	8006ebc <USB_DevInit>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d005      	beq.n	8002dc0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2202      	movs	r2, #2
 8002db8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e00c      	b.n	8002dda <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f005 f8d1 	bl	8007f7a <USB_DevDisconnect>

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b084      	sub	sp, #16
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_PCD_Start+0x1c>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e022      	b.n	8002e44 <HAL_PCD_Start+0x62>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d009      	beq.n	8002e26 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d105      	bne.n	8002e26 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e1e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f003 ffd8 	bl	8006de0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f005 f87f 	bl	8007f38 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e4c:	b590      	push	{r4, r7, lr}
 8002e4e:	b08d      	sub	sp, #52	@ 0x34
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f005 f93d 	bl	80080e2 <USB_GetMode>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f040 848c 	bne.w	8003788 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f005 f8a1 	bl	8007fbc <USB_ReadInterrupts>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 8482 	beq.w	8003786 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	0a1b      	lsrs	r3, r3, #8
 8002e8c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f005 f88e 	bl	8007fbc <USB_ReadInterrupts>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d107      	bne.n	8002eba <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	695a      	ldr	r2, [r3, #20]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f002 0202 	and.w	r2, r2, #2
 8002eb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f005 f87c 	bl	8007fbc <USB_ReadInterrupts>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	f003 0310 	and.w	r3, r3, #16
 8002eca:	2b10      	cmp	r3, #16
 8002ecc:	d161      	bne.n	8002f92 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	699a      	ldr	r2, [r3, #24]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0210 	bic.w	r2, r2, #16
 8002edc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002ede:	6a3b      	ldr	r3, [r7, #32]
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	f003 020f 	and.w	r2, r3, #15
 8002eea:	4613      	mov	r3, r2
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	4413      	add	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	3304      	adds	r3, #4
 8002efc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	0c5b      	lsrs	r3, r3, #17
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d124      	bne.n	8002f54 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d035      	beq.n	8002f82 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	091b      	lsrs	r3, r3, #4
 8002f1e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002f20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	461a      	mov	r2, r3
 8002f28:	6a38      	ldr	r0, [r7, #32]
 8002f2a:	f004 feb3 	bl	8007c94 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	091b      	lsrs	r3, r3, #4
 8002f36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f3a:	441a      	add	r2, r3
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	695a      	ldr	r2, [r3, #20]
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	091b      	lsrs	r3, r3, #4
 8002f48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f4c:	441a      	add	r2, r3
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	615a      	str	r2, [r3, #20]
 8002f52:	e016      	b.n	8002f82 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	0c5b      	lsrs	r3, r3, #17
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	2b06      	cmp	r3, #6
 8002f5e:	d110      	bne.n	8002f82 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f66:	2208      	movs	r2, #8
 8002f68:	4619      	mov	r1, r3
 8002f6a:	6a38      	ldr	r0, [r7, #32]
 8002f6c:	f004 fe92 	bl	8007c94 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	695a      	ldr	r2, [r3, #20]
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	091b      	lsrs	r3, r3, #4
 8002f78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002f7c:	441a      	add	r2, r3
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	699a      	ldr	r2, [r3, #24]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f042 0210 	orr.w	r2, r2, #16
 8002f90:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f005 f810 	bl	8007fbc <USB_ReadInterrupts>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fa2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002fa6:	f040 80a7 	bne.w	80030f8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f005 f815 	bl	8007fe2 <USB_ReadDevAllOutEpInterrupt>
 8002fb8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002fba:	e099      	b.n	80030f0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f000 808e 	beq.w	80030e4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f005 f839 	bl	800804a <USB_ReadDevOutEPInterrupt>
 8002fd8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00c      	beq.n	8002ffe <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe6:	015a      	lsls	r2, r3, #5
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	4413      	add	r3, r2
 8002fec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002ff6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 fea3 	bl	8003d44 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00c      	beq.n	8003022 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	015a      	lsls	r2, r3, #5
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	4413      	add	r3, r2
 8003010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003014:	461a      	mov	r2, r3
 8003016:	2308      	movs	r3, #8
 8003018:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800301a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 ff79 	bl	8003f14 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	f003 0310 	and.w	r3, r3, #16
 8003028:	2b00      	cmp	r3, #0
 800302a:	d008      	beq.n	800303e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800302c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302e:	015a      	lsls	r2, r3, #5
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	4413      	add	r3, r2
 8003034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003038:	461a      	mov	r2, r3
 800303a:	2310      	movs	r3, #16
 800303c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d030      	beq.n	80030aa <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003048:	6a3b      	ldr	r3, [r7, #32]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003050:	2b80      	cmp	r3, #128	@ 0x80
 8003052:	d109      	bne.n	8003068 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	69fa      	ldr	r2, [r7, #28]
 800305e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003062:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003066:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800306a:	4613      	mov	r3, r2
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	4413      	add	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	4413      	add	r3, r2
 800307a:	3304      	adds	r3, #4
 800307c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	78db      	ldrb	r3, [r3, #3]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d108      	bne.n	8003098 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	2200      	movs	r2, #0
 800308a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800308c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308e:	b2db      	uxtb	r3, r3
 8003090:	4619      	mov	r1, r3
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f007 fbe6 	bl	800a864 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309a:	015a      	lsls	r2, r3, #5
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	4413      	add	r3, r2
 80030a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030a4:	461a      	mov	r2, r3
 80030a6:	2302      	movs	r3, #2
 80030a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	f003 0320 	and.w	r3, r3, #32
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80030b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b6:	015a      	lsls	r2, r3, #5
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	4413      	add	r3, r2
 80030bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030c0:	461a      	mov	r2, r3
 80030c2:	2320      	movs	r3, #32
 80030c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d009      	beq.n	80030e4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80030d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d2:	015a      	lsls	r2, r3, #5
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	4413      	add	r3, r2
 80030d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030dc:	461a      	mov	r2, r3
 80030de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030e2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	3301      	adds	r3, #1
 80030e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80030ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ec:	085b      	lsrs	r3, r3, #1
 80030ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80030f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f47f af62 	bne.w	8002fbc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f004 ff5d 	bl	8007fbc <USB_ReadInterrupts>
 8003102:	4603      	mov	r3, r0
 8003104:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003108:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800310c:	f040 80db 	bne.w	80032c6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4618      	mov	r0, r3
 8003116:	f004 ff7e 	bl	8008016 <USB_ReadDevAllInEpInterrupt>
 800311a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003120:	e0cd      	b.n	80032be <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 80c2 	beq.w	80032b2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003134:	b2d2      	uxtb	r2, r2
 8003136:	4611      	mov	r1, r2
 8003138:	4618      	mov	r0, r3
 800313a:	f004 ffa4 	bl	8008086 <USB_ReadDevInEPInterrupt>
 800313e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d057      	beq.n	80031fa <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	f003 030f 	and.w	r3, r3, #15
 8003150:	2201      	movs	r2, #1
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800315e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	43db      	mvns	r3, r3
 8003164:	69f9      	ldr	r1, [r7, #28]
 8003166:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800316a:	4013      	ands	r3, r2
 800316c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	4413      	add	r3, r2
 8003176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800317a:	461a      	mov	r2, r3
 800317c:	2301      	movs	r3, #1
 800317e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	799b      	ldrb	r3, [r3, #6]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d132      	bne.n	80031ee <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003188:	6879      	ldr	r1, [r7, #4]
 800318a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800318c:	4613      	mov	r3, r2
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	4413      	add	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	440b      	add	r3, r1
 8003196:	3320      	adds	r3, #32
 8003198:	6819      	ldr	r1, [r3, #0]
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800319e:	4613      	mov	r3, r2
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	4413      	add	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4403      	add	r3, r0
 80031a8:	331c      	adds	r3, #28
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4419      	add	r1, r3
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031b2:	4613      	mov	r3, r2
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	4413      	add	r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	4403      	add	r3, r0
 80031bc:	3320      	adds	r3, #32
 80031be:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80031c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d113      	bne.n	80031ee <HAL_PCD_IRQHandler+0x3a2>
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ca:	4613      	mov	r3, r2
 80031cc:	00db      	lsls	r3, r3, #3
 80031ce:	4413      	add	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	3324      	adds	r3, #36	@ 0x24
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d108      	bne.n	80031ee <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6818      	ldr	r0, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80031e6:	461a      	mov	r2, r3
 80031e8:	2101      	movs	r1, #1
 80031ea:	f004 ffab 	bl	8008144 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80031ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	4619      	mov	r1, r3
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f007 fab0 	bl	800a75a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	f003 0308 	and.w	r3, r3, #8
 8003200:	2b00      	cmp	r3, #0
 8003202:	d008      	beq.n	8003216 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003206:	015a      	lsls	r2, r3, #5
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	4413      	add	r3, r2
 800320c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003210:	461a      	mov	r2, r3
 8003212:	2308      	movs	r3, #8
 8003214:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	f003 0310 	and.w	r3, r3, #16
 800321c:	2b00      	cmp	r3, #0
 800321e:	d008      	beq.n	8003232 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003222:	015a      	lsls	r2, r3, #5
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	4413      	add	r3, r2
 8003228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800322c:	461a      	mov	r2, r3
 800322e:	2310      	movs	r3, #16
 8003230:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003238:	2b00      	cmp	r3, #0
 800323a:	d008      	beq.n	800324e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800323c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323e:	015a      	lsls	r2, r3, #5
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	4413      	add	r3, r2
 8003244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003248:	461a      	mov	r2, r3
 800324a:	2340      	movs	r3, #64	@ 0x40
 800324c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d023      	beq.n	80032a0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003258:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800325a:	6a38      	ldr	r0, [r7, #32]
 800325c:	f003 ff92 	bl	8007184 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003262:	4613      	mov	r3, r2
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	4413      	add	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	3310      	adds	r3, #16
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	4413      	add	r3, r2
 8003270:	3304      	adds	r3, #4
 8003272:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	78db      	ldrb	r3, [r3, #3]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d108      	bne.n	800328e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	2200      	movs	r2, #0
 8003280:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003284:	b2db      	uxtb	r3, r3
 8003286:	4619      	mov	r1, r3
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f007 fafd 	bl	800a888 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	015a      	lsls	r2, r3, #5
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	4413      	add	r3, r2
 8003296:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800329a:	461a      	mov	r2, r3
 800329c:	2302      	movs	r3, #2
 800329e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80032aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 fcbd 	bl	8003c2c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80032b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b4:	3301      	adds	r3, #1
 80032b6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80032b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ba:	085b      	lsrs	r3, r3, #1
 80032bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80032be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f47f af2e 	bne.w	8003122 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f004 fe76 	bl	8007fbc <USB_ReadInterrupts>
 80032d0:	4603      	mov	r3, r0
 80032d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80032d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80032da:	d122      	bne.n	8003322 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	69fa      	ldr	r2, [r7, #28]
 80032e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80032ea:	f023 0301 	bic.w	r3, r3, #1
 80032ee:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d108      	bne.n	800330c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003302:	2100      	movs	r1, #0
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 fea3 	bl	8004050 <HAL_PCDEx_LPM_Callback>
 800330a:	e002      	b.n	8003312 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f007 fa9b 	bl	800a848 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695a      	ldr	r2, [r3, #20]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003320:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f004 fe48 	bl	8007fbc <USB_ReadInterrupts>
 800332c:	4603      	mov	r3, r0
 800332e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003332:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003336:	d112      	bne.n	800335e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b01      	cmp	r3, #1
 8003346:	d102      	bne.n	800334e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f007 fa57 	bl	800a7fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	695a      	ldr	r2, [r3, #20]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800335c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f004 fe2a 	bl	8007fbc <USB_ReadInterrupts>
 8003368:	4603      	mov	r3, r0
 800336a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800336e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003372:	f040 80b7 	bne.w	80034e4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	69fa      	ldr	r2, [r7, #28]
 8003380:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003384:	f023 0301 	bic.w	r3, r3, #1
 8003388:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2110      	movs	r1, #16
 8003390:	4618      	mov	r0, r3
 8003392:	f003 fef7 	bl	8007184 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003396:	2300      	movs	r3, #0
 8003398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800339a:	e046      	b.n	800342a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800339c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800339e:	015a      	lsls	r2, r3, #5
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	4413      	add	r3, r2
 80033a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033a8:	461a      	mov	r2, r3
 80033aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80033ae:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80033b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033b2:	015a      	lsls	r2, r3, #5
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	4413      	add	r3, r2
 80033b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033c0:	0151      	lsls	r1, r2, #5
 80033c2:	69fa      	ldr	r2, [r7, #28]
 80033c4:	440a      	add	r2, r1
 80033c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80033ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80033ce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80033d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d2:	015a      	lsls	r2, r3, #5
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	4413      	add	r3, r2
 80033d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033dc:	461a      	mov	r2, r3
 80033de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80033e2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80033e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033e6:	015a      	lsls	r2, r3, #5
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	4413      	add	r3, r2
 80033ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033f4:	0151      	lsls	r1, r2, #5
 80033f6:	69fa      	ldr	r2, [r7, #28]
 80033f8:	440a      	add	r2, r1
 80033fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80033fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003402:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003406:	015a      	lsls	r2, r3, #5
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	4413      	add	r3, r2
 800340c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003414:	0151      	lsls	r1, r2, #5
 8003416:	69fa      	ldr	r2, [r7, #28]
 8003418:	440a      	add	r2, r1
 800341a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800341e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003422:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003426:	3301      	adds	r3, #1
 8003428:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	791b      	ldrb	r3, [r3, #4]
 800342e:	461a      	mov	r2, r3
 8003430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003432:	4293      	cmp	r3, r2
 8003434:	d3b2      	bcc.n	800339c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	69fa      	ldr	r2, [r7, #28]
 8003440:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003444:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003448:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	7bdb      	ldrb	r3, [r3, #15]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d016      	beq.n	8003480 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003458:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800345c:	69fa      	ldr	r2, [r7, #28]
 800345e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003462:	f043 030b 	orr.w	r3, r3, #11
 8003466:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003472:	69fa      	ldr	r2, [r7, #28]
 8003474:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003478:	f043 030b 	orr.w	r3, r3, #11
 800347c:	6453      	str	r3, [r2, #68]	@ 0x44
 800347e:	e015      	b.n	80034ac <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	69fa      	ldr	r2, [r7, #28]
 800348a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800348e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003492:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003496:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	69fa      	ldr	r2, [r7, #28]
 80034a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034a6:	f043 030b 	orr.w	r3, r3, #11
 80034aa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	69fa      	ldr	r2, [r7, #28]
 80034b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034ba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80034be:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6818      	ldr	r0, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80034ce:	461a      	mov	r2, r3
 80034d0:	f004 fe38 	bl	8008144 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	695a      	ldr	r2, [r3, #20]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80034e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f004 fd67 	bl	8007fbc <USB_ReadInterrupts>
 80034ee:	4603      	mov	r3, r0
 80034f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034f8:	d123      	bne.n	8003542 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f004 fdfd 	bl	80080fe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f003 feb4 	bl	8007276 <USB_GetDevSpeed>
 800350e:	4603      	mov	r3, r0
 8003510:	461a      	mov	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681c      	ldr	r4, [r3, #0]
 800351a:	f001 fa09 	bl	8004930 <HAL_RCC_GetHCLKFreq>
 800351e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003524:	461a      	mov	r2, r3
 8003526:	4620      	mov	r0, r4
 8003528:	f003 fbb8 	bl	8006c9c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f007 f93c 	bl	800a7aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	695a      	ldr	r2, [r3, #20]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003540:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f004 fd38 	bl	8007fbc <USB_ReadInterrupts>
 800354c:	4603      	mov	r3, r0
 800354e:	f003 0308 	and.w	r3, r3, #8
 8003552:	2b08      	cmp	r3, #8
 8003554:	d10a      	bne.n	800356c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f007 f919 	bl	800a78e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f002 0208 	and.w	r2, r2, #8
 800356a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f004 fd23 	bl	8007fbc <USB_ReadInterrupts>
 8003576:	4603      	mov	r3, r0
 8003578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357c:	2b80      	cmp	r3, #128	@ 0x80
 800357e:	d123      	bne.n	80035c8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800358c:	2301      	movs	r3, #1
 800358e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003590:	e014      	b.n	80035bc <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003596:	4613      	mov	r3, r2
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	4413      	add	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d105      	bne.n	80035b6 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	4619      	mov	r1, r3
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fb0a 	bl	8003bca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b8:	3301      	adds	r3, #1
 80035ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	791b      	ldrb	r3, [r3, #4]
 80035c0:	461a      	mov	r2, r3
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d3e4      	bcc.n	8003592 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f004 fcf5 	bl	8007fbc <USB_ReadInterrupts>
 80035d2:	4603      	mov	r3, r0
 80035d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035dc:	d13c      	bne.n	8003658 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035de:	2301      	movs	r3, #1
 80035e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e2:	e02b      	b.n	800363c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	015a      	lsls	r2, r3, #5
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	4413      	add	r3, r2
 80035ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035f8:	4613      	mov	r3, r2
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	4413      	add	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	440b      	add	r3, r1
 8003602:	3318      	adds	r3, #24
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d115      	bne.n	8003636 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800360a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800360c:	2b00      	cmp	r3, #0
 800360e:	da12      	bge.n	8003636 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003614:	4613      	mov	r3, r2
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	440b      	add	r3, r1
 800361e:	3317      	adds	r3, #23
 8003620:	2201      	movs	r2, #1
 8003622:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	b2db      	uxtb	r3, r3
 8003628:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800362c:	b2db      	uxtb	r3, r3
 800362e:	4619      	mov	r1, r3
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 faca 	bl	8003bca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	3301      	adds	r3, #1
 800363a:	627b      	str	r3, [r7, #36]	@ 0x24
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	791b      	ldrb	r3, [r3, #4]
 8003640:	461a      	mov	r2, r3
 8003642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003644:	4293      	cmp	r3, r2
 8003646:	d3cd      	bcc.n	80035e4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	695a      	ldr	r2, [r3, #20]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003656:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4618      	mov	r0, r3
 800365e:	f004 fcad 	bl	8007fbc <USB_ReadInterrupts>
 8003662:	4603      	mov	r3, r0
 8003664:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003668:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800366c:	d156      	bne.n	800371c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800366e:	2301      	movs	r3, #1
 8003670:	627b      	str	r3, [r7, #36]	@ 0x24
 8003672:	e045      	b.n	8003700 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003676:	015a      	lsls	r2, r3, #5
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	4413      	add	r3, r2
 800367c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003688:	4613      	mov	r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d12e      	bne.n	80036fa <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800369c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800369e:	2b00      	cmp	r3, #0
 80036a0:	da2b      	bge.n	80036fa <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	0c1a      	lsrs	r2, r3, #16
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80036ac:	4053      	eors	r3, r2
 80036ae:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d121      	bne.n	80036fa <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80036b6:	6879      	ldr	r1, [r7, #4]
 80036b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ba:	4613      	mov	r3, r2
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	4413      	add	r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	440b      	add	r3, r1
 80036c4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80036c8:	2201      	movs	r2, #1
 80036ca:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80036cc:	6a3b      	ldr	r3, [r7, #32]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80036d4:	6a3b      	ldr	r3, [r7, #32]
 80036d6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	695b      	ldr	r3, [r3, #20]
 80036dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10a      	bne.n	80036fa <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	69fa      	ldr	r2, [r7, #28]
 80036ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036f6:	6053      	str	r3, [r2, #4]
            break;
 80036f8:	e008      	b.n	800370c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fc:	3301      	adds	r3, #1
 80036fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	791b      	ldrb	r3, [r3, #4]
 8003704:	461a      	mov	r2, r3
 8003706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003708:	4293      	cmp	r3, r2
 800370a:	d3b3      	bcc.n	8003674 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695a      	ldr	r2, [r3, #20]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800371a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f004 fc4b 	bl	8007fbc <USB_ReadInterrupts>
 8003726:	4603      	mov	r3, r0
 8003728:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800372c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003730:	d10a      	bne.n	8003748 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f007 f8ba 	bl	800a8ac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695a      	ldr	r2, [r3, #20]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003746:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4618      	mov	r0, r3
 800374e:	f004 fc35 	bl	8007fbc <USB_ReadInterrupts>
 8003752:	4603      	mov	r3, r0
 8003754:	f003 0304 	and.w	r3, r3, #4
 8003758:	2b04      	cmp	r3, #4
 800375a:	d115      	bne.n	8003788 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	f003 0304 	and.w	r3, r3, #4
 800376a:	2b00      	cmp	r3, #0
 800376c:	d002      	beq.n	8003774 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f007 f8aa 	bl	800a8c8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6859      	ldr	r1, [r3, #4]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	430a      	orrs	r2, r1
 8003782:	605a      	str	r2, [r3, #4]
 8003784:	e000      	b.n	8003788 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003786:	bf00      	nop
    }
  }
}
 8003788:	3734      	adds	r7, #52	@ 0x34
 800378a:	46bd      	mov	sp, r7
 800378c:	bd90      	pop	{r4, r7, pc}

0800378e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b082      	sub	sp, #8
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
 8003796:	460b      	mov	r3, r1
 8003798:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d101      	bne.n	80037a8 <HAL_PCD_SetAddress+0x1a>
 80037a4:	2302      	movs	r3, #2
 80037a6:	e012      	b.n	80037ce <HAL_PCD_SetAddress+0x40>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	78fa      	ldrb	r2, [r7, #3]
 80037bc:	4611      	mov	r1, r2
 80037be:	4618      	mov	r0, r3
 80037c0:	f004 fb94 	bl	8007eec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b084      	sub	sp, #16
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
 80037de:	4608      	mov	r0, r1
 80037e0:	4611      	mov	r1, r2
 80037e2:	461a      	mov	r2, r3
 80037e4:	4603      	mov	r3, r0
 80037e6:	70fb      	strb	r3, [r7, #3]
 80037e8:	460b      	mov	r3, r1
 80037ea:	803b      	strh	r3, [r7, #0]
 80037ec:	4613      	mov	r3, r2
 80037ee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80037f0:	2300      	movs	r3, #0
 80037f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80037f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	da0f      	bge.n	800381c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037fc:	78fb      	ldrb	r3, [r7, #3]
 80037fe:	f003 020f 	and.w	r2, r3, #15
 8003802:	4613      	mov	r3, r2
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	4413      	add	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	3310      	adds	r3, #16
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	4413      	add	r3, r2
 8003810:	3304      	adds	r3, #4
 8003812:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2201      	movs	r2, #1
 8003818:	705a      	strb	r2, [r3, #1]
 800381a:	e00f      	b.n	800383c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800381c:	78fb      	ldrb	r3, [r7, #3]
 800381e:	f003 020f 	and.w	r2, r3, #15
 8003822:	4613      	mov	r3, r2
 8003824:	00db      	lsls	r3, r3, #3
 8003826:	4413      	add	r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	4413      	add	r3, r2
 8003832:	3304      	adds	r3, #4
 8003834:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800383c:	78fb      	ldrb	r3, [r7, #3]
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	b2da      	uxtb	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003848:	883b      	ldrh	r3, [r7, #0]
 800384a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	78ba      	ldrb	r2, [r7, #2]
 8003856:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	785b      	ldrb	r3, [r3, #1]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d004      	beq.n	800386a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	461a      	mov	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800386a:	78bb      	ldrb	r3, [r7, #2]
 800386c:	2b02      	cmp	r3, #2
 800386e:	d102      	bne.n	8003876 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800387c:	2b01      	cmp	r3, #1
 800387e:	d101      	bne.n	8003884 <HAL_PCD_EP_Open+0xae>
 8003880:	2302      	movs	r3, #2
 8003882:	e00e      	b.n	80038a2 <HAL_PCD_EP_Open+0xcc>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68f9      	ldr	r1, [r7, #12]
 8003892:	4618      	mov	r0, r3
 8003894:	f003 fd14 	bl	80072c0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80038a0:	7afb      	ldrb	r3, [r7, #11]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b084      	sub	sp, #16
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
 80038b2:	460b      	mov	r3, r1
 80038b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80038b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	da0f      	bge.n	80038de <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038be:	78fb      	ldrb	r3, [r7, #3]
 80038c0:	f003 020f 	and.w	r2, r3, #15
 80038c4:	4613      	mov	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	4413      	add	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	3310      	adds	r3, #16
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	4413      	add	r3, r2
 80038d2:	3304      	adds	r3, #4
 80038d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2201      	movs	r2, #1
 80038da:	705a      	strb	r2, [r3, #1]
 80038dc:	e00f      	b.n	80038fe <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038de:	78fb      	ldrb	r3, [r7, #3]
 80038e0:	f003 020f 	and.w	r2, r3, #15
 80038e4:	4613      	mov	r3, r2
 80038e6:	00db      	lsls	r3, r3, #3
 80038e8:	4413      	add	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	4413      	add	r3, r2
 80038f4:	3304      	adds	r3, #4
 80038f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80038fe:	78fb      	ldrb	r3, [r7, #3]
 8003900:	f003 030f 	and.w	r3, r3, #15
 8003904:	b2da      	uxtb	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003910:	2b01      	cmp	r3, #1
 8003912:	d101      	bne.n	8003918 <HAL_PCD_EP_Close+0x6e>
 8003914:	2302      	movs	r3, #2
 8003916:	e00e      	b.n	8003936 <HAL_PCD_EP_Close+0x8c>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68f9      	ldr	r1, [r7, #12]
 8003926:	4618      	mov	r0, r3
 8003928:	f003 fd52 	bl	80073d0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b086      	sub	sp, #24
 8003942:	af00      	add	r7, sp, #0
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	607a      	str	r2, [r7, #4]
 8003948:	603b      	str	r3, [r7, #0]
 800394a:	460b      	mov	r3, r1
 800394c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800394e:	7afb      	ldrb	r3, [r7, #11]
 8003950:	f003 020f 	and.w	r2, r3, #15
 8003954:	4613      	mov	r3, r2
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	4413      	add	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4413      	add	r3, r2
 8003964:	3304      	adds	r3, #4
 8003966:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	2200      	movs	r2, #0
 8003978:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	2200      	movs	r2, #0
 800397e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003980:	7afb      	ldrb	r3, [r7, #11]
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	b2da      	uxtb	r2, r3
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	799b      	ldrb	r3, [r3, #6]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d102      	bne.n	800399a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6818      	ldr	r0, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	799b      	ldrb	r3, [r3, #6]
 80039a2:	461a      	mov	r2, r3
 80039a4:	6979      	ldr	r1, [r7, #20]
 80039a6:	f003 fdef 	bl	8007588 <USB_EPStartXfer>

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3718      	adds	r7, #24
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80039c0:	78fb      	ldrb	r3, [r7, #3]
 80039c2:	f003 020f 	and.w	r2, r3, #15
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	4413      	add	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80039d6:	681b      	ldr	r3, [r3, #0]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	607a      	str	r2, [r7, #4]
 80039ee:	603b      	str	r3, [r7, #0]
 80039f0:	460b      	mov	r3, r1
 80039f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039f4:	7afb      	ldrb	r3, [r7, #11]
 80039f6:	f003 020f 	and.w	r2, r3, #15
 80039fa:	4613      	mov	r3, r2
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	4413      	add	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	3310      	adds	r3, #16
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	4413      	add	r3, r2
 8003a08:	3304      	adds	r3, #4
 8003a0a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2201      	movs	r2, #1
 8003a22:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a24:	7afb      	ldrb	r3, [r7, #11]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	799b      	ldrb	r3, [r3, #6]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d102      	bne.n	8003a3e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6818      	ldr	r0, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	799b      	ldrb	r3, [r3, #6]
 8003a46:	461a      	mov	r2, r3
 8003a48:	6979      	ldr	r1, [r7, #20]
 8003a4a:	f003 fd9d 	bl	8007588 <USB_EPStartXfer>

  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3718      	adds	r7, #24
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	7912      	ldrb	r2, [r2, #4]
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d901      	bls.n	8003a76 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e04f      	b.n	8003b16 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	da0f      	bge.n	8003a9e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a7e:	78fb      	ldrb	r3, [r7, #3]
 8003a80:	f003 020f 	and.w	r2, r3, #15
 8003a84:	4613      	mov	r3, r2
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	4413      	add	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	3310      	adds	r3, #16
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	4413      	add	r3, r2
 8003a92:	3304      	adds	r3, #4
 8003a94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	705a      	strb	r2, [r3, #1]
 8003a9c:	e00d      	b.n	8003aba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003a9e:	78fa      	ldrb	r2, [r7, #3]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	4413      	add	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	4413      	add	r3, r2
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2201      	movs	r2, #1
 8003abe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ac0:	78fb      	ldrb	r3, [r7, #3]
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d101      	bne.n	8003ada <HAL_PCD_EP_SetStall+0x82>
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	e01d      	b.n	8003b16 <HAL_PCD_EP_SetStall+0xbe>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68f9      	ldr	r1, [r7, #12]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f004 f92b 	bl	8007d44 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003aee:	78fb      	ldrb	r3, [r7, #3]
 8003af0:	f003 030f 	and.w	r3, r3, #15
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d109      	bne.n	8003b0c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6818      	ldr	r0, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	7999      	ldrb	r1, [r3, #6]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b06:	461a      	mov	r2, r3
 8003b08:	f004 fb1c 	bl	8008144 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b084      	sub	sp, #16
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
 8003b26:	460b      	mov	r3, r1
 8003b28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003b2a:	78fb      	ldrb	r3, [r7, #3]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	7912      	ldrb	r2, [r2, #4]
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d901      	bls.n	8003b3c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e042      	b.n	8003bc2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	da0f      	bge.n	8003b64 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b44:	78fb      	ldrb	r3, [r7, #3]
 8003b46:	f003 020f 	and.w	r2, r3, #15
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	4413      	add	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	3310      	adds	r3, #16
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	4413      	add	r3, r2
 8003b58:	3304      	adds	r3, #4
 8003b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	705a      	strb	r2, [r3, #1]
 8003b62:	e00f      	b.n	8003b84 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b64:	78fb      	ldrb	r3, [r7, #3]
 8003b66:	f003 020f 	and.w	r2, r3, #15
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	4413      	add	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	4413      	add	r3, r2
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	f003 030f 	and.w	r3, r3, #15
 8003b90:	b2da      	uxtb	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_PCD_EP_ClrStall+0x86>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	e00e      	b.n	8003bc2 <HAL_PCD_EP_ClrStall+0xa4>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68f9      	ldr	r1, [r7, #12]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f004 f934 	bl	8007e20 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003bd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	da0c      	bge.n	8003bf8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bde:	78fb      	ldrb	r3, [r7, #3]
 8003be0:	f003 020f 	and.w	r2, r3, #15
 8003be4:	4613      	mov	r3, r2
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	4413      	add	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	3310      	adds	r3, #16
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	3304      	adds	r3, #4
 8003bf4:	60fb      	str	r3, [r7, #12]
 8003bf6:	e00c      	b.n	8003c12 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bf8:	78fb      	ldrb	r3, [r7, #3]
 8003bfa:	f003 020f 	and.w	r2, r3, #15
 8003bfe:	4613      	mov	r3, r2
 8003c00:	00db      	lsls	r3, r3, #3
 8003c02:	4413      	add	r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	4413      	add	r3, r2
 8003c0e:	3304      	adds	r3, #4
 8003c10:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68f9      	ldr	r1, [r7, #12]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f003 ff53 	bl	8007ac4 <USB_EPStopXfer>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003c22:	7afb      	ldrb	r3, [r7, #11]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08a      	sub	sp, #40	@ 0x28
 8003c30:	af02      	add	r7, sp, #8
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	3310      	adds	r3, #16
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	4413      	add	r3, r2
 8003c50:	3304      	adds	r3, #4
 8003c52:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	695a      	ldr	r2, [r3, #20]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d901      	bls.n	8003c64 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e06b      	b.n	8003d3c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	691a      	ldr	r2, [r3, #16]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	69fa      	ldr	r2, [r7, #28]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d902      	bls.n	8003c80 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	3303      	adds	r3, #3
 8003c84:	089b      	lsrs	r3, r3, #2
 8003c86:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c88:	e02a      	b.n	8003ce0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	691a      	ldr	r2, [r3, #16]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	69fa      	ldr	r2, [r7, #28]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d902      	bls.n	8003ca6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	3303      	adds	r3, #3
 8003caa:	089b      	lsrs	r3, r3, #2
 8003cac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	68d9      	ldr	r1, [r3, #12]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	b2da      	uxtb	r2, r3
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003cbe:	9300      	str	r3, [sp, #0]
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	6978      	ldr	r0, [r7, #20]
 8003cc4:	f003 ffa8 	bl	8007c18 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	68da      	ldr	r2, [r3, #12]
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	441a      	add	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	695a      	ldr	r2, [r3, #20]
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	441a      	add	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d809      	bhi.n	8003d0a <PCD_WriteEmptyTxFifo+0xde>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	695a      	ldr	r2, [r3, #20]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d203      	bcs.n	8003d0a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1bf      	bne.n	8003c8a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	691a      	ldr	r2, [r3, #16]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d811      	bhi.n	8003d3a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	f003 030f 	and.w	r3, r3, #15
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d22:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	6939      	ldr	r1, [r7, #16]
 8003d32:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003d36:	4013      	ands	r3, r2
 8003d38:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3720      	adds	r7, #32
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	333c      	adds	r3, #60	@ 0x3c
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	799b      	ldrb	r3, [r3, #6]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d17b      	bne.n	8003e72 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	f003 0308 	and.w	r3, r3, #8
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d015      	beq.n	8003db0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	4a61      	ldr	r2, [pc, #388]	@ (8003f0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	f240 80b9 	bls.w	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f000 80b3 	beq.w	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	015a      	lsls	r2, r3, #5
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	4413      	add	r3, r2
 8003da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003da6:	461a      	mov	r2, r3
 8003da8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dac:	6093      	str	r3, [r2, #8]
 8003dae:	e0a7      	b.n	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	f003 0320 	and.w	r3, r3, #32
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d009      	beq.n	8003dce <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	015a      	lsls	r2, r3, #5
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	2320      	movs	r3, #32
 8003dca:	6093      	str	r3, [r2, #8]
 8003dcc:	e098      	b.n	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f040 8093 	bne.w	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	4a4b      	ldr	r2, [pc, #300]	@ (8003f0c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d90f      	bls.n	8003e02 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00a      	beq.n	8003e02 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	015a      	lsls	r2, r3, #5
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	4413      	add	r3, r2
 8003df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003df8:	461a      	mov	r2, r3
 8003dfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dfe:	6093      	str	r3, [r2, #8]
 8003e00:	e07e      	b.n	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	4613      	mov	r3, r2
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	4413      	add	r3, r2
 8003e14:	3304      	adds	r3, #4
 8003e16:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a1a      	ldr	r2, [r3, #32]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	0159      	lsls	r1, r3, #5
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	440b      	add	r3, r1
 8003e24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e2e:	1ad2      	subs	r2, r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d114      	bne.n	8003e64 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d109      	bne.n	8003e56 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	2101      	movs	r1, #1
 8003e50:	f004 f978 	bl	8008144 <USB_EP0_OutStart>
 8003e54:	e006      	b.n	8003e64 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	68da      	ldr	r2, [r3, #12]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	441a      	add	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	4619      	mov	r1, r3
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f006 fc5a 	bl	800a724 <HAL_PCD_DataOutStageCallback>
 8003e70:	e046      	b.n	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	4a26      	ldr	r2, [pc, #152]	@ (8003f10 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d124      	bne.n	8003ec4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00a      	beq.n	8003e9a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	015a      	lsls	r2, r3, #5
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e90:	461a      	mov	r2, r3
 8003e92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e96:	6093      	str	r3, [r2, #8]
 8003e98:	e032      	b.n	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	f003 0320 	and.w	r3, r3, #32
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	015a      	lsls	r2, r3, #5
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	4413      	add	r3, r2
 8003eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	2320      	movs	r3, #32
 8003eb4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	4619      	mov	r1, r3
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f006 fc31 	bl	800a724 <HAL_PCD_DataOutStageCallback>
 8003ec2:	e01d      	b.n	8003f00 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d114      	bne.n	8003ef4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003eca:	6879      	ldr	r1, [r7, #4]
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	4413      	add	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d108      	bne.n	8003ef4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6818      	ldr	r0, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003eec:	461a      	mov	r2, r3
 8003eee:	2100      	movs	r1, #0
 8003ef0:	f004 f928 	bl	8008144 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	4619      	mov	r1, r3
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f006 fc12 	bl	800a724 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3720      	adds	r7, #32
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	4f54300a 	.word	0x4f54300a
 8003f10:	4f54310a 	.word	0x4f54310a

08003f14 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	333c      	adds	r3, #60	@ 0x3c
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	015a      	lsls	r2, r3, #5
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	4413      	add	r3, r2
 8003f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	4a15      	ldr	r2, [pc, #84]	@ (8003f9c <PCD_EP_OutSetupPacket_int+0x88>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d90e      	bls.n	8003f68 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d009      	beq.n	8003f68 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f60:	461a      	mov	r2, r3
 8003f62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f66:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f006 fbc9 	bl	800a700 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4a0a      	ldr	r2, [pc, #40]	@ (8003f9c <PCD_EP_OutSetupPacket_int+0x88>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d90c      	bls.n	8003f90 <PCD_EP_OutSetupPacket_int+0x7c>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	799b      	ldrb	r3, [r3, #6]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d108      	bne.n	8003f90 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6818      	ldr	r0, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f88:	461a      	mov	r2, r3
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	f004 f8da 	bl	8008144 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	4f54300a 	.word	0x4f54300a

08003fa0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	70fb      	strb	r3, [r7, #3]
 8003fac:	4613      	mov	r3, r2
 8003fae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003fb8:	78fb      	ldrb	r3, [r7, #3]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d107      	bne.n	8003fce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003fbe:	883b      	ldrh	r3, [r7, #0]
 8003fc0:	0419      	lsls	r1, r3, #16
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fcc:	e028      	b.n	8004020 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd4:	0c1b      	lsrs	r3, r3, #16
 8003fd6:	68ba      	ldr	r2, [r7, #8]
 8003fd8:	4413      	add	r3, r2
 8003fda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003fdc:	2300      	movs	r3, #0
 8003fde:	73fb      	strb	r3, [r7, #15]
 8003fe0:	e00d      	b.n	8003ffe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	7bfb      	ldrb	r3, [r7, #15]
 8003fe8:	3340      	adds	r3, #64	@ 0x40
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	0c1b      	lsrs	r3, r3, #16
 8003ff2:	68ba      	ldr	r2, [r7, #8]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
 8003ffe:	7bfa      	ldrb	r2, [r7, #15]
 8004000:	78fb      	ldrb	r3, [r7, #3]
 8004002:	3b01      	subs	r3, #1
 8004004:	429a      	cmp	r2, r3
 8004006:	d3ec      	bcc.n	8003fe2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004008:	883b      	ldrh	r3, [r7, #0]
 800400a:	0418      	lsls	r0, r3, #16
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6819      	ldr	r1, [r3, #0]
 8004010:	78fb      	ldrb	r3, [r7, #3]
 8004012:	3b01      	subs	r3, #1
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	4302      	orrs	r2, r0
 8004018:	3340      	adds	r3, #64	@ 0x40
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800402e:	b480      	push	{r7}
 8004030:	b083      	sub	sp, #12
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
 8004036:	460b      	mov	r3, r1
 8004038:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	887a      	ldrh	r2, [r7, #2]
 8004040:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	460b      	mov	r3, r1
 800405a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d101      	bne.n	800407a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e267      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d075      	beq.n	8004172 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004086:	4b88      	ldr	r3, [pc, #544]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 030c 	and.w	r3, r3, #12
 800408e:	2b04      	cmp	r3, #4
 8004090:	d00c      	beq.n	80040ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004092:	4b85      	ldr	r3, [pc, #532]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800409a:	2b08      	cmp	r3, #8
 800409c:	d112      	bne.n	80040c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800409e:	4b82      	ldr	r3, [pc, #520]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040aa:	d10b      	bne.n	80040c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ac:	4b7e      	ldr	r3, [pc, #504]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d05b      	beq.n	8004170 <HAL_RCC_OscConfig+0x108>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d157      	bne.n	8004170 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e242      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040cc:	d106      	bne.n	80040dc <HAL_RCC_OscConfig+0x74>
 80040ce:	4b76      	ldr	r3, [pc, #472]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a75      	ldr	r2, [pc, #468]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	e01d      	b.n	8004118 <HAL_RCC_OscConfig+0xb0>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040e4:	d10c      	bne.n	8004100 <HAL_RCC_OscConfig+0x98>
 80040e6:	4b70      	ldr	r3, [pc, #448]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a6f      	ldr	r2, [pc, #444]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040f0:	6013      	str	r3, [r2, #0]
 80040f2:	4b6d      	ldr	r3, [pc, #436]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a6c      	ldr	r2, [pc, #432]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80040f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	e00b      	b.n	8004118 <HAL_RCC_OscConfig+0xb0>
 8004100:	4b69      	ldr	r3, [pc, #420]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a68      	ldr	r2, [pc, #416]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004106:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800410a:	6013      	str	r3, [r2, #0]
 800410c:	4b66      	ldr	r3, [pc, #408]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a65      	ldr	r2, [pc, #404]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004112:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004116:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d013      	beq.n	8004148 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004120:	f7fd fd26 	bl	8001b70 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004128:	f7fd fd22 	bl	8001b70 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b64      	cmp	r3, #100	@ 0x64
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e207      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800413a:	4b5b      	ldr	r3, [pc, #364]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d0f0      	beq.n	8004128 <HAL_RCC_OscConfig+0xc0>
 8004146:	e014      	b.n	8004172 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004148:	f7fd fd12 	bl	8001b70 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004150:	f7fd fd0e 	bl	8001b70 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b64      	cmp	r3, #100	@ 0x64
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e1f3      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004162:	4b51      	ldr	r3, [pc, #324]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1f0      	bne.n	8004150 <HAL_RCC_OscConfig+0xe8>
 800416e:	e000      	b.n	8004172 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004170:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d063      	beq.n	8004246 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800417e:	4b4a      	ldr	r3, [pc, #296]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 030c 	and.w	r3, r3, #12
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00b      	beq.n	80041a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800418a:	4b47      	ldr	r3, [pc, #284]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004192:	2b08      	cmp	r3, #8
 8004194:	d11c      	bne.n	80041d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004196:	4b44      	ldr	r3, [pc, #272]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d116      	bne.n	80041d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041a2:	4b41      	ldr	r3, [pc, #260]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d005      	beq.n	80041ba <HAL_RCC_OscConfig+0x152>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d001      	beq.n	80041ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e1c7      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ba:	4b3b      	ldr	r3, [pc, #236]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	4937      	ldr	r1, [pc, #220]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ce:	e03a      	b.n	8004246 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d020      	beq.n	800421a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041d8:	4b34      	ldr	r3, [pc, #208]	@ (80042ac <HAL_RCC_OscConfig+0x244>)
 80041da:	2201      	movs	r2, #1
 80041dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041de:	f7fd fcc7 	bl	8001b70 <HAL_GetTick>
 80041e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041e4:	e008      	b.n	80041f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041e6:	f7fd fcc3 	bl	8001b70 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d901      	bls.n	80041f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e1a8      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041f8:	4b2b      	ldr	r3, [pc, #172]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d0f0      	beq.n	80041e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004204:	4b28      	ldr	r3, [pc, #160]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	00db      	lsls	r3, r3, #3
 8004212:	4925      	ldr	r1, [pc, #148]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 8004214:	4313      	orrs	r3, r2
 8004216:	600b      	str	r3, [r1, #0]
 8004218:	e015      	b.n	8004246 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800421a:	4b24      	ldr	r3, [pc, #144]	@ (80042ac <HAL_RCC_OscConfig+0x244>)
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004220:	f7fd fca6 	bl	8001b70 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004228:	f7fd fca2 	bl	8001b70 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e187      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800423a:	4b1b      	ldr	r3, [pc, #108]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0308 	and.w	r3, r3, #8
 800424e:	2b00      	cmp	r3, #0
 8004250:	d036      	beq.n	80042c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d016      	beq.n	8004288 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800425a:	4b15      	ldr	r3, [pc, #84]	@ (80042b0 <HAL_RCC_OscConfig+0x248>)
 800425c:	2201      	movs	r2, #1
 800425e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004260:	f7fd fc86 	bl	8001b70 <HAL_GetTick>
 8004264:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004266:	e008      	b.n	800427a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004268:	f7fd fc82 	bl	8001b70 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e167      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800427a:	4b0b      	ldr	r3, [pc, #44]	@ (80042a8 <HAL_RCC_OscConfig+0x240>)
 800427c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d0f0      	beq.n	8004268 <HAL_RCC_OscConfig+0x200>
 8004286:	e01b      	b.n	80042c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004288:	4b09      	ldr	r3, [pc, #36]	@ (80042b0 <HAL_RCC_OscConfig+0x248>)
 800428a:	2200      	movs	r2, #0
 800428c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800428e:	f7fd fc6f 	bl	8001b70 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004294:	e00e      	b.n	80042b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004296:	f7fd fc6b 	bl	8001b70 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d907      	bls.n	80042b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e150      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
 80042a8:	40023800 	.word	0x40023800
 80042ac:	42470000 	.word	0x42470000
 80042b0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042b4:	4b88      	ldr	r3, [pc, #544]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80042b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1ea      	bne.n	8004296 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 8097 	beq.w	80043fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042ce:	2300      	movs	r3, #0
 80042d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042d2:	4b81      	ldr	r3, [pc, #516]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10f      	bne.n	80042fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042de:	2300      	movs	r3, #0
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	4b7d      	ldr	r3, [pc, #500]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	4a7c      	ldr	r2, [pc, #496]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80042e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80042ee:	4b7a      	ldr	r3, [pc, #488]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042f6:	60bb      	str	r3, [r7, #8]
 80042f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042fa:	2301      	movs	r3, #1
 80042fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042fe:	4b77      	ldr	r3, [pc, #476]	@ (80044dc <HAL_RCC_OscConfig+0x474>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004306:	2b00      	cmp	r3, #0
 8004308:	d118      	bne.n	800433c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800430a:	4b74      	ldr	r3, [pc, #464]	@ (80044dc <HAL_RCC_OscConfig+0x474>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a73      	ldr	r2, [pc, #460]	@ (80044dc <HAL_RCC_OscConfig+0x474>)
 8004310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004314:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004316:	f7fd fc2b 	bl	8001b70 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431c:	e008      	b.n	8004330 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800431e:	f7fd fc27 	bl	8001b70 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e10c      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004330:	4b6a      	ldr	r3, [pc, #424]	@ (80044dc <HAL_RCC_OscConfig+0x474>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0f0      	beq.n	800431e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d106      	bne.n	8004352 <HAL_RCC_OscConfig+0x2ea>
 8004344:	4b64      	ldr	r3, [pc, #400]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004348:	4a63      	ldr	r2, [pc, #396]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 800434a:	f043 0301 	orr.w	r3, r3, #1
 800434e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004350:	e01c      	b.n	800438c <HAL_RCC_OscConfig+0x324>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	2b05      	cmp	r3, #5
 8004358:	d10c      	bne.n	8004374 <HAL_RCC_OscConfig+0x30c>
 800435a:	4b5f      	ldr	r3, [pc, #380]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 800435c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800435e:	4a5e      	ldr	r2, [pc, #376]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004360:	f043 0304 	orr.w	r3, r3, #4
 8004364:	6713      	str	r3, [r2, #112]	@ 0x70
 8004366:	4b5c      	ldr	r3, [pc, #368]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436a:	4a5b      	ldr	r2, [pc, #364]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 800436c:	f043 0301 	orr.w	r3, r3, #1
 8004370:	6713      	str	r3, [r2, #112]	@ 0x70
 8004372:	e00b      	b.n	800438c <HAL_RCC_OscConfig+0x324>
 8004374:	4b58      	ldr	r3, [pc, #352]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004378:	4a57      	ldr	r2, [pc, #348]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 800437a:	f023 0301 	bic.w	r3, r3, #1
 800437e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004380:	4b55      	ldr	r3, [pc, #340]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004384:	4a54      	ldr	r2, [pc, #336]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004386:	f023 0304 	bic.w	r3, r3, #4
 800438a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d015      	beq.n	80043c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004394:	f7fd fbec 	bl	8001b70 <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800439a:	e00a      	b.n	80043b2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800439c:	f7fd fbe8 	bl	8001b70 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e0cb      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b2:	4b49      	ldr	r3, [pc, #292]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80043b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d0ee      	beq.n	800439c <HAL_RCC_OscConfig+0x334>
 80043be:	e014      	b.n	80043ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c0:	f7fd fbd6 	bl	8001b70 <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043c6:	e00a      	b.n	80043de <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c8:	f7fd fbd2 	bl	8001b70 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e0b5      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043de:	4b3e      	ldr	r3, [pc, #248]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80043e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1ee      	bne.n	80043c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043ea:	7dfb      	ldrb	r3, [r7, #23]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d105      	bne.n	80043fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f0:	4b39      	ldr	r3, [pc, #228]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80043f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f4:	4a38      	ldr	r2, [pc, #224]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80043f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	2b00      	cmp	r3, #0
 8004402:	f000 80a1 	beq.w	8004548 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004406:	4b34      	ldr	r3, [pc, #208]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 030c 	and.w	r3, r3, #12
 800440e:	2b08      	cmp	r3, #8
 8004410:	d05c      	beq.n	80044cc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	2b02      	cmp	r3, #2
 8004418:	d141      	bne.n	800449e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441a:	4b31      	ldr	r3, [pc, #196]	@ (80044e0 <HAL_RCC_OscConfig+0x478>)
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004420:	f7fd fba6 	bl	8001b70 <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004426:	e008      	b.n	800443a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004428:	f7fd fba2 	bl	8001b70 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b02      	cmp	r3, #2
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e087      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800443a:	4b27      	ldr	r3, [pc, #156]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1f0      	bne.n	8004428 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	69da      	ldr	r2, [r3, #28]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	431a      	orrs	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004454:	019b      	lsls	r3, r3, #6
 8004456:	431a      	orrs	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445c:	085b      	lsrs	r3, r3, #1
 800445e:	3b01      	subs	r3, #1
 8004460:	041b      	lsls	r3, r3, #16
 8004462:	431a      	orrs	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004468:	061b      	lsls	r3, r3, #24
 800446a:	491b      	ldr	r1, [pc, #108]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 800446c:	4313      	orrs	r3, r2
 800446e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004470:	4b1b      	ldr	r3, [pc, #108]	@ (80044e0 <HAL_RCC_OscConfig+0x478>)
 8004472:	2201      	movs	r2, #1
 8004474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004476:	f7fd fb7b 	bl	8001b70 <HAL_GetTick>
 800447a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800447e:	f7fd fb77 	bl	8001b70 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e05c      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004490:	4b11      	ldr	r3, [pc, #68]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0f0      	beq.n	800447e <HAL_RCC_OscConfig+0x416>
 800449c:	e054      	b.n	8004548 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800449e:	4b10      	ldr	r3, [pc, #64]	@ (80044e0 <HAL_RCC_OscConfig+0x478>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a4:	f7fd fb64 	bl	8001b70 <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ac:	f7fd fb60 	bl	8001b70 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e045      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044be:	4b06      	ldr	r3, [pc, #24]	@ (80044d8 <HAL_RCC_OscConfig+0x470>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1f0      	bne.n	80044ac <HAL_RCC_OscConfig+0x444>
 80044ca:	e03d      	b.n	8004548 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d107      	bne.n	80044e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e038      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
 80044d8:	40023800 	.word	0x40023800
 80044dc:	40007000 	.word	0x40007000
 80044e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004554 <HAL_RCC_OscConfig+0x4ec>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d028      	beq.n	8004544 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d121      	bne.n	8004544 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800450a:	429a      	cmp	r2, r3
 800450c:	d11a      	bne.n	8004544 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004514:	4013      	ands	r3, r2
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800451a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800451c:	4293      	cmp	r3, r2
 800451e:	d111      	bne.n	8004544 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452a:	085b      	lsrs	r3, r3, #1
 800452c:	3b01      	subs	r3, #1
 800452e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004530:	429a      	cmp	r2, r3
 8004532:	d107      	bne.n	8004544 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004540:	429a      	cmp	r2, r3
 8004542:	d001      	beq.n	8004548 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e000      	b.n	800454a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3718      	adds	r7, #24
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	40023800 	.word	0x40023800

08004558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d101      	bne.n	800456c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e0cc      	b.n	8004706 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800456c:	4b68      	ldr	r3, [pc, #416]	@ (8004710 <HAL_RCC_ClockConfig+0x1b8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0307 	and.w	r3, r3, #7
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	429a      	cmp	r2, r3
 8004578:	d90c      	bls.n	8004594 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800457a:	4b65      	ldr	r3, [pc, #404]	@ (8004710 <HAL_RCC_ClockConfig+0x1b8>)
 800457c:	683a      	ldr	r2, [r7, #0]
 800457e:	b2d2      	uxtb	r2, r2
 8004580:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004582:	4b63      	ldr	r3, [pc, #396]	@ (8004710 <HAL_RCC_ClockConfig+0x1b8>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0307 	and.w	r3, r3, #7
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	429a      	cmp	r2, r3
 800458e:	d001      	beq.n	8004594 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e0b8      	b.n	8004706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	d020      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0304 	and.w	r3, r3, #4
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045ac:	4b59      	ldr	r3, [pc, #356]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	4a58      	ldr	r2, [pc, #352]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80045b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0308 	and.w	r3, r3, #8
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045c4:	4b53      	ldr	r3, [pc, #332]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	4a52      	ldr	r2, [pc, #328]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80045ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045d0:	4b50      	ldr	r3, [pc, #320]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	494d      	ldr	r1, [pc, #308]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d044      	beq.n	8004678 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d107      	bne.n	8004606 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045f6:	4b47      	ldr	r3, [pc, #284]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d119      	bne.n	8004636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e07f      	b.n	8004706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d003      	beq.n	8004616 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004612:	2b03      	cmp	r3, #3
 8004614:	d107      	bne.n	8004626 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004616:	4b3f      	ldr	r3, [pc, #252]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d109      	bne.n	8004636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e06f      	b.n	8004706 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004626:	4b3b      	ldr	r3, [pc, #236]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e067      	b.n	8004706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004636:	4b37      	ldr	r3, [pc, #220]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f023 0203 	bic.w	r2, r3, #3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	4934      	ldr	r1, [pc, #208]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 8004644:	4313      	orrs	r3, r2
 8004646:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004648:	f7fd fa92 	bl	8001b70 <HAL_GetTick>
 800464c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800464e:	e00a      	b.n	8004666 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004650:	f7fd fa8e 	bl	8001b70 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800465e:	4293      	cmp	r3, r2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e04f      	b.n	8004706 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004666:	4b2b      	ldr	r3, [pc, #172]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 020c 	and.w	r2, r3, #12
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	429a      	cmp	r2, r3
 8004676:	d1eb      	bne.n	8004650 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004678:	4b25      	ldr	r3, [pc, #148]	@ (8004710 <HAL_RCC_ClockConfig+0x1b8>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0307 	and.w	r3, r3, #7
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	429a      	cmp	r2, r3
 8004684:	d20c      	bcs.n	80046a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004686:	4b22      	ldr	r3, [pc, #136]	@ (8004710 <HAL_RCC_ClockConfig+0x1b8>)
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	b2d2      	uxtb	r2, r2
 800468c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800468e:	4b20      	ldr	r3, [pc, #128]	@ (8004710 <HAL_RCC_ClockConfig+0x1b8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d001      	beq.n	80046a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e032      	b.n	8004706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d008      	beq.n	80046be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046ac:	4b19      	ldr	r3, [pc, #100]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	4916      	ldr	r1, [pc, #88]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0308 	and.w	r3, r3, #8
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d009      	beq.n	80046de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046ca:	4b12      	ldr	r3, [pc, #72]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	490e      	ldr	r1, [pc, #56]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046de:	f000 f821 	bl	8004724 <HAL_RCC_GetSysClockFreq>
 80046e2:	4602      	mov	r2, r0
 80046e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004714 <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	091b      	lsrs	r3, r3, #4
 80046ea:	f003 030f 	and.w	r3, r3, #15
 80046ee:	490a      	ldr	r1, [pc, #40]	@ (8004718 <HAL_RCC_ClockConfig+0x1c0>)
 80046f0:	5ccb      	ldrb	r3, [r1, r3]
 80046f2:	fa22 f303 	lsr.w	r3, r2, r3
 80046f6:	4a09      	ldr	r2, [pc, #36]	@ (800471c <HAL_RCC_ClockConfig+0x1c4>)
 80046f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046fa:	4b09      	ldr	r3, [pc, #36]	@ (8004720 <HAL_RCC_ClockConfig+0x1c8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fd f9f2 	bl	8001ae8 <HAL_InitTick>

  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	40023c00 	.word	0x40023c00
 8004714:	40023800 	.word	0x40023800
 8004718:	0800b71c 	.word	0x0800b71c
 800471c:	20000000 	.word	0x20000000
 8004720:	20000004 	.word	0x20000004

08004724 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004728:	b094      	sub	sp, #80	@ 0x50
 800472a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800473c:	4b79      	ldr	r3, [pc, #484]	@ (8004924 <HAL_RCC_GetSysClockFreq+0x200>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f003 030c 	and.w	r3, r3, #12
 8004744:	2b08      	cmp	r3, #8
 8004746:	d00d      	beq.n	8004764 <HAL_RCC_GetSysClockFreq+0x40>
 8004748:	2b08      	cmp	r3, #8
 800474a:	f200 80e1 	bhi.w	8004910 <HAL_RCC_GetSysClockFreq+0x1ec>
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <HAL_RCC_GetSysClockFreq+0x34>
 8004752:	2b04      	cmp	r3, #4
 8004754:	d003      	beq.n	800475e <HAL_RCC_GetSysClockFreq+0x3a>
 8004756:	e0db      	b.n	8004910 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004758:	4b73      	ldr	r3, [pc, #460]	@ (8004928 <HAL_RCC_GetSysClockFreq+0x204>)
 800475a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800475c:	e0db      	b.n	8004916 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800475e:	4b73      	ldr	r3, [pc, #460]	@ (800492c <HAL_RCC_GetSysClockFreq+0x208>)
 8004760:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004762:	e0d8      	b.n	8004916 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004764:	4b6f      	ldr	r3, [pc, #444]	@ (8004924 <HAL_RCC_GetSysClockFreq+0x200>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800476c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800476e:	4b6d      	ldr	r3, [pc, #436]	@ (8004924 <HAL_RCC_GetSysClockFreq+0x200>)
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d063      	beq.n	8004842 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800477a:	4b6a      	ldr	r3, [pc, #424]	@ (8004924 <HAL_RCC_GetSysClockFreq+0x200>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	099b      	lsrs	r3, r3, #6
 8004780:	2200      	movs	r2, #0
 8004782:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004784:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800478c:	633b      	str	r3, [r7, #48]	@ 0x30
 800478e:	2300      	movs	r3, #0
 8004790:	637b      	str	r3, [r7, #52]	@ 0x34
 8004792:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004796:	4622      	mov	r2, r4
 8004798:	462b      	mov	r3, r5
 800479a:	f04f 0000 	mov.w	r0, #0
 800479e:	f04f 0100 	mov.w	r1, #0
 80047a2:	0159      	lsls	r1, r3, #5
 80047a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047a8:	0150      	lsls	r0, r2, #5
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	4621      	mov	r1, r4
 80047b0:	1a51      	subs	r1, r2, r1
 80047b2:	6139      	str	r1, [r7, #16]
 80047b4:	4629      	mov	r1, r5
 80047b6:	eb63 0301 	sbc.w	r3, r3, r1
 80047ba:	617b      	str	r3, [r7, #20]
 80047bc:	f04f 0200 	mov.w	r2, #0
 80047c0:	f04f 0300 	mov.w	r3, #0
 80047c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047c8:	4659      	mov	r1, fp
 80047ca:	018b      	lsls	r3, r1, #6
 80047cc:	4651      	mov	r1, sl
 80047ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047d2:	4651      	mov	r1, sl
 80047d4:	018a      	lsls	r2, r1, #6
 80047d6:	4651      	mov	r1, sl
 80047d8:	ebb2 0801 	subs.w	r8, r2, r1
 80047dc:	4659      	mov	r1, fp
 80047de:	eb63 0901 	sbc.w	r9, r3, r1
 80047e2:	f04f 0200 	mov.w	r2, #0
 80047e6:	f04f 0300 	mov.w	r3, #0
 80047ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047f6:	4690      	mov	r8, r2
 80047f8:	4699      	mov	r9, r3
 80047fa:	4623      	mov	r3, r4
 80047fc:	eb18 0303 	adds.w	r3, r8, r3
 8004800:	60bb      	str	r3, [r7, #8]
 8004802:	462b      	mov	r3, r5
 8004804:	eb49 0303 	adc.w	r3, r9, r3
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	f04f 0200 	mov.w	r2, #0
 800480e:	f04f 0300 	mov.w	r3, #0
 8004812:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004816:	4629      	mov	r1, r5
 8004818:	024b      	lsls	r3, r1, #9
 800481a:	4621      	mov	r1, r4
 800481c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004820:	4621      	mov	r1, r4
 8004822:	024a      	lsls	r2, r1, #9
 8004824:	4610      	mov	r0, r2
 8004826:	4619      	mov	r1, r3
 8004828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800482a:	2200      	movs	r2, #0
 800482c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800482e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004830:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004834:	f7fb fd24 	bl	8000280 <__aeabi_uldivmod>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	4613      	mov	r3, r2
 800483e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004840:	e058      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004842:	4b38      	ldr	r3, [pc, #224]	@ (8004924 <HAL_RCC_GetSysClockFreq+0x200>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	099b      	lsrs	r3, r3, #6
 8004848:	2200      	movs	r2, #0
 800484a:	4618      	mov	r0, r3
 800484c:	4611      	mov	r1, r2
 800484e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004852:	623b      	str	r3, [r7, #32]
 8004854:	2300      	movs	r3, #0
 8004856:	627b      	str	r3, [r7, #36]	@ 0x24
 8004858:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800485c:	4642      	mov	r2, r8
 800485e:	464b      	mov	r3, r9
 8004860:	f04f 0000 	mov.w	r0, #0
 8004864:	f04f 0100 	mov.w	r1, #0
 8004868:	0159      	lsls	r1, r3, #5
 800486a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800486e:	0150      	lsls	r0, r2, #5
 8004870:	4602      	mov	r2, r0
 8004872:	460b      	mov	r3, r1
 8004874:	4641      	mov	r1, r8
 8004876:	ebb2 0a01 	subs.w	sl, r2, r1
 800487a:	4649      	mov	r1, r9
 800487c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004880:	f04f 0200 	mov.w	r2, #0
 8004884:	f04f 0300 	mov.w	r3, #0
 8004888:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800488c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004890:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004894:	ebb2 040a 	subs.w	r4, r2, sl
 8004898:	eb63 050b 	sbc.w	r5, r3, fp
 800489c:	f04f 0200 	mov.w	r2, #0
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	00eb      	lsls	r3, r5, #3
 80048a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048aa:	00e2      	lsls	r2, r4, #3
 80048ac:	4614      	mov	r4, r2
 80048ae:	461d      	mov	r5, r3
 80048b0:	4643      	mov	r3, r8
 80048b2:	18e3      	adds	r3, r4, r3
 80048b4:	603b      	str	r3, [r7, #0]
 80048b6:	464b      	mov	r3, r9
 80048b8:	eb45 0303 	adc.w	r3, r5, r3
 80048bc:	607b      	str	r3, [r7, #4]
 80048be:	f04f 0200 	mov.w	r2, #0
 80048c2:	f04f 0300 	mov.w	r3, #0
 80048c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048ca:	4629      	mov	r1, r5
 80048cc:	028b      	lsls	r3, r1, #10
 80048ce:	4621      	mov	r1, r4
 80048d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048d4:	4621      	mov	r1, r4
 80048d6:	028a      	lsls	r2, r1, #10
 80048d8:	4610      	mov	r0, r2
 80048da:	4619      	mov	r1, r3
 80048dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048de:	2200      	movs	r2, #0
 80048e0:	61bb      	str	r3, [r7, #24]
 80048e2:	61fa      	str	r2, [r7, #28]
 80048e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048e8:	f7fb fcca 	bl	8000280 <__aeabi_uldivmod>
 80048ec:	4602      	mov	r2, r0
 80048ee:	460b      	mov	r3, r1
 80048f0:	4613      	mov	r3, r2
 80048f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80048f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004924 <HAL_RCC_GetSysClockFreq+0x200>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	0c1b      	lsrs	r3, r3, #16
 80048fa:	f003 0303 	and.w	r3, r3, #3
 80048fe:	3301      	adds	r3, #1
 8004900:	005b      	lsls	r3, r3, #1
 8004902:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004904:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004908:	fbb2 f3f3 	udiv	r3, r2, r3
 800490c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800490e:	e002      	b.n	8004916 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004910:	4b05      	ldr	r3, [pc, #20]	@ (8004928 <HAL_RCC_GetSysClockFreq+0x204>)
 8004912:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004914:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004918:	4618      	mov	r0, r3
 800491a:	3750      	adds	r7, #80	@ 0x50
 800491c:	46bd      	mov	sp, r7
 800491e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004922:	bf00      	nop
 8004924:	40023800 	.word	0x40023800
 8004928:	00f42400 	.word	0x00f42400
 800492c:	007a1200 	.word	0x007a1200

08004930 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004934:	4b03      	ldr	r3, [pc, #12]	@ (8004944 <HAL_RCC_GetHCLKFreq+0x14>)
 8004936:	681b      	ldr	r3, [r3, #0]
}
 8004938:	4618      	mov	r0, r3
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	20000000 	.word	0x20000000

08004948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800494c:	f7ff fff0 	bl	8004930 <HAL_RCC_GetHCLKFreq>
 8004950:	4602      	mov	r2, r0
 8004952:	4b05      	ldr	r3, [pc, #20]	@ (8004968 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	0a9b      	lsrs	r3, r3, #10
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	4903      	ldr	r1, [pc, #12]	@ (800496c <HAL_RCC_GetPCLK1Freq+0x24>)
 800495e:	5ccb      	ldrb	r3, [r1, r3]
 8004960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004964:	4618      	mov	r0, r3
 8004966:	bd80      	pop	{r7, pc}
 8004968:	40023800 	.word	0x40023800
 800496c:	0800b72c 	.word	0x0800b72c

08004970 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004974:	f7ff ffdc 	bl	8004930 <HAL_RCC_GetHCLKFreq>
 8004978:	4602      	mov	r2, r0
 800497a:	4b05      	ldr	r3, [pc, #20]	@ (8004990 <HAL_RCC_GetPCLK2Freq+0x20>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	0b5b      	lsrs	r3, r3, #13
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	4903      	ldr	r1, [pc, #12]	@ (8004994 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004986:	5ccb      	ldrb	r3, [r1, r3]
 8004988:	fa22 f303 	lsr.w	r3, r2, r3
}
 800498c:	4618      	mov	r0, r3
 800498e:	bd80      	pop	{r7, pc}
 8004990:	40023800 	.word	0x40023800
 8004994:	0800b72c 	.word	0x0800b72c

08004998 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80049a4:	2300      	movs	r3, #0
 80049a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d105      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d035      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80049c0:	4b62      	ldr	r3, [pc, #392]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80049c6:	f7fd f8d3 	bl	8001b70 <HAL_GetTick>
 80049ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80049cc:	e008      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80049ce:	f7fd f8cf 	bl	8001b70 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d901      	bls.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e0b0      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80049e0:	4b5b      	ldr	r3, [pc, #364]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1f0      	bne.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	019a      	lsls	r2, r3, #6
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	071b      	lsls	r3, r3, #28
 80049f8:	4955      	ldr	r1, [pc, #340]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a00:	4b52      	ldr	r3, [pc, #328]	@ (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a02:	2201      	movs	r2, #1
 8004a04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a06:	f7fd f8b3 	bl	8001b70 <HAL_GetTick>
 8004a0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a0c:	e008      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a0e:	f7fd f8af 	bl	8001b70 <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d901      	bls.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e090      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a20:	4b4b      	ldr	r3, [pc, #300]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d0f0      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 8083 	beq.w	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	60fb      	str	r3, [r7, #12]
 8004a3e:	4b44      	ldr	r3, [pc, #272]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	4a43      	ldr	r2, [pc, #268]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a4a:	4b41      	ldr	r3, [pc, #260]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a52:	60fb      	str	r3, [r7, #12]
 8004a54:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004a56:	4b3f      	ldr	r3, [pc, #252]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a3e      	ldr	r2, [pc, #248]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a60:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a62:	f7fd f885 	bl	8001b70 <HAL_GetTick>
 8004a66:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004a68:	e008      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a6a:	f7fd f881 	bl	8001b70 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d901      	bls.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e062      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004a7c:	4b35      	ldr	r3, [pc, #212]	@ (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d0f0      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a88:	4b31      	ldr	r3, [pc, #196]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a90:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d02f      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d028      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ab0:	4b29      	ldr	r3, [pc, #164]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ab6:	4b28      	ldr	r3, [pc, #160]	@ (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004abc:	4a24      	ldr	r2, [pc, #144]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ac2:	4b23      	ldr	r3, [pc, #140]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d114      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004ace:	f7fd f84f 	bl	8001b70 <HAL_GetTick>
 8004ad2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ad4:	e00a      	b.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ad6:	f7fd f84b 	bl	8001b70 <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d901      	bls.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e02a      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aec:	4b18      	ldr	r3, [pc, #96]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d0ee      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b04:	d10d      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004b06:	4b12      	ldr	r3, [pc, #72]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b1a:	490d      	ldr	r1, [pc, #52]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	608b      	str	r3, [r1, #8]
 8004b20:	e005      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004b22:	4b0b      	ldr	r3, [pc, #44]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	4a0a      	ldr	r2, [pc, #40]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b28:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004b2c:	6093      	str	r3, [r2, #8]
 8004b2e:	4b08      	ldr	r3, [pc, #32]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b3a:	4905      	ldr	r1, [pc, #20]	@ (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3718      	adds	r7, #24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	42470068 	.word	0x42470068
 8004b50:	40023800 	.word	0x40023800
 8004b54:	40007000 	.word	0x40007000
 8004b58:	42470e40 	.word	0x42470e40

08004b5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d13f      	bne.n	8004bfa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004b7a:	4b24      	ldr	r3, [pc, #144]	@ (8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d006      	beq.n	8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b90:	d12f      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004b92:	4b1f      	ldr	r3, [pc, #124]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004b94:	617b      	str	r3, [r7, #20]
          break;
 8004b96:	e02f      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004b98:	4b1c      	ldr	r3, [pc, #112]	@ (8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ba0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ba4:	d108      	bne.n	8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ba6:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bae:	4a19      	ldr	r2, [pc, #100]	@ (8004c14 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb4:	613b      	str	r3, [r7, #16]
 8004bb6:	e007      	b.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004bb8:	4b14      	ldr	r3, [pc, #80]	@ (8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bc0:	4a15      	ldr	r2, [pc, #84]	@ (8004c18 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004bc8:	4b10      	ldr	r3, [pc, #64]	@ (8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bce:	099b      	lsrs	r3, r3, #6
 8004bd0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004be2:	0f1b      	lsrs	r3, r3, #28
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bee:	617b      	str	r3, [r7, #20]
          break;
 8004bf0:	e002      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	617b      	str	r3, [r7, #20]
          break;
 8004bf6:	bf00      	nop
        }
      }
      break;
 8004bf8:	e000      	b.n	8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004bfa:	bf00      	nop
    }
  }
  return frequency;
 8004bfc:	697b      	ldr	r3, [r7, #20]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	40023800 	.word	0x40023800
 8004c10:	00bb8000 	.word	0x00bb8000
 8004c14:	007a1200 	.word	0x007a1200
 8004c18:	00f42400 	.word	0x00f42400

08004c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e07b      	b.n	8004d26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d108      	bne.n	8004c48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c3e:	d009      	beq.n	8004c54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	61da      	str	r2, [r3, #28]
 8004c46:	e005      	b.n	8004c54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d106      	bne.n	8004c74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f7fc f8d2 	bl	8000e18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2202      	movs	r2, #2
 8004c78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c9c:	431a      	orrs	r2, r3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	431a      	orrs	r2, r3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cc4:	431a      	orrs	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd8:	ea42 0103 	orr.w	r1, r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	0c1b      	lsrs	r3, r3, #16
 8004cf2:	f003 0104 	and.w	r1, r3, #4
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfa:	f003 0210 	and.w	r2, r3, #16
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	69da      	ldr	r2, [r3, #28]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3708      	adds	r7, #8
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b082      	sub	sp, #8
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d101      	bne.n	8004d40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e041      	b.n	8004dc4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d106      	bne.n	8004d5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7fc fc7d 	bl	8001654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2202      	movs	r2, #2
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	3304      	adds	r3, #4
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	4610      	mov	r0, r2
 8004d6e:	f000 fac5 	bl	80052fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e041      	b.n	8004e62 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f839 	bl	8004e6a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	3304      	adds	r3, #4
 8004e08:	4619      	mov	r1, r3
 8004e0a:	4610      	mov	r0, r2
 8004e0c:	f000 fa76 	bl	80052fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b083      	sub	sp, #12
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004e72:	bf00      	nop
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b082      	sub	sp, #8
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e041      	b.n	8004f14 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d106      	bne.n	8004eaa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f839 	bl	8004f1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2202      	movs	r2, #2
 8004eae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f000 fa1d 	bl	80052fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3708      	adds	r7, #8
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d101      	bne.n	8004f4e <HAL_TIM_OC_ConfigChannel+0x1e>
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	e048      	b.n	8004fe0 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b0c      	cmp	r3, #12
 8004f5a:	d839      	bhi.n	8004fd0 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f64 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f62:	bf00      	nop
 8004f64:	08004f99 	.word	0x08004f99
 8004f68:	08004fd1 	.word	0x08004fd1
 8004f6c:	08004fd1 	.word	0x08004fd1
 8004f70:	08004fd1 	.word	0x08004fd1
 8004f74:	08004fa7 	.word	0x08004fa7
 8004f78:	08004fd1 	.word	0x08004fd1
 8004f7c:	08004fd1 	.word	0x08004fd1
 8004f80:	08004fd1 	.word	0x08004fd1
 8004f84:	08004fb5 	.word	0x08004fb5
 8004f88:	08004fd1 	.word	0x08004fd1
 8004f8c:	08004fd1 	.word	0x08004fd1
 8004f90:	08004fd1 	.word	0x08004fd1
 8004f94:	08004fc3 	.word	0x08004fc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68b9      	ldr	r1, [r7, #8]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 fa52 	bl	8005448 <TIM_OC1_SetConfig>
      break;
 8004fa4:	e017      	b.n	8004fd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68b9      	ldr	r1, [r7, #8]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f000 fabb 	bl	8005528 <TIM_OC2_SetConfig>
      break;
 8004fb2:	e010      	b.n	8004fd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68b9      	ldr	r1, [r7, #8]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f000 fb2a 	bl	8005614 <TIM_OC3_SetConfig>
      break;
 8004fc0:	e009      	b.n	8004fd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68b9      	ldr	r1, [r7, #8]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 fb97 	bl	80056fc <TIM_OC4_SetConfig>
      break;
 8004fce:	e002      	b.n	8004fd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	75fb      	strb	r3, [r7, #23]
      break;
 8004fd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3718      	adds	r7, #24
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005002:	2302      	movs	r3, #2
 8005004:	e0ae      	b.n	8005164 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b0c      	cmp	r3, #12
 8005012:	f200 809f 	bhi.w	8005154 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005016:	a201      	add	r2, pc, #4	@ (adr r2, 800501c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501c:	08005051 	.word	0x08005051
 8005020:	08005155 	.word	0x08005155
 8005024:	08005155 	.word	0x08005155
 8005028:	08005155 	.word	0x08005155
 800502c:	08005091 	.word	0x08005091
 8005030:	08005155 	.word	0x08005155
 8005034:	08005155 	.word	0x08005155
 8005038:	08005155 	.word	0x08005155
 800503c:	080050d3 	.word	0x080050d3
 8005040:	08005155 	.word	0x08005155
 8005044:	08005155 	.word	0x08005155
 8005048:	08005155 	.word	0x08005155
 800504c:	08005113 	.word	0x08005113
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68b9      	ldr	r1, [r7, #8]
 8005056:	4618      	mov	r0, r3
 8005058:	f000 f9f6 	bl	8005448 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	699a      	ldr	r2, [r3, #24]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0208 	orr.w	r2, r2, #8
 800506a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	699a      	ldr	r2, [r3, #24]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 0204 	bic.w	r2, r2, #4
 800507a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6999      	ldr	r1, [r3, #24]
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	691a      	ldr	r2, [r3, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	619a      	str	r2, [r3, #24]
      break;
 800508e:	e064      	b.n	800515a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68b9      	ldr	r1, [r7, #8]
 8005096:	4618      	mov	r0, r3
 8005098:	f000 fa46 	bl	8005528 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	699a      	ldr	r2, [r3, #24]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6999      	ldr	r1, [r3, #24]
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	021a      	lsls	r2, r3, #8
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	430a      	orrs	r2, r1
 80050ce:	619a      	str	r2, [r3, #24]
      break;
 80050d0:	e043      	b.n	800515a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68b9      	ldr	r1, [r7, #8]
 80050d8:	4618      	mov	r0, r3
 80050da:	f000 fa9b 	bl	8005614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	69da      	ldr	r2, [r3, #28]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f042 0208 	orr.w	r2, r2, #8
 80050ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	69da      	ldr	r2, [r3, #28]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0204 	bic.w	r2, r2, #4
 80050fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	69d9      	ldr	r1, [r3, #28]
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	430a      	orrs	r2, r1
 800510e:	61da      	str	r2, [r3, #28]
      break;
 8005110:	e023      	b.n	800515a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68b9      	ldr	r1, [r7, #8]
 8005118:	4618      	mov	r0, r3
 800511a:	f000 faef 	bl	80056fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800512c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	69da      	ldr	r2, [r3, #28]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800513c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	69d9      	ldr	r1, [r3, #28]
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	021a      	lsls	r2, r3, #8
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	430a      	orrs	r2, r1
 8005150:	61da      	str	r2, [r3, #28]
      break;
 8005152:	e002      	b.n	800515a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	75fb      	strb	r3, [r7, #23]
      break;
 8005158:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005162:	7dfb      	ldrb	r3, [r7, #23]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3718      	adds	r7, #24
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005176:	2300      	movs	r3, #0
 8005178:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005180:	2b01      	cmp	r3, #1
 8005182:	d101      	bne.n	8005188 <HAL_TIM_ConfigClockSource+0x1c>
 8005184:	2302      	movs	r3, #2
 8005186:	e0b4      	b.n	80052f2 <HAL_TIM_ConfigClockSource+0x186>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68ba      	ldr	r2, [r7, #8]
 80051b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051c0:	d03e      	beq.n	8005240 <HAL_TIM_ConfigClockSource+0xd4>
 80051c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051c6:	f200 8087 	bhi.w	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 80051ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ce:	f000 8086 	beq.w	80052de <HAL_TIM_ConfigClockSource+0x172>
 80051d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051d6:	d87f      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 80051d8:	2b70      	cmp	r3, #112	@ 0x70
 80051da:	d01a      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0xa6>
 80051dc:	2b70      	cmp	r3, #112	@ 0x70
 80051de:	d87b      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 80051e0:	2b60      	cmp	r3, #96	@ 0x60
 80051e2:	d050      	beq.n	8005286 <HAL_TIM_ConfigClockSource+0x11a>
 80051e4:	2b60      	cmp	r3, #96	@ 0x60
 80051e6:	d877      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 80051e8:	2b50      	cmp	r3, #80	@ 0x50
 80051ea:	d03c      	beq.n	8005266 <HAL_TIM_ConfigClockSource+0xfa>
 80051ec:	2b50      	cmp	r3, #80	@ 0x50
 80051ee:	d873      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 80051f0:	2b40      	cmp	r3, #64	@ 0x40
 80051f2:	d058      	beq.n	80052a6 <HAL_TIM_ConfigClockSource+0x13a>
 80051f4:	2b40      	cmp	r3, #64	@ 0x40
 80051f6:	d86f      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 80051f8:	2b30      	cmp	r3, #48	@ 0x30
 80051fa:	d064      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x15a>
 80051fc:	2b30      	cmp	r3, #48	@ 0x30
 80051fe:	d86b      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005200:	2b20      	cmp	r3, #32
 8005202:	d060      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005204:	2b20      	cmp	r3, #32
 8005206:	d867      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005208:	2b00      	cmp	r3, #0
 800520a:	d05c      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x15a>
 800520c:	2b10      	cmp	r3, #16
 800520e:	d05a      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005210:	e062      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005222:	f000 fb3b 	bl	800589c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005234:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	609a      	str	r2, [r3, #8]
      break;
 800523e:	e04f      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005250:	f000 fb24 	bl	800589c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689a      	ldr	r2, [r3, #8]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005262:	609a      	str	r2, [r3, #8]
      break;
 8005264:	e03c      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005272:	461a      	mov	r2, r3
 8005274:	f000 fa98 	bl	80057a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2150      	movs	r1, #80	@ 0x50
 800527e:	4618      	mov	r0, r3
 8005280:	f000 faf1 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 8005284:	e02c      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005292:	461a      	mov	r2, r3
 8005294:	f000 fab7 	bl	8005806 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2160      	movs	r1, #96	@ 0x60
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 fae1 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 80052a4:	e01c      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052b2:	461a      	mov	r2, r3
 80052b4:	f000 fa78 	bl	80057a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2140      	movs	r1, #64	@ 0x40
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fad1 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 80052c4:	e00c      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4619      	mov	r1, r3
 80052d0:	4610      	mov	r0, r2
 80052d2:	f000 fac8 	bl	8005866 <TIM_ITRx_SetConfig>
      break;
 80052d6:	e003      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
      break;
 80052dc:	e000      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a43      	ldr	r2, [pc, #268]	@ (800541c <TIM_Base_SetConfig+0x120>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d013      	beq.n	800533c <TIM_Base_SetConfig+0x40>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800531a:	d00f      	beq.n	800533c <TIM_Base_SetConfig+0x40>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a40      	ldr	r2, [pc, #256]	@ (8005420 <TIM_Base_SetConfig+0x124>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d00b      	beq.n	800533c <TIM_Base_SetConfig+0x40>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a3f      	ldr	r2, [pc, #252]	@ (8005424 <TIM_Base_SetConfig+0x128>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d007      	beq.n	800533c <TIM_Base_SetConfig+0x40>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a3e      	ldr	r2, [pc, #248]	@ (8005428 <TIM_Base_SetConfig+0x12c>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d003      	beq.n	800533c <TIM_Base_SetConfig+0x40>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a3d      	ldr	r2, [pc, #244]	@ (800542c <TIM_Base_SetConfig+0x130>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d108      	bne.n	800534e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005342:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	4313      	orrs	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a32      	ldr	r2, [pc, #200]	@ (800541c <TIM_Base_SetConfig+0x120>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d02b      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800535c:	d027      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a2f      	ldr	r2, [pc, #188]	@ (8005420 <TIM_Base_SetConfig+0x124>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d023      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a2e      	ldr	r2, [pc, #184]	@ (8005424 <TIM_Base_SetConfig+0x128>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d01f      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a2d      	ldr	r2, [pc, #180]	@ (8005428 <TIM_Base_SetConfig+0x12c>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d01b      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a2c      	ldr	r2, [pc, #176]	@ (800542c <TIM_Base_SetConfig+0x130>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d017      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a2b      	ldr	r2, [pc, #172]	@ (8005430 <TIM_Base_SetConfig+0x134>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d013      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a2a      	ldr	r2, [pc, #168]	@ (8005434 <TIM_Base_SetConfig+0x138>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d00f      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a29      	ldr	r2, [pc, #164]	@ (8005438 <TIM_Base_SetConfig+0x13c>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d00b      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a28      	ldr	r2, [pc, #160]	@ (800543c <TIM_Base_SetConfig+0x140>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d007      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a27      	ldr	r2, [pc, #156]	@ (8005440 <TIM_Base_SetConfig+0x144>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d003      	beq.n	80053ae <TIM_Base_SetConfig+0xb2>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a26      	ldr	r2, [pc, #152]	@ (8005444 <TIM_Base_SetConfig+0x148>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d108      	bne.n	80053c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	4313      	orrs	r3, r2
 80053be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	689a      	ldr	r2, [r3, #8]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a0e      	ldr	r2, [pc, #56]	@ (800541c <TIM_Base_SetConfig+0x120>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d003      	beq.n	80053ee <TIM_Base_SetConfig+0xf2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a10      	ldr	r2, [pc, #64]	@ (800542c <TIM_Base_SetConfig+0x130>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d103      	bne.n	80053f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	691a      	ldr	r2, [r3, #16]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f043 0204 	orr.w	r2, r3, #4
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	601a      	str	r2, [r3, #0]
}
 800540e:	bf00      	nop
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	40010000 	.word	0x40010000
 8005420:	40000400 	.word	0x40000400
 8005424:	40000800 	.word	0x40000800
 8005428:	40000c00 	.word	0x40000c00
 800542c:	40010400 	.word	0x40010400
 8005430:	40014000 	.word	0x40014000
 8005434:	40014400 	.word	0x40014400
 8005438:	40014800 	.word	0x40014800
 800543c:	40001800 	.word	0x40001800
 8005440:	40001c00 	.word	0x40001c00
 8005444:	40002000 	.word	0x40002000

08005448 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	f023 0201 	bic.w	r2, r3, #1
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	699b      	ldr	r3, [r3, #24]
 800546e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f023 0303 	bic.w	r3, r3, #3
 800547e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	4313      	orrs	r3, r2
 8005488:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f023 0302 	bic.w	r3, r3, #2
 8005490:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	4313      	orrs	r3, r2
 800549a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a20      	ldr	r2, [pc, #128]	@ (8005520 <TIM_OC1_SetConfig+0xd8>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d003      	beq.n	80054ac <TIM_OC1_SetConfig+0x64>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005524 <TIM_OC1_SetConfig+0xdc>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d10c      	bne.n	80054c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f023 0308 	bic.w	r3, r3, #8
 80054b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	f023 0304 	bic.w	r3, r3, #4
 80054c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a15      	ldr	r2, [pc, #84]	@ (8005520 <TIM_OC1_SetConfig+0xd8>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d003      	beq.n	80054d6 <TIM_OC1_SetConfig+0x8e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a14      	ldr	r2, [pc, #80]	@ (8005524 <TIM_OC1_SetConfig+0xdc>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d111      	bne.n	80054fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	621a      	str	r2, [r3, #32]
}
 8005514:	bf00      	nop
 8005516:	371c      	adds	r7, #28
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	40010000 	.word	0x40010000
 8005524:	40010400 	.word	0x40010400

08005528 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	f023 0210 	bic.w	r2, r3, #16
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800555e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	021b      	lsls	r3, r3, #8
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	4313      	orrs	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f023 0320 	bic.w	r3, r3, #32
 8005572:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	4313      	orrs	r3, r2
 800557e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a22      	ldr	r2, [pc, #136]	@ (800560c <TIM_OC2_SetConfig+0xe4>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d003      	beq.n	8005590 <TIM_OC2_SetConfig+0x68>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a21      	ldr	r2, [pc, #132]	@ (8005610 <TIM_OC2_SetConfig+0xe8>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d10d      	bne.n	80055ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005596:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	011b      	lsls	r3, r3, #4
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a17      	ldr	r2, [pc, #92]	@ (800560c <TIM_OC2_SetConfig+0xe4>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d003      	beq.n	80055bc <TIM_OC2_SetConfig+0x94>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a16      	ldr	r2, [pc, #88]	@ (8005610 <TIM_OC2_SetConfig+0xe8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d113      	bne.n	80055e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	695b      	ldr	r3, [r3, #20]
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	621a      	str	r2, [r3, #32]
}
 80055fe:	bf00      	nop
 8005600:	371c      	adds	r7, #28
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	40010000 	.word	0x40010000
 8005610:	40010400 	.word	0x40010400

08005614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005614:	b480      	push	{r7}
 8005616:	b087      	sub	sp, #28
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	69db      	ldr	r3, [r3, #28]
 800563a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f023 0303 	bic.w	r3, r3, #3
 800564a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800565c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	021b      	lsls	r3, r3, #8
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	4313      	orrs	r3, r2
 8005668:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a21      	ldr	r2, [pc, #132]	@ (80056f4 <TIM_OC3_SetConfig+0xe0>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d003      	beq.n	800567a <TIM_OC3_SetConfig+0x66>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a20      	ldr	r2, [pc, #128]	@ (80056f8 <TIM_OC3_SetConfig+0xe4>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d10d      	bne.n	8005696 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005680:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	021b      	lsls	r3, r3, #8
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	4313      	orrs	r3, r2
 800568c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a16      	ldr	r2, [pc, #88]	@ (80056f4 <TIM_OC3_SetConfig+0xe0>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d003      	beq.n	80056a6 <TIM_OC3_SetConfig+0x92>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a15      	ldr	r2, [pc, #84]	@ (80056f8 <TIM_OC3_SetConfig+0xe4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d113      	bne.n	80056ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	011b      	lsls	r3, r3, #4
 80056bc:	693a      	ldr	r2, [r7, #16]
 80056be:	4313      	orrs	r3, r2
 80056c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	011b      	lsls	r3, r3, #4
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	621a      	str	r2, [r3, #32]
}
 80056e8:	bf00      	nop
 80056ea:	371c      	adds	r7, #28
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr
 80056f4:	40010000 	.word	0x40010000
 80056f8:	40010400 	.word	0x40010400

080056fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800572a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005732:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	021b      	lsls	r3, r3, #8
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	4313      	orrs	r3, r2
 800573e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005746:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	031b      	lsls	r3, r3, #12
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	4313      	orrs	r3, r2
 8005752:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a12      	ldr	r2, [pc, #72]	@ (80057a0 <TIM_OC4_SetConfig+0xa4>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d003      	beq.n	8005764 <TIM_OC4_SetConfig+0x68>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a11      	ldr	r2, [pc, #68]	@ (80057a4 <TIM_OC4_SetConfig+0xa8>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d109      	bne.n	8005778 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800576a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	019b      	lsls	r3, r3, #6
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	4313      	orrs	r3, r2
 8005776:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	621a      	str	r2, [r3, #32]
}
 8005792:	bf00      	nop
 8005794:	371c      	adds	r7, #28
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	40010000 	.word	0x40010000
 80057a4:	40010400 	.word	0x40010400

080057a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6a1b      	ldr	r3, [r3, #32]
 80057be:	f023 0201 	bic.w	r2, r3, #1
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	011b      	lsls	r3, r3, #4
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	4313      	orrs	r3, r2
 80057dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f023 030a 	bic.w	r3, r3, #10
 80057e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	621a      	str	r2, [r3, #32]
}
 80057fa:	bf00      	nop
 80057fc:	371c      	adds	r7, #28
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr

08005806 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005806:	b480      	push	{r7}
 8005808:	b087      	sub	sp, #28
 800580a:	af00      	add	r7, sp, #0
 800580c:	60f8      	str	r0, [r7, #12]
 800580e:	60b9      	str	r1, [r7, #8]
 8005810:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6a1b      	ldr	r3, [r3, #32]
 800581c:	f023 0210 	bic.w	r2, r3, #16
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005830:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	031b      	lsls	r3, r3, #12
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	4313      	orrs	r3, r2
 800583a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005842:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	4313      	orrs	r3, r2
 800584c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	bf00      	nop
 800585c:	371c      	adds	r7, #28
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr

08005866 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005866:	b480      	push	{r7}
 8005868:	b085      	sub	sp, #20
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
 800586e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800587c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4313      	orrs	r3, r2
 8005884:	f043 0307 	orr.w	r3, r3, #7
 8005888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	609a      	str	r2, [r3, #8]
}
 8005890:	bf00      	nop
 8005892:	3714      	adds	r7, #20
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800589c:	b480      	push	{r7}
 800589e:	b087      	sub	sp, #28
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
 80058a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	021a      	lsls	r2, r3, #8
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	431a      	orrs	r2, r3
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	609a      	str	r2, [r3, #8]
}
 80058d0:	bf00      	nop
 80058d2:	371c      	adds	r7, #28
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d101      	bne.n	80058f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058f0:	2302      	movs	r3, #2
 80058f2:	e05a      	b.n	80059aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800591a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	4313      	orrs	r3, r2
 8005924:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a21      	ldr	r2, [pc, #132]	@ (80059b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d022      	beq.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005940:	d01d      	beq.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a1d      	ldr	r2, [pc, #116]	@ (80059bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d018      	beq.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a1b      	ldr	r2, [pc, #108]	@ (80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d013      	beq.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a1a      	ldr	r2, [pc, #104]	@ (80059c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00e      	beq.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a18      	ldr	r2, [pc, #96]	@ (80059c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d009      	beq.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a17      	ldr	r2, [pc, #92]	@ (80059cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d004      	beq.n	800597e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a15      	ldr	r2, [pc, #84]	@ (80059d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d10c      	bne.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005984:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	4313      	orrs	r3, r2
 800598e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68ba      	ldr	r2, [r7, #8]
 8005996:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3714      	adds	r7, #20
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	40010000 	.word	0x40010000
 80059bc:	40000400 	.word	0x40000400
 80059c0:	40000800 	.word	0x40000800
 80059c4:	40000c00 	.word	0x40000c00
 80059c8:	40010400 	.word	0x40010400
 80059cc:	40014000 	.word	0x40014000
 80059d0:	40001800 	.word	0x40001800

080059d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b085      	sub	sp, #20
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80059de:	2300      	movs	r3, #0
 80059e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d101      	bne.n	80059f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80059ec:	2302      	movs	r3, #2
 80059ee:	e03d      	b.n	8005a6c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	69db      	ldr	r3, [r3, #28]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3714      	adds	r7, #20
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d101      	bne.n	8005a8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e042      	b.n	8005b10 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d106      	bne.n	8005aa4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f7fb ff86 	bl	80019b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2224      	movs	r2, #36	@ 0x24
 8005aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005aba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 fe15 	bl	80066ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	691a      	ldr	r2, [r3, #16]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ad0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	695a      	ldr	r2, [r3, #20]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ae0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68da      	ldr	r2, [r3, #12]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005af0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2220      	movs	r2, #32
 8005afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b0e:	2300      	movs	r3, #0
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3708      	adds	r7, #8
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08a      	sub	sp, #40	@ 0x28
 8005b1c:	af02      	add	r7, sp, #8
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	603b      	str	r3, [r7, #0]
 8005b24:	4613      	mov	r3, r2
 8005b26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b20      	cmp	r3, #32
 8005b36:	d175      	bne.n	8005c24 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <HAL_UART_Transmit+0x2c>
 8005b3e:	88fb      	ldrh	r3, [r7, #6]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d101      	bne.n	8005b48 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e06e      	b.n	8005c26 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2221      	movs	r2, #33	@ 0x21
 8005b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b56:	f7fc f80b 	bl	8001b70 <HAL_GetTick>
 8005b5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	88fa      	ldrh	r2, [r7, #6]
 8005b60:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	88fa      	ldrh	r2, [r7, #6]
 8005b66:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b70:	d108      	bne.n	8005b84 <HAL_UART_Transmit+0x6c>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d104      	bne.n	8005b84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	61bb      	str	r3, [r7, #24]
 8005b82:	e003      	b.n	8005b8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b8c:	e02e      	b.n	8005bec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	2200      	movs	r2, #0
 8005b96:	2180      	movs	r1, #128	@ 0x80
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 fbb3 	bl	8006304 <UART_WaitOnFlagUntilTimeout>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d005      	beq.n	8005bb0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e03a      	b.n	8005c26 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10b      	bne.n	8005bce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	881b      	ldrh	r3, [r3, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	3302      	adds	r3, #2
 8005bca:	61bb      	str	r3, [r7, #24]
 8005bcc:	e007      	b.n	8005bde <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	3b01      	subs	r3, #1
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1cb      	bne.n	8005b8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	9300      	str	r3, [sp, #0]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	2140      	movs	r1, #64	@ 0x40
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 fb7f 	bl	8006304 <UART_WaitOnFlagUntilTimeout>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d005      	beq.n	8005c18 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e006      	b.n	8005c26 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2220      	movs	r2, #32
 8005c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c20:	2300      	movs	r3, #0
 8005c22:	e000      	b.n	8005c26 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c24:	2302      	movs	r3, #2
  }
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3720      	adds	r7, #32
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b08a      	sub	sp, #40	@ 0x28
 8005c32:	af02      	add	r7, sp, #8
 8005c34:	60f8      	str	r0, [r7, #12]
 8005c36:	60b9      	str	r1, [r7, #8]
 8005c38:	603b      	str	r3, [r7, #0]
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b20      	cmp	r3, #32
 8005c4c:	f040 8081 	bne.w	8005d52 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <HAL_UART_Receive+0x2e>
 8005c56:	88fb      	ldrh	r3, [r7, #6]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e079      	b.n	8005d54 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2222      	movs	r2, #34	@ 0x22
 8005c6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c74:	f7fb ff7c 	bl	8001b70 <HAL_GetTick>
 8005c78:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	88fa      	ldrh	r2, [r7, #6]
 8005c7e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	88fa      	ldrh	r2, [r7, #6]
 8005c84:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c8e:	d108      	bne.n	8005ca2 <HAL_UART_Receive+0x74>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	691b      	ldr	r3, [r3, #16]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d104      	bne.n	8005ca2 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	61bb      	str	r3, [r7, #24]
 8005ca0:	e003      	b.n	8005caa <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005caa:	e047      	b.n	8005d3c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	9300      	str	r3, [sp, #0]
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	2120      	movs	r1, #32
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f000 fb24 	bl	8006304 <UART_WaitOnFlagUntilTimeout>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d005      	beq.n	8005cce <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e042      	b.n	8005d54 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d10c      	bne.n	8005cee <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	3302      	adds	r3, #2
 8005cea:	61bb      	str	r3, [r7, #24]
 8005cec:	e01f      	b.n	8005d2e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cf6:	d007      	beq.n	8005d08 <HAL_UART_Receive+0xda>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d10a      	bne.n	8005d16 <HAL_UART_Receive+0xe8>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d106      	bne.n	8005d16 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	701a      	strb	r2, [r3, #0]
 8005d14:	e008      	b.n	8005d28 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d22:	b2da      	uxtb	r2, r3
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	3b01      	subs	r3, #1
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1b2      	bne.n	8005cac <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2220      	movs	r2, #32
 8005d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	e000      	b.n	8005d54 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005d52:	2302      	movs	r3, #2
  }
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3720      	adds	r7, #32
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b0ba      	sub	sp, #232	@ 0xe8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005d82:	2300      	movs	r3, #0
 8005d84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d92:	f003 030f 	and.w	r3, r3, #15
 8005d96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005d9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10f      	bne.n	8005dc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da6:	f003 0320 	and.w	r3, r3, #32
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d009      	beq.n	8005dc2 <HAL_UART_IRQHandler+0x66>
 8005dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005db2:	f003 0320 	and.w	r3, r3, #32
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d003      	beq.n	8005dc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fbd7 	bl	800656e <UART_Receive_IT>
      return;
 8005dc0:	e273      	b.n	80062aa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005dc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f000 80de 	beq.w	8005f88 <HAL_UART_IRQHandler+0x22c>
 8005dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d106      	bne.n	8005de6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ddc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 80d1 	beq.w	8005f88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00b      	beq.n	8005e0a <HAL_UART_IRQHandler+0xae>
 8005df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d005      	beq.n	8005e0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e02:	f043 0201 	orr.w	r2, r3, #1
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e0e:	f003 0304 	and.w	r3, r3, #4
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00b      	beq.n	8005e2e <HAL_UART_IRQHandler+0xd2>
 8005e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d005      	beq.n	8005e2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e26:	f043 0202 	orr.w	r2, r3, #2
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00b      	beq.n	8005e52 <HAL_UART_IRQHandler+0xf6>
 8005e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e4a:	f043 0204 	orr.w	r2, r3, #4
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e56:	f003 0308 	and.w	r3, r3, #8
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d011      	beq.n	8005e82 <HAL_UART_IRQHandler+0x126>
 8005e5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d105      	bne.n	8005e76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d005      	beq.n	8005e82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e7a:	f043 0208 	orr.w	r2, r3, #8
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f000 820a 	beq.w	80062a0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e90:	f003 0320 	and.w	r3, r3, #32
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d008      	beq.n	8005eaa <HAL_UART_IRQHandler+0x14e>
 8005e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e9c:	f003 0320 	and.w	r3, r3, #32
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d002      	beq.n	8005eaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fb62 	bl	800656e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb4:	2b40      	cmp	r3, #64	@ 0x40
 8005eb6:	bf0c      	ite	eq
 8005eb8:	2301      	moveq	r3, #1
 8005eba:	2300      	movne	r3, #0
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ec6:	f003 0308 	and.w	r3, r3, #8
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d103      	bne.n	8005ed6 <HAL_UART_IRQHandler+0x17a>
 8005ece:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d04f      	beq.n	8005f76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 fa6d 	bl	80063b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee6:	2b40      	cmp	r3, #64	@ 0x40
 8005ee8:	d141      	bne.n	8005f6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	3314      	adds	r3, #20
 8005ef0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ef8:	e853 3f00 	ldrex	r3, [r3]
 8005efc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005f00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3314      	adds	r3, #20
 8005f12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005f22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005f26:	e841 2300 	strex	r3, r2, [r1]
 8005f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005f2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1d9      	bne.n	8005eea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d013      	beq.n	8005f66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f42:	4a8a      	ldr	r2, [pc, #552]	@ (800616c <HAL_UART_IRQHandler+0x410>)
 8005f44:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f7fb ffc1 	bl	8001ed2 <HAL_DMA_Abort_IT>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d016      	beq.n	8005f84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f60:	4610      	mov	r0, r2
 8005f62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f64:	e00e      	b.n	8005f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f9b6 	bl	80062d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f6c:	e00a      	b.n	8005f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f9b2 	bl	80062d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f74:	e006      	b.n	8005f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 f9ae 	bl	80062d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005f82:	e18d      	b.n	80062a0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f84:	bf00      	nop
    return;
 8005f86:	e18b      	b.n	80062a0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	f040 8167 	bne.w	8006260 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f96:	f003 0310 	and.w	r3, r3, #16
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f000 8160 	beq.w	8006260 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fa4:	f003 0310 	and.w	r3, r3, #16
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 8159 	beq.w	8006260 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fae:	2300      	movs	r3, #0
 8005fb0:	60bb      	str	r3, [r7, #8]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	60bb      	str	r3, [r7, #8]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	60bb      	str	r3, [r7, #8]
 8005fc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fce:	2b40      	cmp	r3, #64	@ 0x40
 8005fd0:	f040 80ce 	bne.w	8006170 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fe0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80a9 	beq.w	800613c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	f080 80a2 	bcs.w	800613c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ffe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006004:	69db      	ldr	r3, [r3, #28]
 8006006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800600a:	f000 8088 	beq.w	800611e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	330c      	adds	r3, #12
 8006014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006018:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800601c:	e853 3f00 	ldrex	r3, [r3]
 8006020:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800602c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	330c      	adds	r3, #12
 8006036:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800603a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800603e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006042:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006046:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800604a:	e841 2300 	strex	r3, r2, [r1]
 800604e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006052:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006056:	2b00      	cmp	r3, #0
 8006058:	d1d9      	bne.n	800600e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3314      	adds	r3, #20
 8006060:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006064:	e853 3f00 	ldrex	r3, [r3]
 8006068:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800606a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800606c:	f023 0301 	bic.w	r3, r3, #1
 8006070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3314      	adds	r3, #20
 800607a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800607e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006082:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006084:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006086:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800608a:	e841 2300 	strex	r3, r2, [r1]
 800608e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1e1      	bne.n	800605a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	3314      	adds	r3, #20
 800609c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060a0:	e853 3f00 	ldrex	r3, [r3]
 80060a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80060a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	3314      	adds	r3, #20
 80060b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80060ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80060bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80060c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80060c2:	e841 2300 	strex	r3, r2, [r1]
 80060c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80060c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1e3      	bne.n	8006096 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	330c      	adds	r3, #12
 80060e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060e6:	e853 3f00 	ldrex	r3, [r3]
 80060ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80060ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060ee:	f023 0310 	bic.w	r3, r3, #16
 80060f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	330c      	adds	r3, #12
 80060fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006100:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006102:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006104:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006106:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006108:	e841 2300 	strex	r3, r2, [r1]
 800610c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800610e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006110:	2b00      	cmp	r3, #0
 8006112:	d1e3      	bne.n	80060dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006118:	4618      	mov	r0, r3
 800611a:	f7fb fe6a 	bl	8001df2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2202      	movs	r2, #2
 8006122:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800612c:	b29b      	uxth	r3, r3
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	b29b      	uxth	r3, r3
 8006132:	4619      	mov	r1, r3
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f8d9 	bl	80062ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800613a:	e0b3      	b.n	80062a4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006140:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006144:	429a      	cmp	r2, r3
 8006146:	f040 80ad 	bne.w	80062a4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006154:	f040 80a6 	bne.w	80062a4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006162:	4619      	mov	r1, r3
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f8c1 	bl	80062ec <HAL_UARTEx_RxEventCallback>
      return;
 800616a:	e09b      	b.n	80062a4 <HAL_UART_IRQHandler+0x548>
 800616c:	0800647d 	.word	0x0800647d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006178:	b29b      	uxth	r3, r3
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006184:	b29b      	uxth	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	f000 808e 	beq.w	80062a8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800618c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 8089 	beq.w	80062a8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	330c      	adds	r3, #12
 800619c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061a0:	e853 3f00 	ldrex	r3, [r3]
 80061a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	330c      	adds	r3, #12
 80061b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80061ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80061bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061c2:	e841 2300 	strex	r3, r2, [r1]
 80061c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1e3      	bne.n	8006196 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	3314      	adds	r3, #20
 80061d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	e853 3f00 	ldrex	r3, [r3]
 80061dc:	623b      	str	r3, [r7, #32]
   return(result);
 80061de:	6a3b      	ldr	r3, [r7, #32]
 80061e0:	f023 0301 	bic.w	r3, r3, #1
 80061e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	3314      	adds	r3, #20
 80061ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80061f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80061f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061fa:	e841 2300 	strex	r3, r2, [r1]
 80061fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1e3      	bne.n	80061ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2220      	movs	r2, #32
 800620a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	330c      	adds	r3, #12
 800621a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	e853 3f00 	ldrex	r3, [r3]
 8006222:	60fb      	str	r3, [r7, #12]
   return(result);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0310 	bic.w	r3, r3, #16
 800622a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	330c      	adds	r3, #12
 8006234:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006238:	61fa      	str	r2, [r7, #28]
 800623a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800623c:	69b9      	ldr	r1, [r7, #24]
 800623e:	69fa      	ldr	r2, [r7, #28]
 8006240:	e841 2300 	strex	r3, r2, [r1]
 8006244:	617b      	str	r3, [r7, #20]
   return(result);
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1e3      	bne.n	8006214 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006252:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006256:	4619      	mov	r1, r3
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f847 	bl	80062ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800625e:	e023      	b.n	80062a8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006268:	2b00      	cmp	r3, #0
 800626a:	d009      	beq.n	8006280 <HAL_UART_IRQHandler+0x524>
 800626c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f910 	bl	800649e <UART_Transmit_IT>
    return;
 800627e:	e014      	b.n	80062aa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00e      	beq.n	80062aa <HAL_UART_IRQHandler+0x54e>
 800628c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006294:	2b00      	cmp	r3, #0
 8006296:	d008      	beq.n	80062aa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f950 	bl	800653e <UART_EndTransmit_IT>
    return;
 800629e:	e004      	b.n	80062aa <HAL_UART_IRQHandler+0x54e>
    return;
 80062a0:	bf00      	nop
 80062a2:	e002      	b.n	80062aa <HAL_UART_IRQHandler+0x54e>
      return;
 80062a4:	bf00      	nop
 80062a6:	e000      	b.n	80062aa <HAL_UART_IRQHandler+0x54e>
      return;
 80062a8:	bf00      	nop
  }
}
 80062aa:	37e8      	adds	r7, #232	@ 0xe8
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	460b      	mov	r3, r1
 80062f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	603b      	str	r3, [r7, #0]
 8006310:	4613      	mov	r3, r2
 8006312:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006314:	e03b      	b.n	800638e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800631c:	d037      	beq.n	800638e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800631e:	f7fb fc27 	bl	8001b70 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	6a3a      	ldr	r2, [r7, #32]
 800632a:	429a      	cmp	r2, r3
 800632c:	d302      	bcc.n	8006334 <UART_WaitOnFlagUntilTimeout+0x30>
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d101      	bne.n	8006338 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e03a      	b.n	80063ae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	d023      	beq.n	800638e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	2b80      	cmp	r3, #128	@ 0x80
 800634a:	d020      	beq.n	800638e <UART_WaitOnFlagUntilTimeout+0x8a>
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	2b40      	cmp	r3, #64	@ 0x40
 8006350:	d01d      	beq.n	800638e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0308 	and.w	r3, r3, #8
 800635c:	2b08      	cmp	r3, #8
 800635e:	d116      	bne.n	800638e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006360:	2300      	movs	r3, #0
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	617b      	str	r3, [r7, #20]
 8006374:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	f000 f81d 	bl	80063b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2208      	movs	r2, #8
 8006380:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e00f      	b.n	80063ae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	4013      	ands	r3, r2
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	429a      	cmp	r2, r3
 800639c:	bf0c      	ite	eq
 800639e:	2301      	moveq	r3, #1
 80063a0:	2300      	movne	r3, #0
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	461a      	mov	r2, r3
 80063a6:	79fb      	ldrb	r3, [r7, #7]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d0b4      	beq.n	8006316 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3718      	adds	r7, #24
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}

080063b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b095      	sub	sp, #84	@ 0x54
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	330c      	adds	r3, #12
 80063c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	330c      	adds	r3, #12
 80063dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80063de:	643a      	str	r2, [r7, #64]	@ 0x40
 80063e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1e5      	bne.n	80063be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	3314      	adds	r3, #20
 80063f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fa:	6a3b      	ldr	r3, [r7, #32]
 80063fc:	e853 3f00 	ldrex	r3, [r3]
 8006400:	61fb      	str	r3, [r7, #28]
   return(result);
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	f023 0301 	bic.w	r3, r3, #1
 8006408:	64bb      	str	r3, [r7, #72]	@ 0x48
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	3314      	adds	r3, #20
 8006410:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006414:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006418:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800641a:	e841 2300 	strex	r3, r2, [r1]
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1e5      	bne.n	80063f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642a:	2b01      	cmp	r3, #1
 800642c:	d119      	bne.n	8006462 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	330c      	adds	r3, #12
 8006434:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	e853 3f00 	ldrex	r3, [r3]
 800643c:	60bb      	str	r3, [r7, #8]
   return(result);
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	f023 0310 	bic.w	r3, r3, #16
 8006444:	647b      	str	r3, [r7, #68]	@ 0x44
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	330c      	adds	r3, #12
 800644c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800644e:	61ba      	str	r2, [r7, #24]
 8006450:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006452:	6979      	ldr	r1, [r7, #20]
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	e841 2300 	strex	r3, r2, [r1]
 800645a:	613b      	str	r3, [r7, #16]
   return(result);
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1e5      	bne.n	800642e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2220      	movs	r2, #32
 8006466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006470:	bf00      	nop
 8006472:	3754      	adds	r7, #84	@ 0x54
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006488:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2200      	movs	r2, #0
 800648e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f7ff ff21 	bl	80062d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006496:	bf00      	nop
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800649e:	b480      	push	{r7}
 80064a0:	b085      	sub	sp, #20
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b21      	cmp	r3, #33	@ 0x21
 80064b0:	d13e      	bne.n	8006530 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ba:	d114      	bne.n	80064e6 <UART_Transmit_IT+0x48>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d110      	bne.n	80064e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a1b      	ldr	r3, [r3, #32]
 80064c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	881b      	ldrh	r3, [r3, #0]
 80064ce:	461a      	mov	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	1c9a      	adds	r2, r3, #2
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	621a      	str	r2, [r3, #32]
 80064e4:	e008      	b.n	80064f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	1c59      	adds	r1, r3, #1
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6211      	str	r1, [r2, #32]
 80064f0:	781a      	ldrb	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	3b01      	subs	r3, #1
 8006500:	b29b      	uxth	r3, r3
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	4619      	mov	r1, r3
 8006506:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10f      	bne.n	800652c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	68da      	ldr	r2, [r3, #12]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800651a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68da      	ldr	r2, [r3, #12]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800652a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	e000      	b.n	8006532 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006530:	2302      	movs	r3, #2
  }
}
 8006532:	4618      	mov	r0, r3
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b082      	sub	sp, #8
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68da      	ldr	r2, [r3, #12]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006554:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2220      	movs	r2, #32
 800655a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7ff fea6 	bl	80062b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b08c      	sub	sp, #48	@ 0x30
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006576:	2300      	movs	r3, #0
 8006578:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800657a:	2300      	movs	r3, #0
 800657c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b22      	cmp	r3, #34	@ 0x22
 8006588:	f040 80aa 	bne.w	80066e0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006594:	d115      	bne.n	80065c2 <UART_Receive_IT+0x54>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d111      	bne.n	80065c2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ba:	1c9a      	adds	r2, r3, #2
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	629a      	str	r2, [r3, #40]	@ 0x28
 80065c0:	e024      	b.n	800660c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065d0:	d007      	beq.n	80065e2 <UART_Receive_IT+0x74>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10a      	bne.n	80065f0 <UART_Receive_IT+0x82>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d106      	bne.n	80065f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ec:	701a      	strb	r2, [r3, #0]
 80065ee:	e008      	b.n	8006602 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006600:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006606:	1c5a      	adds	r2, r3, #1
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006610:	b29b      	uxth	r3, r3
 8006612:	3b01      	subs	r3, #1
 8006614:	b29b      	uxth	r3, r3
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	4619      	mov	r1, r3
 800661a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800661c:	2b00      	cmp	r3, #0
 800661e:	d15d      	bne.n	80066dc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f022 0220 	bic.w	r2, r2, #32
 800662e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	68da      	ldr	r2, [r3, #12]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800663e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	695a      	ldr	r2, [r3, #20]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f022 0201 	bic.w	r2, r2, #1
 800664e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2220      	movs	r2, #32
 8006654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006662:	2b01      	cmp	r3, #1
 8006664:	d135      	bne.n	80066d2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	330c      	adds	r3, #12
 8006672:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	613b      	str	r3, [r7, #16]
   return(result);
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f023 0310 	bic.w	r3, r3, #16
 8006682:	627b      	str	r3, [r7, #36]	@ 0x24
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	330c      	adds	r3, #12
 800668a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800668c:	623a      	str	r2, [r7, #32]
 800668e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	69f9      	ldr	r1, [r7, #28]
 8006692:	6a3a      	ldr	r2, [r7, #32]
 8006694:	e841 2300 	strex	r3, r2, [r1]
 8006698:	61bb      	str	r3, [r7, #24]
   return(result);
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1e5      	bne.n	800666c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0310 	and.w	r3, r3, #16
 80066aa:	2b10      	cmp	r3, #16
 80066ac:	d10a      	bne.n	80066c4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066ae:	2300      	movs	r3, #0
 80066b0:	60fb      	str	r3, [r7, #12]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	60fb      	str	r3, [r7, #12]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	60fb      	str	r3, [r7, #12]
 80066c2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066c8:	4619      	mov	r1, r3
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7ff fe0e 	bl	80062ec <HAL_UARTEx_RxEventCallback>
 80066d0:	e002      	b.n	80066d8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7ff fdf6 	bl	80062c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80066d8:	2300      	movs	r3, #0
 80066da:	e002      	b.n	80066e2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80066dc:	2300      	movs	r3, #0
 80066de:	e000      	b.n	80066e2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80066e0:	2302      	movs	r3, #2
  }
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3730      	adds	r7, #48	@ 0x30
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
	...

080066ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066f0:	b0c0      	sub	sp, #256	@ 0x100
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006708:	68d9      	ldr	r1, [r3, #12]
 800670a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	ea40 0301 	orr.w	r3, r0, r1
 8006714:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	431a      	orrs	r2, r3
 8006724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	431a      	orrs	r2, r3
 800672c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006730:	69db      	ldr	r3, [r3, #28]
 8006732:	4313      	orrs	r3, r2
 8006734:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006744:	f021 010c 	bic.w	r1, r1, #12
 8006748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006752:	430b      	orrs	r3, r1
 8006754:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006766:	6999      	ldr	r1, [r3, #24]
 8006768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	ea40 0301 	orr.w	r3, r0, r1
 8006772:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	4b8f      	ldr	r3, [pc, #572]	@ (80069b8 <UART_SetConfig+0x2cc>)
 800677c:	429a      	cmp	r2, r3
 800677e:	d005      	beq.n	800678c <UART_SetConfig+0xa0>
 8006780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	4b8d      	ldr	r3, [pc, #564]	@ (80069bc <UART_SetConfig+0x2d0>)
 8006788:	429a      	cmp	r2, r3
 800678a:	d104      	bne.n	8006796 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800678c:	f7fe f8f0 	bl	8004970 <HAL_RCC_GetPCLK2Freq>
 8006790:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006794:	e003      	b.n	800679e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006796:	f7fe f8d7 	bl	8004948 <HAL_RCC_GetPCLK1Freq>
 800679a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067a8:	f040 810c 	bne.w	80069c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067b0:	2200      	movs	r2, #0
 80067b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80067ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80067be:	4622      	mov	r2, r4
 80067c0:	462b      	mov	r3, r5
 80067c2:	1891      	adds	r1, r2, r2
 80067c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80067c6:	415b      	adcs	r3, r3
 80067c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80067ce:	4621      	mov	r1, r4
 80067d0:	eb12 0801 	adds.w	r8, r2, r1
 80067d4:	4629      	mov	r1, r5
 80067d6:	eb43 0901 	adc.w	r9, r3, r1
 80067da:	f04f 0200 	mov.w	r2, #0
 80067de:	f04f 0300 	mov.w	r3, #0
 80067e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067ee:	4690      	mov	r8, r2
 80067f0:	4699      	mov	r9, r3
 80067f2:	4623      	mov	r3, r4
 80067f4:	eb18 0303 	adds.w	r3, r8, r3
 80067f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80067fc:	462b      	mov	r3, r5
 80067fe:	eb49 0303 	adc.w	r3, r9, r3
 8006802:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006812:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006816:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800681a:	460b      	mov	r3, r1
 800681c:	18db      	adds	r3, r3, r3
 800681e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006820:	4613      	mov	r3, r2
 8006822:	eb42 0303 	adc.w	r3, r2, r3
 8006826:	657b      	str	r3, [r7, #84]	@ 0x54
 8006828:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800682c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006830:	f7f9 fd26 	bl	8000280 <__aeabi_uldivmod>
 8006834:	4602      	mov	r2, r0
 8006836:	460b      	mov	r3, r1
 8006838:	4b61      	ldr	r3, [pc, #388]	@ (80069c0 <UART_SetConfig+0x2d4>)
 800683a:	fba3 2302 	umull	r2, r3, r3, r2
 800683e:	095b      	lsrs	r3, r3, #5
 8006840:	011c      	lsls	r4, r3, #4
 8006842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006846:	2200      	movs	r2, #0
 8006848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800684c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006850:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006854:	4642      	mov	r2, r8
 8006856:	464b      	mov	r3, r9
 8006858:	1891      	adds	r1, r2, r2
 800685a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800685c:	415b      	adcs	r3, r3
 800685e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006860:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006864:	4641      	mov	r1, r8
 8006866:	eb12 0a01 	adds.w	sl, r2, r1
 800686a:	4649      	mov	r1, r9
 800686c:	eb43 0b01 	adc.w	fp, r3, r1
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	f04f 0300 	mov.w	r3, #0
 8006878:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800687c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006880:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006884:	4692      	mov	sl, r2
 8006886:	469b      	mov	fp, r3
 8006888:	4643      	mov	r3, r8
 800688a:	eb1a 0303 	adds.w	r3, sl, r3
 800688e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006892:	464b      	mov	r3, r9
 8006894:	eb4b 0303 	adc.w	r3, fp, r3
 8006898:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800689c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80068ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80068b0:	460b      	mov	r3, r1
 80068b2:	18db      	adds	r3, r3, r3
 80068b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80068b6:	4613      	mov	r3, r2
 80068b8:	eb42 0303 	adc.w	r3, r2, r3
 80068bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80068be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80068c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80068c6:	f7f9 fcdb 	bl	8000280 <__aeabi_uldivmod>
 80068ca:	4602      	mov	r2, r0
 80068cc:	460b      	mov	r3, r1
 80068ce:	4611      	mov	r1, r2
 80068d0:	4b3b      	ldr	r3, [pc, #236]	@ (80069c0 <UART_SetConfig+0x2d4>)
 80068d2:	fba3 2301 	umull	r2, r3, r3, r1
 80068d6:	095b      	lsrs	r3, r3, #5
 80068d8:	2264      	movs	r2, #100	@ 0x64
 80068da:	fb02 f303 	mul.w	r3, r2, r3
 80068de:	1acb      	subs	r3, r1, r3
 80068e0:	00db      	lsls	r3, r3, #3
 80068e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80068e6:	4b36      	ldr	r3, [pc, #216]	@ (80069c0 <UART_SetConfig+0x2d4>)
 80068e8:	fba3 2302 	umull	r2, r3, r3, r2
 80068ec:	095b      	lsrs	r3, r3, #5
 80068ee:	005b      	lsls	r3, r3, #1
 80068f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80068f4:	441c      	add	r4, r3
 80068f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068fa:	2200      	movs	r2, #0
 80068fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006900:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006904:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006908:	4642      	mov	r2, r8
 800690a:	464b      	mov	r3, r9
 800690c:	1891      	adds	r1, r2, r2
 800690e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006910:	415b      	adcs	r3, r3
 8006912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006914:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006918:	4641      	mov	r1, r8
 800691a:	1851      	adds	r1, r2, r1
 800691c:	6339      	str	r1, [r7, #48]	@ 0x30
 800691e:	4649      	mov	r1, r9
 8006920:	414b      	adcs	r3, r1
 8006922:	637b      	str	r3, [r7, #52]	@ 0x34
 8006924:	f04f 0200 	mov.w	r2, #0
 8006928:	f04f 0300 	mov.w	r3, #0
 800692c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006930:	4659      	mov	r1, fp
 8006932:	00cb      	lsls	r3, r1, #3
 8006934:	4651      	mov	r1, sl
 8006936:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800693a:	4651      	mov	r1, sl
 800693c:	00ca      	lsls	r2, r1, #3
 800693e:	4610      	mov	r0, r2
 8006940:	4619      	mov	r1, r3
 8006942:	4603      	mov	r3, r0
 8006944:	4642      	mov	r2, r8
 8006946:	189b      	adds	r3, r3, r2
 8006948:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800694c:	464b      	mov	r3, r9
 800694e:	460a      	mov	r2, r1
 8006950:	eb42 0303 	adc.w	r3, r2, r3
 8006954:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006964:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006968:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800696c:	460b      	mov	r3, r1
 800696e:	18db      	adds	r3, r3, r3
 8006970:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006972:	4613      	mov	r3, r2
 8006974:	eb42 0303 	adc.w	r3, r2, r3
 8006978:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800697a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800697e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006982:	f7f9 fc7d 	bl	8000280 <__aeabi_uldivmod>
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	4b0d      	ldr	r3, [pc, #52]	@ (80069c0 <UART_SetConfig+0x2d4>)
 800698c:	fba3 1302 	umull	r1, r3, r3, r2
 8006990:	095b      	lsrs	r3, r3, #5
 8006992:	2164      	movs	r1, #100	@ 0x64
 8006994:	fb01 f303 	mul.w	r3, r1, r3
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	3332      	adds	r3, #50	@ 0x32
 800699e:	4a08      	ldr	r2, [pc, #32]	@ (80069c0 <UART_SetConfig+0x2d4>)
 80069a0:	fba2 2303 	umull	r2, r3, r2, r3
 80069a4:	095b      	lsrs	r3, r3, #5
 80069a6:	f003 0207 	and.w	r2, r3, #7
 80069aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4422      	add	r2, r4
 80069b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069b4:	e106      	b.n	8006bc4 <UART_SetConfig+0x4d8>
 80069b6:	bf00      	nop
 80069b8:	40011000 	.word	0x40011000
 80069bc:	40011400 	.word	0x40011400
 80069c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069c8:	2200      	movs	r2, #0
 80069ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80069ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80069d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80069d6:	4642      	mov	r2, r8
 80069d8:	464b      	mov	r3, r9
 80069da:	1891      	adds	r1, r2, r2
 80069dc:	6239      	str	r1, [r7, #32]
 80069de:	415b      	adcs	r3, r3
 80069e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80069e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069e6:	4641      	mov	r1, r8
 80069e8:	1854      	adds	r4, r2, r1
 80069ea:	4649      	mov	r1, r9
 80069ec:	eb43 0501 	adc.w	r5, r3, r1
 80069f0:	f04f 0200 	mov.w	r2, #0
 80069f4:	f04f 0300 	mov.w	r3, #0
 80069f8:	00eb      	lsls	r3, r5, #3
 80069fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069fe:	00e2      	lsls	r2, r4, #3
 8006a00:	4614      	mov	r4, r2
 8006a02:	461d      	mov	r5, r3
 8006a04:	4643      	mov	r3, r8
 8006a06:	18e3      	adds	r3, r4, r3
 8006a08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a0c:	464b      	mov	r3, r9
 8006a0e:	eb45 0303 	adc.w	r3, r5, r3
 8006a12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a26:	f04f 0200 	mov.w	r2, #0
 8006a2a:	f04f 0300 	mov.w	r3, #0
 8006a2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a32:	4629      	mov	r1, r5
 8006a34:	008b      	lsls	r3, r1, #2
 8006a36:	4621      	mov	r1, r4
 8006a38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a3c:	4621      	mov	r1, r4
 8006a3e:	008a      	lsls	r2, r1, #2
 8006a40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006a44:	f7f9 fc1c 	bl	8000280 <__aeabi_uldivmod>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4b60      	ldr	r3, [pc, #384]	@ (8006bd0 <UART_SetConfig+0x4e4>)
 8006a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8006a52:	095b      	lsrs	r3, r3, #5
 8006a54:	011c      	lsls	r4, r3, #4
 8006a56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a60:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006a64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006a68:	4642      	mov	r2, r8
 8006a6a:	464b      	mov	r3, r9
 8006a6c:	1891      	adds	r1, r2, r2
 8006a6e:	61b9      	str	r1, [r7, #24]
 8006a70:	415b      	adcs	r3, r3
 8006a72:	61fb      	str	r3, [r7, #28]
 8006a74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a78:	4641      	mov	r1, r8
 8006a7a:	1851      	adds	r1, r2, r1
 8006a7c:	6139      	str	r1, [r7, #16]
 8006a7e:	4649      	mov	r1, r9
 8006a80:	414b      	adcs	r3, r1
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	f04f 0200 	mov.w	r2, #0
 8006a88:	f04f 0300 	mov.w	r3, #0
 8006a8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a90:	4659      	mov	r1, fp
 8006a92:	00cb      	lsls	r3, r1, #3
 8006a94:	4651      	mov	r1, sl
 8006a96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a9a:	4651      	mov	r1, sl
 8006a9c:	00ca      	lsls	r2, r1, #3
 8006a9e:	4610      	mov	r0, r2
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	189b      	adds	r3, r3, r2
 8006aa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006aac:	464b      	mov	r3, r9
 8006aae:	460a      	mov	r2, r1
 8006ab0:	eb42 0303 	adc.w	r3, r2, r3
 8006ab4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ac2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006ac4:	f04f 0200 	mov.w	r2, #0
 8006ac8:	f04f 0300 	mov.w	r3, #0
 8006acc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ad0:	4649      	mov	r1, r9
 8006ad2:	008b      	lsls	r3, r1, #2
 8006ad4:	4641      	mov	r1, r8
 8006ad6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ada:	4641      	mov	r1, r8
 8006adc:	008a      	lsls	r2, r1, #2
 8006ade:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006ae2:	f7f9 fbcd 	bl	8000280 <__aeabi_uldivmod>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	460b      	mov	r3, r1
 8006aea:	4611      	mov	r1, r2
 8006aec:	4b38      	ldr	r3, [pc, #224]	@ (8006bd0 <UART_SetConfig+0x4e4>)
 8006aee:	fba3 2301 	umull	r2, r3, r3, r1
 8006af2:	095b      	lsrs	r3, r3, #5
 8006af4:	2264      	movs	r2, #100	@ 0x64
 8006af6:	fb02 f303 	mul.w	r3, r2, r3
 8006afa:	1acb      	subs	r3, r1, r3
 8006afc:	011b      	lsls	r3, r3, #4
 8006afe:	3332      	adds	r3, #50	@ 0x32
 8006b00:	4a33      	ldr	r2, [pc, #204]	@ (8006bd0 <UART_SetConfig+0x4e4>)
 8006b02:	fba2 2303 	umull	r2, r3, r2, r3
 8006b06:	095b      	lsrs	r3, r3, #5
 8006b08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b0c:	441c      	add	r4, r3
 8006b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b12:	2200      	movs	r2, #0
 8006b14:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b16:	677a      	str	r2, [r7, #116]	@ 0x74
 8006b18:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b1c:	4642      	mov	r2, r8
 8006b1e:	464b      	mov	r3, r9
 8006b20:	1891      	adds	r1, r2, r2
 8006b22:	60b9      	str	r1, [r7, #8]
 8006b24:	415b      	adcs	r3, r3
 8006b26:	60fb      	str	r3, [r7, #12]
 8006b28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	1851      	adds	r1, r2, r1
 8006b30:	6039      	str	r1, [r7, #0]
 8006b32:	4649      	mov	r1, r9
 8006b34:	414b      	adcs	r3, r1
 8006b36:	607b      	str	r3, [r7, #4]
 8006b38:	f04f 0200 	mov.w	r2, #0
 8006b3c:	f04f 0300 	mov.w	r3, #0
 8006b40:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b44:	4659      	mov	r1, fp
 8006b46:	00cb      	lsls	r3, r1, #3
 8006b48:	4651      	mov	r1, sl
 8006b4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b4e:	4651      	mov	r1, sl
 8006b50:	00ca      	lsls	r2, r1, #3
 8006b52:	4610      	mov	r0, r2
 8006b54:	4619      	mov	r1, r3
 8006b56:	4603      	mov	r3, r0
 8006b58:	4642      	mov	r2, r8
 8006b5a:	189b      	adds	r3, r3, r2
 8006b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b5e:	464b      	mov	r3, r9
 8006b60:	460a      	mov	r2, r1
 8006b62:	eb42 0303 	adc.w	r3, r2, r3
 8006b66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b72:	667a      	str	r2, [r7, #100]	@ 0x64
 8006b74:	f04f 0200 	mov.w	r2, #0
 8006b78:	f04f 0300 	mov.w	r3, #0
 8006b7c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006b80:	4649      	mov	r1, r9
 8006b82:	008b      	lsls	r3, r1, #2
 8006b84:	4641      	mov	r1, r8
 8006b86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b8a:	4641      	mov	r1, r8
 8006b8c:	008a      	lsls	r2, r1, #2
 8006b8e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006b92:	f7f9 fb75 	bl	8000280 <__aeabi_uldivmod>
 8006b96:	4602      	mov	r2, r0
 8006b98:	460b      	mov	r3, r1
 8006b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bd0 <UART_SetConfig+0x4e4>)
 8006b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8006ba0:	095b      	lsrs	r3, r3, #5
 8006ba2:	2164      	movs	r1, #100	@ 0x64
 8006ba4:	fb01 f303 	mul.w	r3, r1, r3
 8006ba8:	1ad3      	subs	r3, r2, r3
 8006baa:	011b      	lsls	r3, r3, #4
 8006bac:	3332      	adds	r3, #50	@ 0x32
 8006bae:	4a08      	ldr	r2, [pc, #32]	@ (8006bd0 <UART_SetConfig+0x4e4>)
 8006bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb4:	095b      	lsrs	r3, r3, #5
 8006bb6:	f003 020f 	and.w	r2, r3, #15
 8006bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4422      	add	r2, r4
 8006bc2:	609a      	str	r2, [r3, #8]
}
 8006bc4:	bf00      	nop
 8006bc6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bd0:	51eb851f 	.word	0x51eb851f

08006bd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006bd4:	b084      	sub	sp, #16
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b084      	sub	sp, #16
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
 8006bde:	f107 001c 	add.w	r0, r7, #28
 8006be2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006be6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d123      	bne.n	8006c36 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006c16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d105      	bne.n	8006c2a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f001 fae8 	bl	8008200 <USB_CoreReset>
 8006c30:	4603      	mov	r3, r0
 8006c32:	73fb      	strb	r3, [r7, #15]
 8006c34:	e01b      	b.n	8006c6e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f001 fadc 	bl	8008200 <USB_CoreReset>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c4c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d106      	bne.n	8006c62 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c58:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c60:	e005      	b.n	8006c6e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c66:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c6e:	7fbb      	ldrb	r3, [r7, #30]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d10b      	bne.n	8006c8c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f043 0206 	orr.w	r2, r3, #6
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	f043 0220 	orr.w	r2, r3, #32
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c98:	b004      	add	sp, #16
 8006c9a:	4770      	bx	lr

08006c9c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006caa:	79fb      	ldrb	r3, [r7, #7]
 8006cac:	2b02      	cmp	r3, #2
 8006cae:	d165      	bne.n	8006d7c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	4a41      	ldr	r2, [pc, #260]	@ (8006db8 <USB_SetTurnaroundTime+0x11c>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d906      	bls.n	8006cc6 <USB_SetTurnaroundTime+0x2a>
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	4a40      	ldr	r2, [pc, #256]	@ (8006dbc <USB_SetTurnaroundTime+0x120>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d202      	bcs.n	8006cc6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006cc0:	230f      	movs	r3, #15
 8006cc2:	617b      	str	r3, [r7, #20]
 8006cc4:	e062      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	4a3c      	ldr	r2, [pc, #240]	@ (8006dbc <USB_SetTurnaroundTime+0x120>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d306      	bcc.n	8006cdc <USB_SetTurnaroundTime+0x40>
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	4a3b      	ldr	r2, [pc, #236]	@ (8006dc0 <USB_SetTurnaroundTime+0x124>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d202      	bcs.n	8006cdc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006cd6:	230e      	movs	r3, #14
 8006cd8:	617b      	str	r3, [r7, #20]
 8006cda:	e057      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	4a38      	ldr	r2, [pc, #224]	@ (8006dc0 <USB_SetTurnaroundTime+0x124>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d306      	bcc.n	8006cf2 <USB_SetTurnaroundTime+0x56>
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	4a37      	ldr	r2, [pc, #220]	@ (8006dc4 <USB_SetTurnaroundTime+0x128>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d202      	bcs.n	8006cf2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006cec:	230d      	movs	r3, #13
 8006cee:	617b      	str	r3, [r7, #20]
 8006cf0:	e04c      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	4a33      	ldr	r2, [pc, #204]	@ (8006dc4 <USB_SetTurnaroundTime+0x128>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d306      	bcc.n	8006d08 <USB_SetTurnaroundTime+0x6c>
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	4a32      	ldr	r2, [pc, #200]	@ (8006dc8 <USB_SetTurnaroundTime+0x12c>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d802      	bhi.n	8006d08 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006d02:	230c      	movs	r3, #12
 8006d04:	617b      	str	r3, [r7, #20]
 8006d06:	e041      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	4a2f      	ldr	r2, [pc, #188]	@ (8006dc8 <USB_SetTurnaroundTime+0x12c>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d906      	bls.n	8006d1e <USB_SetTurnaroundTime+0x82>
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	4a2e      	ldr	r2, [pc, #184]	@ (8006dcc <USB_SetTurnaroundTime+0x130>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d802      	bhi.n	8006d1e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006d18:	230b      	movs	r3, #11
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	e036      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	4a2a      	ldr	r2, [pc, #168]	@ (8006dcc <USB_SetTurnaroundTime+0x130>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d906      	bls.n	8006d34 <USB_SetTurnaroundTime+0x98>
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	4a29      	ldr	r2, [pc, #164]	@ (8006dd0 <USB_SetTurnaroundTime+0x134>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d802      	bhi.n	8006d34 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006d2e:	230a      	movs	r3, #10
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	e02b      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	4a26      	ldr	r2, [pc, #152]	@ (8006dd0 <USB_SetTurnaroundTime+0x134>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d906      	bls.n	8006d4a <USB_SetTurnaroundTime+0xae>
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	4a25      	ldr	r2, [pc, #148]	@ (8006dd4 <USB_SetTurnaroundTime+0x138>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d202      	bcs.n	8006d4a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006d44:	2309      	movs	r3, #9
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	e020      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	4a21      	ldr	r2, [pc, #132]	@ (8006dd4 <USB_SetTurnaroundTime+0x138>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d306      	bcc.n	8006d60 <USB_SetTurnaroundTime+0xc4>
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	4a20      	ldr	r2, [pc, #128]	@ (8006dd8 <USB_SetTurnaroundTime+0x13c>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d802      	bhi.n	8006d60 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006d5a:	2308      	movs	r3, #8
 8006d5c:	617b      	str	r3, [r7, #20]
 8006d5e:	e015      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	4a1d      	ldr	r2, [pc, #116]	@ (8006dd8 <USB_SetTurnaroundTime+0x13c>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d906      	bls.n	8006d76 <USB_SetTurnaroundTime+0xda>
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006ddc <USB_SetTurnaroundTime+0x140>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d202      	bcs.n	8006d76 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006d70:	2307      	movs	r3, #7
 8006d72:	617b      	str	r3, [r7, #20]
 8006d74:	e00a      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006d76:	2306      	movs	r3, #6
 8006d78:	617b      	str	r3, [r7, #20]
 8006d7a:	e007      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006d7c:	79fb      	ldrb	r3, [r7, #7]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d102      	bne.n	8006d88 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006d82:	2309      	movs	r3, #9
 8006d84:	617b      	str	r3, [r7, #20]
 8006d86:	e001      	b.n	8006d8c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006d88:	2309      	movs	r3, #9
 8006d8a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	68da      	ldr	r2, [r3, #12]
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	029b      	lsls	r3, r3, #10
 8006da0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006da4:	431a      	orrs	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	371c      	adds	r7, #28
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr
 8006db8:	00d8acbf 	.word	0x00d8acbf
 8006dbc:	00e4e1c0 	.word	0x00e4e1c0
 8006dc0:	00f42400 	.word	0x00f42400
 8006dc4:	01067380 	.word	0x01067380
 8006dc8:	011a499f 	.word	0x011a499f
 8006dcc:	01312cff 	.word	0x01312cff
 8006dd0:	014ca43f 	.word	0x014ca43f
 8006dd4:	016e3600 	.word	0x016e3600
 8006dd8:	01a6ab1f 	.word	0x01a6ab1f
 8006ddc:	01e84800 	.word	0x01e84800

08006de0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	f043 0201 	orr.w	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b083      	sub	sp, #12
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	f023 0201 	bic.w	r2, r3, #1
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e16:	2300      	movs	r3, #0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e40:	78fb      	ldrb	r3, [r7, #3]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d115      	bne.n	8006e72 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e52:	200a      	movs	r0, #10
 8006e54:	f7fa fe98 	bl	8001b88 <HAL_Delay>
      ms += 10U;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	330a      	adds	r3, #10
 8006e5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f001 f93f 	bl	80080e2 <USB_GetMode>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d01e      	beq.n	8006ea8 <USB_SetCurrentMode+0x84>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e6e:	d9f0      	bls.n	8006e52 <USB_SetCurrentMode+0x2e>
 8006e70:	e01a      	b.n	8006ea8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e72:	78fb      	ldrb	r3, [r7, #3]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d115      	bne.n	8006ea4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e84:	200a      	movs	r0, #10
 8006e86:	f7fa fe7f 	bl	8001b88 <HAL_Delay>
      ms += 10U;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	330a      	adds	r3, #10
 8006e8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f001 f926 	bl	80080e2 <USB_GetMode>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d005      	beq.n	8006ea8 <USB_SetCurrentMode+0x84>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ea0:	d9f0      	bls.n	8006e84 <USB_SetCurrentMode+0x60>
 8006ea2:	e001      	b.n	8006ea8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e005      	b.n	8006eb4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2bc8      	cmp	r3, #200	@ 0xc8
 8006eac:	d101      	bne.n	8006eb2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e000      	b.n	8006eb4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ebc:	b084      	sub	sp, #16
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b086      	sub	sp, #24
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
 8006ec6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006eca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	613b      	str	r3, [r7, #16]
 8006eda:	e009      	b.n	8006ef0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	3340      	adds	r3, #64	@ 0x40
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4413      	add	r3, r2
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	3301      	adds	r3, #1
 8006eee:	613b      	str	r3, [r7, #16]
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	2b0e      	cmp	r3, #14
 8006ef4:	d9f2      	bls.n	8006edc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006ef6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d11c      	bne.n	8006f38 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f0c:	f043 0302 	orr.w	r3, r3, #2
 8006f10:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f16:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f22:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f36:	e00b      	b.n	8006f50 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f48:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f56:	461a      	mov	r2, r3
 8006f58:	2300      	movs	r3, #0
 8006f5a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f5c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d10d      	bne.n	8006f80 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d104      	bne.n	8006f76 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 f968 	bl	8007244 <USB_SetDevSpeed>
 8006f74:	e008      	b.n	8006f88 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006f76:	2101      	movs	r1, #1
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f963 	bl	8007244 <USB_SetDevSpeed>
 8006f7e:	e003      	b.n	8006f88 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006f80:	2103      	movs	r1, #3
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f95e 	bl	8007244 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f88:	2110      	movs	r1, #16
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f8fa 	bl	8007184 <USB_FlushTxFifo>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d001      	beq.n	8006f9a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f924 	bl	80071e8 <USB_FlushRxFifo>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d001      	beq.n	8006faa <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fc8:	461a      	mov	r2, r3
 8006fca:	2300      	movs	r3, #0
 8006fcc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fce:	2300      	movs	r3, #0
 8006fd0:	613b      	str	r3, [r7, #16]
 8006fd2:	e043      	b.n	800705c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fe6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fea:	d118      	bne.n	800701e <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10a      	bne.n	8007008 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	015a      	lsls	r2, r3, #5
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ffe:	461a      	mov	r2, r3
 8007000:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007004:	6013      	str	r3, [r2, #0]
 8007006:	e013      	b.n	8007030 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	015a      	lsls	r2, r3, #5
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	4413      	add	r3, r2
 8007010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007014:	461a      	mov	r2, r3
 8007016:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800701a:	6013      	str	r3, [r2, #0]
 800701c:	e008      	b.n	8007030 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800702a:	461a      	mov	r2, r3
 800702c:	2300      	movs	r3, #0
 800702e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800703c:	461a      	mov	r2, r3
 800703e:	2300      	movs	r3, #0
 8007040:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	015a      	lsls	r2, r3, #5
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	4413      	add	r3, r2
 800704a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800704e:	461a      	mov	r2, r3
 8007050:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007054:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	3301      	adds	r3, #1
 800705a:	613b      	str	r3, [r7, #16]
 800705c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007060:	461a      	mov	r2, r3
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	4293      	cmp	r3, r2
 8007066:	d3b5      	bcc.n	8006fd4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007068:	2300      	movs	r3, #0
 800706a:	613b      	str	r3, [r7, #16]
 800706c:	e043      	b.n	80070f6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	015a      	lsls	r2, r3, #5
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	4413      	add	r3, r2
 8007076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007080:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007084:	d118      	bne.n	80070b8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d10a      	bne.n	80070a2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	015a      	lsls	r2, r3, #5
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	4413      	add	r3, r2
 8007094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007098:	461a      	mov	r2, r3
 800709a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800709e:	6013      	str	r3, [r2, #0]
 80070a0:	e013      	b.n	80070ca <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	015a      	lsls	r2, r3, #5
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	4413      	add	r3, r2
 80070aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ae:	461a      	mov	r2, r3
 80070b0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	e008      	b.n	80070ca <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070c4:	461a      	mov	r2, r3
 80070c6:	2300      	movs	r3, #0
 80070c8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	015a      	lsls	r2, r3, #5
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	4413      	add	r3, r2
 80070d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d6:	461a      	mov	r2, r3
 80070d8:	2300      	movs	r3, #0
 80070da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	015a      	lsls	r2, r3, #5
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4413      	add	r3, r2
 80070e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e8:	461a      	mov	r2, r3
 80070ea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070ee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	3301      	adds	r3, #1
 80070f4:	613b      	str	r3, [r7, #16]
 80070f6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80070fa:	461a      	mov	r2, r3
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	4293      	cmp	r3, r2
 8007100:	d3b5      	bcc.n	800706e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007110:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007114:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2200      	movs	r2, #0
 800711a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007122:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007124:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007128:	2b00      	cmp	r3, #0
 800712a:	d105      	bne.n	8007138 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	699b      	ldr	r3, [r3, #24]
 8007130:	f043 0210 	orr.w	r2, r3, #16
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	699a      	ldr	r2, [r3, #24]
 800713c:	4b10      	ldr	r3, [pc, #64]	@ (8007180 <USB_DevInit+0x2c4>)
 800713e:	4313      	orrs	r3, r2
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007144:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007148:	2b00      	cmp	r3, #0
 800714a:	d005      	beq.n	8007158 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	f043 0208 	orr.w	r2, r3, #8
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007158:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800715c:	2b01      	cmp	r3, #1
 800715e:	d107      	bne.n	8007170 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007168:	f043 0304 	orr.w	r3, r3, #4
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007170:	7dfb      	ldrb	r3, [r7, #23]
}
 8007172:	4618      	mov	r0, r3
 8007174:	3718      	adds	r7, #24
 8007176:	46bd      	mov	sp, r7
 8007178:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800717c:	b004      	add	sp, #16
 800717e:	4770      	bx	lr
 8007180:	803c3800 	.word	0x803c3800

08007184 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800718e:	2300      	movs	r3, #0
 8007190:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	3301      	adds	r3, #1
 8007196:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800719e:	d901      	bls.n	80071a4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e01b      	b.n	80071dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	691b      	ldr	r3, [r3, #16]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	daf2      	bge.n	8007192 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071ac:	2300      	movs	r3, #0
 80071ae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	019b      	lsls	r3, r3, #6
 80071b4:	f043 0220 	orr.w	r2, r3, #32
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	3301      	adds	r3, #1
 80071c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071c8:	d901      	bls.n	80071ce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e006      	b.n	80071dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	f003 0320 	and.w	r3, r3, #32
 80071d6:	2b20      	cmp	r3, #32
 80071d8:	d0f0      	beq.n	80071bc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80071f0:	2300      	movs	r3, #0
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3301      	adds	r3, #1
 80071f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007200:	d901      	bls.n	8007206 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e018      	b.n	8007238 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2b00      	cmp	r3, #0
 800720c:	daf2      	bge.n	80071f4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800720e:	2300      	movs	r3, #0
 8007210:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2210      	movs	r2, #16
 8007216:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	3301      	adds	r3, #1
 800721c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007224:	d901      	bls.n	800722a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e006      	b.n	8007238 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	f003 0310 	and.w	r3, r3, #16
 8007232:	2b10      	cmp	r3, #16
 8007234:	d0f0      	beq.n	8007218 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	3714      	adds	r7, #20
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	460b      	mov	r3, r1
 800724e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	78fb      	ldrb	r3, [r7, #3]
 800725e:	68f9      	ldr	r1, [r7, #12]
 8007260:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007264:	4313      	orrs	r3, r2
 8007266:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007268:	2300      	movs	r3, #0
}
 800726a:	4618      	mov	r0, r3
 800726c:	3714      	adds	r7, #20
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr

08007276 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007276:	b480      	push	{r7}
 8007278:	b087      	sub	sp, #28
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	f003 0306 	and.w	r3, r3, #6
 800728e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d102      	bne.n	800729c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007296:	2300      	movs	r3, #0
 8007298:	75fb      	strb	r3, [r7, #23]
 800729a:	e00a      	b.n	80072b2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d002      	beq.n	80072a8 <USB_GetDevSpeed+0x32>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2b06      	cmp	r3, #6
 80072a6:	d102      	bne.n	80072ae <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80072a8:	2302      	movs	r3, #2
 80072aa:	75fb      	strb	r3, [r7, #23]
 80072ac:	e001      	b.n	80072b2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80072ae:	230f      	movs	r3, #15
 80072b0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80072b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	371c      	adds	r7, #28
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	785b      	ldrb	r3, [r3, #1]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d13a      	bne.n	8007352 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072e2:	69da      	ldr	r2, [r3, #28]
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	f003 030f 	and.w	r3, r3, #15
 80072ec:	2101      	movs	r1, #1
 80072ee:	fa01 f303 	lsl.w	r3, r1, r3
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	68f9      	ldr	r1, [r7, #12]
 80072f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072fa:	4313      	orrs	r3, r2
 80072fc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	015a      	lsls	r2, r3, #5
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4413      	add	r3, r2
 8007306:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d155      	bne.n	80073c0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	015a      	lsls	r2, r3, #5
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	4413      	add	r3, r2
 800731c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	791b      	ldrb	r3, [r3, #4]
 800732e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007330:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	059b      	lsls	r3, r3, #22
 8007336:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007338:	4313      	orrs	r3, r2
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	0151      	lsls	r1, r2, #5
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	440a      	add	r2, r1
 8007342:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800734a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	e036      	b.n	80073c0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007358:	69da      	ldr	r2, [r3, #28]
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	781b      	ldrb	r3, [r3, #0]
 800735e:	f003 030f 	and.w	r3, r3, #15
 8007362:	2101      	movs	r1, #1
 8007364:	fa01 f303 	lsl.w	r3, r1, r3
 8007368:	041b      	lsls	r3, r3, #16
 800736a:	68f9      	ldr	r1, [r7, #12]
 800736c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007370:	4313      	orrs	r3, r2
 8007372:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	015a      	lsls	r2, r3, #5
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	4413      	add	r3, r2
 800737c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d11a      	bne.n	80073c0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	015a      	lsls	r2, r3, #5
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4413      	add	r3, r2
 8007392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	791b      	ldrb	r3, [r3, #4]
 80073a4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80073a6:	430b      	orrs	r3, r1
 80073a8:	4313      	orrs	r3, r2
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	0151      	lsls	r1, r2, #5
 80073ae:	68fa      	ldr	r2, [r7, #12]
 80073b0:	440a      	add	r2, r1
 80073b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073be:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3714      	adds	r7, #20
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
	...

080073d0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	785b      	ldrb	r3, [r3, #1]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d161      	bne.n	80074b0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007402:	d11f      	bne.n	8007444 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	015a      	lsls	r2, r3, #5
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	4413      	add	r3, r2
 800740c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	0151      	lsls	r1, r2, #5
 8007416:	68fa      	ldr	r2, [r7, #12]
 8007418:	440a      	add	r2, r1
 800741a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800741e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007422:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	015a      	lsls	r2, r3, #5
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	4413      	add	r3, r2
 800742c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	0151      	lsls	r1, r2, #5
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	440a      	add	r2, r1
 800743a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800743e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007442:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800744a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	f003 030f 	and.w	r3, r3, #15
 8007454:	2101      	movs	r1, #1
 8007456:	fa01 f303 	lsl.w	r3, r1, r3
 800745a:	b29b      	uxth	r3, r3
 800745c:	43db      	mvns	r3, r3
 800745e:	68f9      	ldr	r1, [r7, #12]
 8007460:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007464:	4013      	ands	r3, r2
 8007466:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800746e:	69da      	ldr	r2, [r3, #28]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	f003 030f 	and.w	r3, r3, #15
 8007478:	2101      	movs	r1, #1
 800747a:	fa01 f303 	lsl.w	r3, r1, r3
 800747e:	b29b      	uxth	r3, r3
 8007480:	43db      	mvns	r3, r3
 8007482:	68f9      	ldr	r1, [r7, #12]
 8007484:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007488:	4013      	ands	r3, r2
 800748a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	015a      	lsls	r2, r3, #5
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	4413      	add	r3, r2
 8007494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	0159      	lsls	r1, r3, #5
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	440b      	add	r3, r1
 80074a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074a6:	4619      	mov	r1, r3
 80074a8:	4b35      	ldr	r3, [pc, #212]	@ (8007580 <USB_DeactivateEndpoint+0x1b0>)
 80074aa:	4013      	ands	r3, r2
 80074ac:	600b      	str	r3, [r1, #0]
 80074ae:	e060      	b.n	8007572 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	015a      	lsls	r2, r3, #5
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	4413      	add	r3, r2
 80074b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074c6:	d11f      	bne.n	8007508 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	015a      	lsls	r2, r3, #5
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	4413      	add	r3, r2
 80074d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68ba      	ldr	r2, [r7, #8]
 80074d8:	0151      	lsls	r1, r2, #5
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	440a      	add	r2, r1
 80074de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074e6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	015a      	lsls	r2, r3, #5
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	4413      	add	r3, r2
 80074f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	0151      	lsls	r1, r2, #5
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	440a      	add	r2, r1
 80074fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007502:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007506:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800750e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	f003 030f 	and.w	r3, r3, #15
 8007518:	2101      	movs	r1, #1
 800751a:	fa01 f303 	lsl.w	r3, r1, r3
 800751e:	041b      	lsls	r3, r3, #16
 8007520:	43db      	mvns	r3, r3
 8007522:	68f9      	ldr	r1, [r7, #12]
 8007524:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007528:	4013      	ands	r3, r2
 800752a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007532:	69da      	ldr	r2, [r3, #28]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	f003 030f 	and.w	r3, r3, #15
 800753c:	2101      	movs	r1, #1
 800753e:	fa01 f303 	lsl.w	r3, r1, r3
 8007542:	041b      	lsls	r3, r3, #16
 8007544:	43db      	mvns	r3, r3
 8007546:	68f9      	ldr	r1, [r7, #12]
 8007548:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800754c:	4013      	ands	r3, r2
 800754e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	015a      	lsls	r2, r3, #5
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	4413      	add	r3, r2
 8007558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	0159      	lsls	r1, r3, #5
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	440b      	add	r3, r1
 8007566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800756a:	4619      	mov	r1, r3
 800756c:	4b05      	ldr	r3, [pc, #20]	@ (8007584 <USB_DeactivateEndpoint+0x1b4>)
 800756e:	4013      	ands	r3, r2
 8007570:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr
 8007580:	ec337800 	.word	0xec337800
 8007584:	eff37800 	.word	0xeff37800

08007588 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b08a      	sub	sp, #40	@ 0x28
 800758c:	af02      	add	r7, sp, #8
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	4613      	mov	r3, r2
 8007594:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	785b      	ldrb	r3, [r3, #1]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	f040 817f 	bne.w	80078a8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d132      	bne.n	8007618 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	015a      	lsls	r2, r3, #5
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	4413      	add	r3, r2
 80075ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	69ba      	ldr	r2, [r7, #24]
 80075c2:	0151      	lsls	r1, r2, #5
 80075c4:	69fa      	ldr	r2, [r7, #28]
 80075c6:	440a      	add	r2, r1
 80075c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075cc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80075d0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80075d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	015a      	lsls	r2, r3, #5
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	4413      	add	r3, r2
 80075de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	69ba      	ldr	r2, [r7, #24]
 80075e6:	0151      	lsls	r1, r2, #5
 80075e8:	69fa      	ldr	r2, [r7, #28]
 80075ea:	440a      	add	r2, r1
 80075ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	015a      	lsls	r2, r3, #5
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	0151      	lsls	r1, r2, #5
 8007608:	69fa      	ldr	r2, [r7, #28]
 800760a:	440a      	add	r2, r1
 800760c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007610:	0cdb      	lsrs	r3, r3, #19
 8007612:	04db      	lsls	r3, r3, #19
 8007614:	6113      	str	r3, [r2, #16]
 8007616:	e097      	b.n	8007748 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007618:	69bb      	ldr	r3, [r7, #24]
 800761a:	015a      	lsls	r2, r3, #5
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	4413      	add	r3, r2
 8007620:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	69ba      	ldr	r2, [r7, #24]
 8007628:	0151      	lsls	r1, r2, #5
 800762a:	69fa      	ldr	r2, [r7, #28]
 800762c:	440a      	add	r2, r1
 800762e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007632:	0cdb      	lsrs	r3, r3, #19
 8007634:	04db      	lsls	r3, r3, #19
 8007636:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	015a      	lsls	r2, r3, #5
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	4413      	add	r3, r2
 8007640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	69ba      	ldr	r2, [r7, #24]
 8007648:	0151      	lsls	r1, r2, #5
 800764a:	69fa      	ldr	r2, [r7, #28]
 800764c:	440a      	add	r2, r1
 800764e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007652:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007656:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800765a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d11a      	bne.n	8007698 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	691a      	ldr	r2, [r3, #16]
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	429a      	cmp	r2, r3
 800766c:	d903      	bls.n	8007676 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	689a      	ldr	r2, [r3, #8]
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	015a      	lsls	r2, r3, #5
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	4413      	add	r3, r2
 800767e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	69ba      	ldr	r2, [r7, #24]
 8007686:	0151      	lsls	r1, r2, #5
 8007688:	69fa      	ldr	r2, [r7, #28]
 800768a:	440a      	add	r2, r1
 800768c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007690:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007694:	6113      	str	r3, [r2, #16]
 8007696:	e044      	b.n	8007722 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	691a      	ldr	r2, [r3, #16]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	4413      	add	r3, r2
 80076a2:	1e5a      	subs	r2, r3, #1
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076ac:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	015a      	lsls	r2, r3, #5
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	4413      	add	r3, r2
 80076b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ba:	691a      	ldr	r2, [r3, #16]
 80076bc:	8afb      	ldrh	r3, [r7, #22]
 80076be:	04d9      	lsls	r1, r3, #19
 80076c0:	4ba4      	ldr	r3, [pc, #656]	@ (8007954 <USB_EPStartXfer+0x3cc>)
 80076c2:	400b      	ands	r3, r1
 80076c4:	69b9      	ldr	r1, [r7, #24]
 80076c6:	0148      	lsls	r0, r1, #5
 80076c8:	69f9      	ldr	r1, [r7, #28]
 80076ca:	4401      	add	r1, r0
 80076cc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076d0:	4313      	orrs	r3, r2
 80076d2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	791b      	ldrb	r3, [r3, #4]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d122      	bne.n	8007722 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	015a      	lsls	r2, r3, #5
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	4413      	add	r3, r2
 80076e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	69ba      	ldr	r2, [r7, #24]
 80076ec:	0151      	lsls	r1, r2, #5
 80076ee:	69fa      	ldr	r2, [r7, #28]
 80076f0:	440a      	add	r2, r1
 80076f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076f6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80076fa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	015a      	lsls	r2, r3, #5
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	4413      	add	r3, r2
 8007704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007708:	691a      	ldr	r2, [r3, #16]
 800770a:	8afb      	ldrh	r3, [r7, #22]
 800770c:	075b      	lsls	r3, r3, #29
 800770e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007712:	69b9      	ldr	r1, [r7, #24]
 8007714:	0148      	lsls	r0, r1, #5
 8007716:	69f9      	ldr	r1, [r7, #28]
 8007718:	4401      	add	r1, r0
 800771a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800771e:	4313      	orrs	r3, r2
 8007720:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	4413      	add	r3, r2
 800772a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800772e:	691a      	ldr	r2, [r3, #16]
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	691b      	ldr	r3, [r3, #16]
 8007734:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007738:	69b9      	ldr	r1, [r7, #24]
 800773a:	0148      	lsls	r0, r1, #5
 800773c:	69f9      	ldr	r1, [r7, #28]
 800773e:	4401      	add	r1, r0
 8007740:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007744:	4313      	orrs	r3, r2
 8007746:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007748:	79fb      	ldrb	r3, [r7, #7]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d14b      	bne.n	80077e6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	69db      	ldr	r3, [r3, #28]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d009      	beq.n	800776a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	015a      	lsls	r2, r3, #5
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	4413      	add	r3, r2
 800775e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007762:	461a      	mov	r2, r3
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	69db      	ldr	r3, [r3, #28]
 8007768:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	791b      	ldrb	r3, [r3, #4]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d128      	bne.n	80077c4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800777e:	2b00      	cmp	r3, #0
 8007780:	d110      	bne.n	80077a4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	015a      	lsls	r2, r3, #5
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	69ba      	ldr	r2, [r7, #24]
 8007792:	0151      	lsls	r1, r2, #5
 8007794:	69fa      	ldr	r2, [r7, #28]
 8007796:	440a      	add	r2, r1
 8007798:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800779c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077a0:	6013      	str	r3, [r2, #0]
 80077a2:	e00f      	b.n	80077c4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	015a      	lsls	r2, r3, #5
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	4413      	add	r3, r2
 80077ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	69ba      	ldr	r2, [r7, #24]
 80077b4:	0151      	lsls	r1, r2, #5
 80077b6:	69fa      	ldr	r2, [r7, #28]
 80077b8:	440a      	add	r2, r1
 80077ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077c2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	015a      	lsls	r2, r3, #5
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	4413      	add	r3, r2
 80077cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	69ba      	ldr	r2, [r7, #24]
 80077d4:	0151      	lsls	r1, r2, #5
 80077d6:	69fa      	ldr	r2, [r7, #28]
 80077d8:	440a      	add	r2, r1
 80077da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077de:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	e166      	b.n	8007ab4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	015a      	lsls	r2, r3, #5
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	4413      	add	r3, r2
 80077ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	69ba      	ldr	r2, [r7, #24]
 80077f6:	0151      	lsls	r1, r2, #5
 80077f8:	69fa      	ldr	r2, [r7, #28]
 80077fa:	440a      	add	r2, r1
 80077fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007800:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007804:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	791b      	ldrb	r3, [r3, #4]
 800780a:	2b01      	cmp	r3, #1
 800780c:	d015      	beq.n	800783a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	2b00      	cmp	r3, #0
 8007814:	f000 814e 	beq.w	8007ab4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800781e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	2101      	movs	r1, #1
 800782a:	fa01 f303 	lsl.w	r3, r1, r3
 800782e:	69f9      	ldr	r1, [r7, #28]
 8007830:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007834:	4313      	orrs	r3, r2
 8007836:	634b      	str	r3, [r1, #52]	@ 0x34
 8007838:	e13c      	b.n	8007ab4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800783a:	69fb      	ldr	r3, [r7, #28]
 800783c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007846:	2b00      	cmp	r3, #0
 8007848:	d110      	bne.n	800786c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	015a      	lsls	r2, r3, #5
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	4413      	add	r3, r2
 8007852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	69ba      	ldr	r2, [r7, #24]
 800785a:	0151      	lsls	r1, r2, #5
 800785c:	69fa      	ldr	r2, [r7, #28]
 800785e:	440a      	add	r2, r1
 8007860:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007864:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007868:	6013      	str	r3, [r2, #0]
 800786a:	e00f      	b.n	800788c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800786c:	69bb      	ldr	r3, [r7, #24]
 800786e:	015a      	lsls	r2, r3, #5
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	4413      	add	r3, r2
 8007874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	69ba      	ldr	r2, [r7, #24]
 800787c:	0151      	lsls	r1, r2, #5
 800787e:	69fa      	ldr	r2, [r7, #28]
 8007880:	440a      	add	r2, r1
 8007882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007886:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800788a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	68d9      	ldr	r1, [r3, #12]
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	781a      	ldrb	r2, [r3, #0]
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	b298      	uxth	r0, r3
 800789a:	79fb      	ldrb	r3, [r7, #7]
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	4603      	mov	r3, r0
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f000 f9b9 	bl	8007c18 <USB_WritePacket>
 80078a6:	e105      	b.n	8007ab4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	015a      	lsls	r2, r3, #5
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	4413      	add	r3, r2
 80078b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	69ba      	ldr	r2, [r7, #24]
 80078b8:	0151      	lsls	r1, r2, #5
 80078ba:	69fa      	ldr	r2, [r7, #28]
 80078bc:	440a      	add	r2, r1
 80078be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078c2:	0cdb      	lsrs	r3, r3, #19
 80078c4:	04db      	lsls	r3, r3, #19
 80078c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80078c8:	69bb      	ldr	r3, [r7, #24]
 80078ca:	015a      	lsls	r2, r3, #5
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	4413      	add	r3, r2
 80078d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	69ba      	ldr	r2, [r7, #24]
 80078d8:	0151      	lsls	r1, r2, #5
 80078da:	69fa      	ldr	r2, [r7, #28]
 80078dc:	440a      	add	r2, r1
 80078de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078e2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80078e6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80078ea:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d132      	bne.n	8007958 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d003      	beq.n	8007902 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	689a      	ldr	r2, [r3, #8]
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	689a      	ldr	r2, [r3, #8]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	015a      	lsls	r2, r3, #5
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	4413      	add	r3, r2
 8007912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007916:	691a      	ldr	r2, [r3, #16]
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	6a1b      	ldr	r3, [r3, #32]
 800791c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007920:	69b9      	ldr	r1, [r7, #24]
 8007922:	0148      	lsls	r0, r1, #5
 8007924:	69f9      	ldr	r1, [r7, #28]
 8007926:	4401      	add	r1, r0
 8007928:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800792c:	4313      	orrs	r3, r2
 800792e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	015a      	lsls	r2, r3, #5
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	4413      	add	r3, r2
 8007938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	69ba      	ldr	r2, [r7, #24]
 8007940:	0151      	lsls	r1, r2, #5
 8007942:	69fa      	ldr	r2, [r7, #28]
 8007944:	440a      	add	r2, r1
 8007946:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800794a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800794e:	6113      	str	r3, [r2, #16]
 8007950:	e062      	b.n	8007a18 <USB_EPStartXfer+0x490>
 8007952:	bf00      	nop
 8007954:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d123      	bne.n	80079a8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4413      	add	r3, r2
 8007968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800796c:	691a      	ldr	r2, [r3, #16]
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007976:	69b9      	ldr	r1, [r7, #24]
 8007978:	0148      	lsls	r0, r1, #5
 800797a:	69f9      	ldr	r1, [r7, #28]
 800797c:	4401      	add	r1, r0
 800797e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007982:	4313      	orrs	r3, r2
 8007984:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	015a      	lsls	r2, r3, #5
 800798a:	69fb      	ldr	r3, [r7, #28]
 800798c:	4413      	add	r3, r2
 800798e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	69ba      	ldr	r2, [r7, #24]
 8007996:	0151      	lsls	r1, r2, #5
 8007998:	69fa      	ldr	r2, [r7, #28]
 800799a:	440a      	add	r2, r1
 800799c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079a4:	6113      	str	r3, [r2, #16]
 80079a6:	e037      	b.n	8007a18 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	691a      	ldr	r2, [r3, #16]
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	4413      	add	r3, r2
 80079b2:	1e5a      	subs	r2, r3, #1
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079bc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	8afa      	ldrh	r2, [r7, #22]
 80079c4:	fb03 f202 	mul.w	r2, r3, r2
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d8:	691a      	ldr	r2, [r3, #16]
 80079da:	8afb      	ldrh	r3, [r7, #22]
 80079dc:	04d9      	lsls	r1, r3, #19
 80079de:	4b38      	ldr	r3, [pc, #224]	@ (8007ac0 <USB_EPStartXfer+0x538>)
 80079e0:	400b      	ands	r3, r1
 80079e2:	69b9      	ldr	r1, [r7, #24]
 80079e4:	0148      	lsls	r0, r1, #5
 80079e6:	69f9      	ldr	r1, [r7, #28]
 80079e8:	4401      	add	r1, r0
 80079ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079ee:	4313      	orrs	r3, r2
 80079f0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079fe:	691a      	ldr	r2, [r3, #16]
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	6a1b      	ldr	r3, [r3, #32]
 8007a04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a08:	69b9      	ldr	r1, [r7, #24]
 8007a0a:	0148      	lsls	r0, r1, #5
 8007a0c:	69f9      	ldr	r1, [r7, #28]
 8007a0e:	4401      	add	r1, r0
 8007a10:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a14:	4313      	orrs	r3, r2
 8007a16:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007a18:	79fb      	ldrb	r3, [r7, #7]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d10d      	bne.n	8007a3a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d009      	beq.n	8007a3a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	68d9      	ldr	r1, [r3, #12]
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	015a      	lsls	r2, r3, #5
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	4413      	add	r3, r2
 8007a32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a36:	460a      	mov	r2, r1
 8007a38:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	791b      	ldrb	r3, [r3, #4]
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d128      	bne.n	8007a94 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d110      	bne.n	8007a74 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	015a      	lsls	r2, r3, #5
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	4413      	add	r3, r2
 8007a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	69ba      	ldr	r2, [r7, #24]
 8007a62:	0151      	lsls	r1, r2, #5
 8007a64:	69fa      	ldr	r2, [r7, #28]
 8007a66:	440a      	add	r2, r1
 8007a68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a70:	6013      	str	r3, [r2, #0]
 8007a72:	e00f      	b.n	8007a94 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	015a      	lsls	r2, r3, #5
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	69ba      	ldr	r2, [r7, #24]
 8007a84:	0151      	lsls	r1, r2, #5
 8007a86:	69fa      	ldr	r2, [r7, #28]
 8007a88:	440a      	add	r2, r1
 8007a8a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a92:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	015a      	lsls	r2, r3, #5
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	69ba      	ldr	r2, [r7, #24]
 8007aa4:	0151      	lsls	r1, r2, #5
 8007aa6:	69fa      	ldr	r2, [r7, #28]
 8007aa8:	440a      	add	r2, r1
 8007aaa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007aae:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007ab2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ab4:	2300      	movs	r3, #0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3720      	adds	r7, #32
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	1ff80000 	.word	0x1ff80000

08007ac4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b087      	sub	sp, #28
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	785b      	ldrb	r3, [r3, #1]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d14a      	bne.n	8007b78 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	015a      	lsls	r2, r3, #5
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	4413      	add	r3, r2
 8007aec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007af6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007afa:	f040 8086 	bne.w	8007c0a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	7812      	ldrb	r2, [r2, #0]
 8007b12:	0151      	lsls	r1, r2, #5
 8007b14:	693a      	ldr	r2, [r7, #16]
 8007b16:	440a      	add	r2, r1
 8007b18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b1c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b20:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	015a      	lsls	r2, r3, #5
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	683a      	ldr	r2, [r7, #0]
 8007b34:	7812      	ldrb	r2, [r2, #0]
 8007b36:	0151      	lsls	r1, r2, #5
 8007b38:	693a      	ldr	r2, [r7, #16]
 8007b3a:	440a      	add	r2, r1
 8007b3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b44:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d902      	bls.n	8007b5c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	75fb      	strb	r3, [r7, #23]
          break;
 8007b5a:	e056      	b.n	8007c0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	015a      	lsls	r2, r3, #5
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	4413      	add	r3, r2
 8007b66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b74:	d0e7      	beq.n	8007b46 <USB_EPStopXfer+0x82>
 8007b76:	e048      	b.n	8007c0a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	015a      	lsls	r2, r3, #5
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	4413      	add	r3, r2
 8007b82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b90:	d13b      	bne.n	8007c0a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	015a      	lsls	r2, r3, #5
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	683a      	ldr	r2, [r7, #0]
 8007ba4:	7812      	ldrb	r2, [r2, #0]
 8007ba6:	0151      	lsls	r1, r2, #5
 8007ba8:	693a      	ldr	r2, [r7, #16]
 8007baa:	440a      	add	r2, r1
 8007bac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bb0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007bb4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	015a      	lsls	r2, r3, #5
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	683a      	ldr	r2, [r7, #0]
 8007bc8:	7812      	ldrb	r2, [r2, #0]
 8007bca:	0151      	lsls	r1, r2, #5
 8007bcc:	693a      	ldr	r2, [r7, #16]
 8007bce:	440a      	add	r2, r1
 8007bd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bd8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d902      	bls.n	8007bf0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	75fb      	strb	r3, [r7, #23]
          break;
 8007bee:	e00c      	b.n	8007c0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	781b      	ldrb	r3, [r3, #0]
 8007bf4:	015a      	lsls	r2, r3, #5
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c08:	d0e7      	beq.n	8007bda <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	371c      	adds	r7, #28
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b089      	sub	sp, #36	@ 0x24
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	4611      	mov	r1, r2
 8007c24:	461a      	mov	r2, r3
 8007c26:	460b      	mov	r3, r1
 8007c28:	71fb      	strb	r3, [r7, #7]
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007c36:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d123      	bne.n	8007c86 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007c3e:	88bb      	ldrh	r3, [r7, #4]
 8007c40:	3303      	adds	r3, #3
 8007c42:	089b      	lsrs	r3, r3, #2
 8007c44:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007c46:	2300      	movs	r3, #0
 8007c48:	61bb      	str	r3, [r7, #24]
 8007c4a:	e018      	b.n	8007c7e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007c4c:	79fb      	ldrb	r3, [r7, #7]
 8007c4e:	031a      	lsls	r2, r3, #12
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	4413      	add	r3, r2
 8007c54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c58:	461a      	mov	r2, r3
 8007c5a:	69fb      	ldr	r3, [r7, #28]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	3301      	adds	r3, #1
 8007c64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	3301      	adds	r3, #1
 8007c6a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	3301      	adds	r3, #1
 8007c70:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c72:	69fb      	ldr	r3, [r7, #28]
 8007c74:	3301      	adds	r3, #1
 8007c76:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	61bb      	str	r3, [r7, #24]
 8007c7e:	69ba      	ldr	r2, [r7, #24]
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d3e2      	bcc.n	8007c4c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3724      	adds	r7, #36	@ 0x24
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b08b      	sub	sp, #44	@ 0x2c
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007caa:	88fb      	ldrh	r3, [r7, #6]
 8007cac:	089b      	lsrs	r3, r3, #2
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007cb2:	88fb      	ldrh	r3, [r7, #6]
 8007cb4:	f003 0303 	and.w	r3, r3, #3
 8007cb8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007cba:	2300      	movs	r3, #0
 8007cbc:	623b      	str	r3, [r7, #32]
 8007cbe:	e014      	b.n	8007cea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cca:	601a      	str	r2, [r3, #0]
    pDest++;
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cce:	3301      	adds	r3, #1
 8007cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cda:	3301      	adds	r3, #1
 8007cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007ce4:	6a3b      	ldr	r3, [r7, #32]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	623b      	str	r3, [r7, #32]
 8007cea:	6a3a      	ldr	r2, [r7, #32]
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d3e6      	bcc.n	8007cc0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007cf2:	8bfb      	ldrh	r3, [r7, #30]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d01e      	beq.n	8007d36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d02:	461a      	mov	r2, r3
 8007d04:	f107 0310 	add.w	r3, r7, #16
 8007d08:	6812      	ldr	r2, [r2, #0]
 8007d0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	6a3b      	ldr	r3, [r7, #32]
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	00db      	lsls	r3, r3, #3
 8007d14:	fa22 f303 	lsr.w	r3, r2, r3
 8007d18:	b2da      	uxtb	r2, r3
 8007d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d1c:	701a      	strb	r2, [r3, #0]
      i++;
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	3301      	adds	r3, #1
 8007d22:	623b      	str	r3, [r7, #32]
      pDest++;
 8007d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d26:	3301      	adds	r3, #1
 8007d28:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007d2a:	8bfb      	ldrh	r3, [r7, #30]
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007d30:	8bfb      	ldrh	r3, [r7, #30]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1ea      	bne.n	8007d0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	372c      	adds	r7, #44	@ 0x2c
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr

08007d44 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	785b      	ldrb	r3, [r3, #1]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d12c      	bne.n	8007dba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	db12      	blt.n	8007d98 <USB_EPSetStall+0x54>
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d00f      	beq.n	8007d98 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	015a      	lsls	r2, r3, #5
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	4413      	add	r3, r2
 8007d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	0151      	lsls	r1, r2, #5
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	440a      	add	r2, r1
 8007d8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d96:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	015a      	lsls	r2, r3, #5
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4413      	add	r3, r2
 8007da0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	0151      	lsls	r1, r2, #5
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	440a      	add	r2, r1
 8007dae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007db2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007db6:	6013      	str	r3, [r2, #0]
 8007db8:	e02b      	b.n	8007e12 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	015a      	lsls	r2, r3, #5
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	db12      	blt.n	8007df2 <USB_EPSetStall+0xae>
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00f      	beq.n	8007df2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	015a      	lsls	r2, r3, #5
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	4413      	add	r3, r2
 8007dda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	0151      	lsls	r1, r2, #5
 8007de4:	68fa      	ldr	r2, [r7, #12]
 8007de6:	440a      	add	r2, r1
 8007de8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007df0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	015a      	lsls	r2, r3, #5
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	4413      	add	r3, r2
 8007dfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68ba      	ldr	r2, [r7, #8]
 8007e02:	0151      	lsls	r1, r2, #5
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	440a      	add	r2, r1
 8007e08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e10:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	785b      	ldrb	r3, [r3, #1]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d128      	bne.n	8007e8e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	015a      	lsls	r2, r3, #5
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	4413      	add	r3, r2
 8007e44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	0151      	lsls	r1, r2, #5
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	440a      	add	r2, r1
 8007e52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e5a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	791b      	ldrb	r3, [r3, #4]
 8007e60:	2b03      	cmp	r3, #3
 8007e62:	d003      	beq.n	8007e6c <USB_EPClearStall+0x4c>
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	791b      	ldrb	r3, [r3, #4]
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	d138      	bne.n	8007ede <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	015a      	lsls	r2, r3, #5
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	4413      	add	r3, r2
 8007e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68ba      	ldr	r2, [r7, #8]
 8007e7c:	0151      	lsls	r1, r2, #5
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	440a      	add	r2, r1
 8007e82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e8a:	6013      	str	r3, [r2, #0]
 8007e8c:	e027      	b.n	8007ede <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	015a      	lsls	r2, r3, #5
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	4413      	add	r3, r2
 8007e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	0151      	lsls	r1, r2, #5
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	440a      	add	r2, r1
 8007ea4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ea8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007eac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	791b      	ldrb	r3, [r3, #4]
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d003      	beq.n	8007ebe <USB_EPClearStall+0x9e>
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	791b      	ldrb	r3, [r3, #4]
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	d10f      	bne.n	8007ede <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68ba      	ldr	r2, [r7, #8]
 8007ece:	0151      	lsls	r1, r2, #5
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	440a      	add	r2, r1
 8007ed4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007edc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007ede:	2300      	movs	r3, #0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3714      	adds	r7, #20
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f0a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007f0e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	78fb      	ldrb	r3, [r7, #3]
 8007f1a:	011b      	lsls	r3, r3, #4
 8007f1c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007f20:	68f9      	ldr	r1, [r7, #12]
 8007f22:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f26:	4313      	orrs	r3, r2
 8007f28:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007f2a:	2300      	movs	r3, #0
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3714      	adds	r7, #20
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f52:	f023 0303 	bic.w	r3, r3, #3
 8007f56:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f66:	f023 0302 	bic.w	r3, r3, #2
 8007f6a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3714      	adds	r7, #20
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b085      	sub	sp, #20
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f94:	f023 0303 	bic.w	r3, r3, #3
 8007f98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	68fa      	ldr	r2, [r7, #12]
 8007fa4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fa8:	f043 0302 	orr.w	r3, r3, #2
 8007fac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fae:	2300      	movs	r3, #0
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3714      	adds	r7, #20
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b085      	sub	sp, #20
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	695b      	ldr	r3, [r3, #20]
 8007fc8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3714      	adds	r7, #20
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b085      	sub	sp, #20
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ff4:	699b      	ldr	r3, [r3, #24]
 8007ff6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ffe:	69db      	ldr	r3, [r3, #28]
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	4013      	ands	r3, r2
 8008004:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	0c1b      	lsrs	r3, r3, #16
}
 800800a:	4618      	mov	r0, r3
 800800c:	3714      	adds	r7, #20
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr

08008016 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008016:	b480      	push	{r7}
 8008018:	b085      	sub	sp, #20
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008028:	699b      	ldr	r3, [r3, #24]
 800802a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008032:	69db      	ldr	r3, [r3, #28]
 8008034:	68ba      	ldr	r2, [r7, #8]
 8008036:	4013      	ands	r3, r2
 8008038:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	b29b      	uxth	r3, r3
}
 800803e:	4618      	mov	r0, r3
 8008040:	3714      	adds	r7, #20
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800804a:	b480      	push	{r7}
 800804c:	b085      	sub	sp, #20
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
 8008052:	460b      	mov	r3, r1
 8008054:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800805a:	78fb      	ldrb	r3, [r7, #3]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008070:	695b      	ldr	r3, [r3, #20]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	4013      	ands	r3, r2
 8008076:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008078:	68bb      	ldr	r3, [r7, #8]
}
 800807a:	4618      	mov	r0, r3
 800807c:	3714      	adds	r7, #20
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008086:	b480      	push	{r7}
 8008088:	b087      	sub	sp, #28
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
 800808e:	460b      	mov	r3, r1
 8008090:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080a8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80080aa:	78fb      	ldrb	r3, [r7, #3]
 80080ac:	f003 030f 	and.w	r3, r3, #15
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	fa22 f303 	lsr.w	r3, r2, r3
 80080b6:	01db      	lsls	r3, r3, #7
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	693a      	ldr	r2, [r7, #16]
 80080bc:	4313      	orrs	r3, r2
 80080be:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80080c0:	78fb      	ldrb	r3, [r7, #3]
 80080c2:	015a      	lsls	r2, r3, #5
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	4413      	add	r3, r2
 80080c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	693a      	ldr	r2, [r7, #16]
 80080d0:	4013      	ands	r3, r2
 80080d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080d4:	68bb      	ldr	r3, [r7, #8]
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	371c      	adds	r7, #28
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr

080080e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80080e2:	b480      	push	{r7}
 80080e4:	b083      	sub	sp, #12
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	695b      	ldr	r3, [r3, #20]
 80080ee:	f003 0301 	and.w	r3, r3, #1
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	370c      	adds	r7, #12
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr

080080fe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80080fe:	b480      	push	{r7}
 8008100:	b085      	sub	sp, #20
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68fa      	ldr	r2, [r7, #12]
 8008114:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008118:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800811c:	f023 0307 	bic.w	r3, r3, #7
 8008120:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008134:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008144:	b480      	push	{r7}
 8008146:	b087      	sub	sp, #28
 8008148:	af00      	add	r7, sp, #0
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	460b      	mov	r3, r1
 800814e:	607a      	str	r2, [r7, #4]
 8008150:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	333c      	adds	r3, #60	@ 0x3c
 800815a:	3304      	adds	r3, #4
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	4a26      	ldr	r2, [pc, #152]	@ (80081fc <USB_EP0_OutStart+0xb8>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d90a      	bls.n	800817e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008174:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008178:	d101      	bne.n	800817e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	e037      	b.n	80081ee <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008184:	461a      	mov	r2, r3
 8008186:	2300      	movs	r3, #0
 8008188:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008198:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800819c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	697a      	ldr	r2, [r7, #20]
 80081a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081ac:	f043 0318 	orr.w	r3, r3, #24
 80081b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081c0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80081c4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80081c6:	7afb      	ldrb	r3, [r7, #11]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d10f      	bne.n	80081ec <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d2:	461a      	mov	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081e6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80081ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	371c      	adds	r7, #28
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	4f54300a 	.word	0x4f54300a

08008200 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008200:	b480      	push	{r7}
 8008202:	b085      	sub	sp, #20
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008208:	2300      	movs	r3, #0
 800820a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	3301      	adds	r3, #1
 8008210:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008218:	d901      	bls.n	800821e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800821a:	2303      	movs	r3, #3
 800821c:	e022      	b.n	8008264 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	2b00      	cmp	r3, #0
 8008224:	daf2      	bge.n	800820c <USB_CoreReset+0xc>

  count = 10U;
 8008226:	230a      	movs	r3, #10
 8008228:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800822a:	e002      	b.n	8008232 <USB_CoreReset+0x32>
  {
    count--;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	3b01      	subs	r3, #1
 8008230:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1f9      	bne.n	800822c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	f043 0201 	orr.w	r2, r3, #1
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	3301      	adds	r3, #1
 8008248:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008250:	d901      	bls.n	8008256 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e006      	b.n	8008264 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	f003 0301 	and.w	r3, r3, #1
 800825e:	2b01      	cmp	r3, #1
 8008260:	d0f0      	beq.n	8008244 <USB_CoreReset+0x44>

  return HAL_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3714      	adds	r7, #20
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	460b      	mov	r3, r1
 800827a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800827c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008280:	f002 fcba 	bl	800abf8 <USBD_static_malloc>
 8008284:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d109      	bne.n	80082a0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	32b0      	adds	r2, #176	@ 0xb0
 8008296:	2100      	movs	r1, #0
 8008298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800829c:	2302      	movs	r3, #2
 800829e:	e0d4      	b.n	800844a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80082a0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80082a4:	2100      	movs	r1, #0
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f002 fd1e 	bl	800ace8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	32b0      	adds	r2, #176	@ 0xb0
 80082b6:	68f9      	ldr	r1, [r7, #12]
 80082b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	32b0      	adds	r2, #176	@ 0xb0
 80082c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	7c1b      	ldrb	r3, [r3, #16]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d138      	bne.n	800834a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80082d8:	4b5e      	ldr	r3, [pc, #376]	@ (8008454 <USBD_CDC_Init+0x1e4>)
 80082da:	7819      	ldrb	r1, [r3, #0]
 80082dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082e0:	2202      	movs	r2, #2
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f002 fb65 	bl	800a9b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80082e8:	4b5a      	ldr	r3, [pc, #360]	@ (8008454 <USBD_CDC_Init+0x1e4>)
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	f003 020f 	and.w	r2, r3, #15
 80082f0:	6879      	ldr	r1, [r7, #4]
 80082f2:	4613      	mov	r3, r2
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	440b      	add	r3, r1
 80082fc:	3323      	adds	r3, #35	@ 0x23
 80082fe:	2201      	movs	r2, #1
 8008300:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008302:	4b55      	ldr	r3, [pc, #340]	@ (8008458 <USBD_CDC_Init+0x1e8>)
 8008304:	7819      	ldrb	r1, [r3, #0]
 8008306:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800830a:	2202      	movs	r2, #2
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f002 fb50 	bl	800a9b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008312:	4b51      	ldr	r3, [pc, #324]	@ (8008458 <USBD_CDC_Init+0x1e8>)
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	f003 020f 	and.w	r2, r3, #15
 800831a:	6879      	ldr	r1, [r7, #4]
 800831c:	4613      	mov	r3, r2
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	440b      	add	r3, r1
 8008326:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800832a:	2201      	movs	r2, #1
 800832c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800832e:	4b4b      	ldr	r3, [pc, #300]	@ (800845c <USBD_CDC_Init+0x1ec>)
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	f003 020f 	and.w	r2, r3, #15
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	4613      	mov	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	440b      	add	r3, r1
 8008342:	331c      	adds	r3, #28
 8008344:	2210      	movs	r2, #16
 8008346:	601a      	str	r2, [r3, #0]
 8008348:	e035      	b.n	80083b6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800834a:	4b42      	ldr	r3, [pc, #264]	@ (8008454 <USBD_CDC_Init+0x1e4>)
 800834c:	7819      	ldrb	r1, [r3, #0]
 800834e:	2340      	movs	r3, #64	@ 0x40
 8008350:	2202      	movs	r2, #2
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f002 fb2d 	bl	800a9b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008358:	4b3e      	ldr	r3, [pc, #248]	@ (8008454 <USBD_CDC_Init+0x1e4>)
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	f003 020f 	and.w	r2, r3, #15
 8008360:	6879      	ldr	r1, [r7, #4]
 8008362:	4613      	mov	r3, r2
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	4413      	add	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	440b      	add	r3, r1
 800836c:	3323      	adds	r3, #35	@ 0x23
 800836e:	2201      	movs	r2, #1
 8008370:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008372:	4b39      	ldr	r3, [pc, #228]	@ (8008458 <USBD_CDC_Init+0x1e8>)
 8008374:	7819      	ldrb	r1, [r3, #0]
 8008376:	2340      	movs	r3, #64	@ 0x40
 8008378:	2202      	movs	r2, #2
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f002 fb19 	bl	800a9b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008380:	4b35      	ldr	r3, [pc, #212]	@ (8008458 <USBD_CDC_Init+0x1e8>)
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	f003 020f 	and.w	r2, r3, #15
 8008388:	6879      	ldr	r1, [r7, #4]
 800838a:	4613      	mov	r3, r2
 800838c:	009b      	lsls	r3, r3, #2
 800838e:	4413      	add	r3, r2
 8008390:	009b      	lsls	r3, r3, #2
 8008392:	440b      	add	r3, r1
 8008394:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008398:	2201      	movs	r2, #1
 800839a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800839c:	4b2f      	ldr	r3, [pc, #188]	@ (800845c <USBD_CDC_Init+0x1ec>)
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	f003 020f 	and.w	r2, r3, #15
 80083a4:	6879      	ldr	r1, [r7, #4]
 80083a6:	4613      	mov	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	4413      	add	r3, r2
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	440b      	add	r3, r1
 80083b0:	331c      	adds	r3, #28
 80083b2:	2210      	movs	r2, #16
 80083b4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80083b6:	4b29      	ldr	r3, [pc, #164]	@ (800845c <USBD_CDC_Init+0x1ec>)
 80083b8:	7819      	ldrb	r1, [r3, #0]
 80083ba:	2308      	movs	r3, #8
 80083bc:	2203      	movs	r2, #3
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f002 faf7 	bl	800a9b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80083c4:	4b25      	ldr	r3, [pc, #148]	@ (800845c <USBD_CDC_Init+0x1ec>)
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	f003 020f 	and.w	r2, r3, #15
 80083cc:	6879      	ldr	r1, [r7, #4]
 80083ce:	4613      	mov	r3, r2
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	4413      	add	r3, r2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	440b      	add	r3, r1
 80083d8:	3323      	adds	r3, #35	@ 0x23
 80083da:	2201      	movs	r2, #1
 80083dc:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	33b0      	adds	r3, #176	@ 0xb0
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	4413      	add	r3, r2
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008410:	2b00      	cmp	r3, #0
 8008412:	d101      	bne.n	8008418 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008414:	2302      	movs	r3, #2
 8008416:	e018      	b.n	800844a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	7c1b      	ldrb	r3, [r3, #16]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10a      	bne.n	8008436 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008420:	4b0d      	ldr	r3, [pc, #52]	@ (8008458 <USBD_CDC_Init+0x1e8>)
 8008422:	7819      	ldrb	r1, [r3, #0]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800842a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f002 fbae 	bl	800ab90 <USBD_LL_PrepareReceive>
 8008434:	e008      	b.n	8008448 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008436:	4b08      	ldr	r3, [pc, #32]	@ (8008458 <USBD_CDC_Init+0x1e8>)
 8008438:	7819      	ldrb	r1, [r3, #0]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008440:	2340      	movs	r3, #64	@ 0x40
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f002 fba4 	bl	800ab90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008448:	2300      	movs	r3, #0
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	20000093 	.word	0x20000093
 8008458:	20000094 	.word	0x20000094
 800845c:	20000095 	.word	0x20000095

08008460 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b082      	sub	sp, #8
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	460b      	mov	r3, r1
 800846a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800846c:	4b3a      	ldr	r3, [pc, #232]	@ (8008558 <USBD_CDC_DeInit+0xf8>)
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	4619      	mov	r1, r3
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f002 fac3 	bl	800a9fe <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008478:	4b37      	ldr	r3, [pc, #220]	@ (8008558 <USBD_CDC_DeInit+0xf8>)
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	f003 020f 	and.w	r2, r3, #15
 8008480:	6879      	ldr	r1, [r7, #4]
 8008482:	4613      	mov	r3, r2
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4413      	add	r3, r2
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	440b      	add	r3, r1
 800848c:	3323      	adds	r3, #35	@ 0x23
 800848e:	2200      	movs	r2, #0
 8008490:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008492:	4b32      	ldr	r3, [pc, #200]	@ (800855c <USBD_CDC_DeInit+0xfc>)
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	4619      	mov	r1, r3
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f002 fab0 	bl	800a9fe <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800849e:	4b2f      	ldr	r3, [pc, #188]	@ (800855c <USBD_CDC_DeInit+0xfc>)
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	f003 020f 	and.w	r2, r3, #15
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	4613      	mov	r3, r2
 80084aa:	009b      	lsls	r3, r3, #2
 80084ac:	4413      	add	r3, r2
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	440b      	add	r3, r1
 80084b2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80084b6:	2200      	movs	r2, #0
 80084b8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80084ba:	4b29      	ldr	r3, [pc, #164]	@ (8008560 <USBD_CDC_DeInit+0x100>)
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	4619      	mov	r1, r3
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f002 fa9c 	bl	800a9fe <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80084c6:	4b26      	ldr	r3, [pc, #152]	@ (8008560 <USBD_CDC_DeInit+0x100>)
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	f003 020f 	and.w	r2, r3, #15
 80084ce:	6879      	ldr	r1, [r7, #4]
 80084d0:	4613      	mov	r3, r2
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	440b      	add	r3, r1
 80084da:	3323      	adds	r3, #35	@ 0x23
 80084dc:	2200      	movs	r2, #0
 80084de:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80084e0:	4b1f      	ldr	r3, [pc, #124]	@ (8008560 <USBD_CDC_DeInit+0x100>)
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	f003 020f 	and.w	r2, r3, #15
 80084e8:	6879      	ldr	r1, [r7, #4]
 80084ea:	4613      	mov	r3, r2
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	4413      	add	r3, r2
 80084f0:	009b      	lsls	r3, r3, #2
 80084f2:	440b      	add	r3, r1
 80084f4:	331c      	adds	r3, #28
 80084f6:	2200      	movs	r2, #0
 80084f8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	32b0      	adds	r2, #176	@ 0xb0
 8008504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d01f      	beq.n	800854c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	33b0      	adds	r3, #176	@ 0xb0
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	32b0      	adds	r2, #176	@ 0xb0
 800852a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800852e:	4618      	mov	r0, r3
 8008530:	f002 fb70 	bl	800ac14 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	32b0      	adds	r2, #176	@ 0xb0
 800853e:	2100      	movs	r1, #0
 8008540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	3708      	adds	r7, #8
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	20000093 	.word	0x20000093
 800855c:	20000094 	.word	0x20000094
 8008560:	20000095 	.word	0x20000095

08008564 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b086      	sub	sp, #24
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	32b0      	adds	r2, #176	@ 0xb0
 8008578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800857c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800857e:	2300      	movs	r3, #0
 8008580:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008582:	2300      	movs	r3, #0
 8008584:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008586:	2300      	movs	r3, #0
 8008588:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008590:	2303      	movs	r3, #3
 8008592:	e0bf      	b.n	8008714 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	781b      	ldrb	r3, [r3, #0]
 8008598:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800859c:	2b00      	cmp	r3, #0
 800859e:	d050      	beq.n	8008642 <USBD_CDC_Setup+0xde>
 80085a0:	2b20      	cmp	r3, #32
 80085a2:	f040 80af 	bne.w	8008704 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	88db      	ldrh	r3, [r3, #6]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d03a      	beq.n	8008624 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	b25b      	sxtb	r3, r3
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	da1b      	bge.n	80085f0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	33b0      	adds	r3, #176	@ 0xb0
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	4413      	add	r3, r2
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80085ce:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085d0:	683a      	ldr	r2, [r7, #0]
 80085d2:	88d2      	ldrh	r2, [r2, #6]
 80085d4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	88db      	ldrh	r3, [r3, #6]
 80085da:	2b07      	cmp	r3, #7
 80085dc:	bf28      	it	cs
 80085de:	2307      	movcs	r3, #7
 80085e0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	89fa      	ldrh	r2, [r7, #14]
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f001 fda7 	bl	800a13c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80085ee:	e090      	b.n	8008712 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	785a      	ldrb	r2, [r3, #1]
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	88db      	ldrh	r3, [r3, #6]
 80085fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8008600:	d803      	bhi.n	800860a <USBD_CDC_Setup+0xa6>
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	88db      	ldrh	r3, [r3, #6]
 8008606:	b2da      	uxtb	r2, r3
 8008608:	e000      	b.n	800860c <USBD_CDC_Setup+0xa8>
 800860a:	2240      	movs	r2, #64	@ 0x40
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008612:	6939      	ldr	r1, [r7, #16]
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800861a:	461a      	mov	r2, r3
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f001 fdbc 	bl	800a19a <USBD_CtlPrepareRx>
      break;
 8008622:	e076      	b.n	8008712 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	33b0      	adds	r3, #176	@ 0xb0
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4413      	add	r3, r2
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	683a      	ldr	r2, [r7, #0]
 8008638:	7850      	ldrb	r0, [r2, #1]
 800863a:	2200      	movs	r2, #0
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	4798      	blx	r3
      break;
 8008640:	e067      	b.n	8008712 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	785b      	ldrb	r3, [r3, #1]
 8008646:	2b0b      	cmp	r3, #11
 8008648:	d851      	bhi.n	80086ee <USBD_CDC_Setup+0x18a>
 800864a:	a201      	add	r2, pc, #4	@ (adr r2, 8008650 <USBD_CDC_Setup+0xec>)
 800864c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008650:	08008681 	.word	0x08008681
 8008654:	080086fd 	.word	0x080086fd
 8008658:	080086ef 	.word	0x080086ef
 800865c:	080086ef 	.word	0x080086ef
 8008660:	080086ef 	.word	0x080086ef
 8008664:	080086ef 	.word	0x080086ef
 8008668:	080086ef 	.word	0x080086ef
 800866c:	080086ef 	.word	0x080086ef
 8008670:	080086ef 	.word	0x080086ef
 8008674:	080086ef 	.word	0x080086ef
 8008678:	080086ab 	.word	0x080086ab
 800867c:	080086d5 	.word	0x080086d5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008686:	b2db      	uxtb	r3, r3
 8008688:	2b03      	cmp	r3, #3
 800868a:	d107      	bne.n	800869c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800868c:	f107 030a 	add.w	r3, r7, #10
 8008690:	2202      	movs	r2, #2
 8008692:	4619      	mov	r1, r3
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f001 fd51 	bl	800a13c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800869a:	e032      	b.n	8008702 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f001 fccf 	bl	800a042 <USBD_CtlError>
            ret = USBD_FAIL;
 80086a4:	2303      	movs	r3, #3
 80086a6:	75fb      	strb	r3, [r7, #23]
          break;
 80086a8:	e02b      	b.n	8008702 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b03      	cmp	r3, #3
 80086b4:	d107      	bne.n	80086c6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80086b6:	f107 030d 	add.w	r3, r7, #13
 80086ba:	2201      	movs	r2, #1
 80086bc:	4619      	mov	r1, r3
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f001 fd3c 	bl	800a13c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80086c4:	e01d      	b.n	8008702 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f001 fcba 	bl	800a042 <USBD_CtlError>
            ret = USBD_FAIL;
 80086ce:	2303      	movs	r3, #3
 80086d0:	75fb      	strb	r3, [r7, #23]
          break;
 80086d2:	e016      	b.n	8008702 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086da:	b2db      	uxtb	r3, r3
 80086dc:	2b03      	cmp	r3, #3
 80086de:	d00f      	beq.n	8008700 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80086e0:	6839      	ldr	r1, [r7, #0]
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f001 fcad 	bl	800a042 <USBD_CtlError>
            ret = USBD_FAIL;
 80086e8:	2303      	movs	r3, #3
 80086ea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80086ec:	e008      	b.n	8008700 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80086ee:	6839      	ldr	r1, [r7, #0]
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f001 fca6 	bl	800a042 <USBD_CtlError>
          ret = USBD_FAIL;
 80086f6:	2303      	movs	r3, #3
 80086f8:	75fb      	strb	r3, [r7, #23]
          break;
 80086fa:	e002      	b.n	8008702 <USBD_CDC_Setup+0x19e>
          break;
 80086fc:	bf00      	nop
 80086fe:	e008      	b.n	8008712 <USBD_CDC_Setup+0x1ae>
          break;
 8008700:	bf00      	nop
      }
      break;
 8008702:	e006      	b.n	8008712 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008704:	6839      	ldr	r1, [r7, #0]
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 fc9b 	bl	800a042 <USBD_CtlError>
      ret = USBD_FAIL;
 800870c:	2303      	movs	r3, #3
 800870e:	75fb      	strb	r3, [r7, #23]
      break;
 8008710:	bf00      	nop
  }

  return (uint8_t)ret;
 8008712:	7dfb      	ldrb	r3, [r7, #23]
}
 8008714:	4618      	mov	r0, r3
 8008716:	3718      	adds	r7, #24
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	460b      	mov	r3, r1
 8008726:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800872e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	32b0      	adds	r2, #176	@ 0xb0
 800873a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008742:	2303      	movs	r3, #3
 8008744:	e065      	b.n	8008812 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	32b0      	adds	r2, #176	@ 0xb0
 8008750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008754:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008756:	78fb      	ldrb	r3, [r7, #3]
 8008758:	f003 020f 	and.w	r2, r3, #15
 800875c:	6879      	ldr	r1, [r7, #4]
 800875e:	4613      	mov	r3, r2
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	4413      	add	r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	440b      	add	r3, r1
 8008768:	3314      	adds	r3, #20
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d02f      	beq.n	80087d0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008770:	78fb      	ldrb	r3, [r7, #3]
 8008772:	f003 020f 	and.w	r2, r3, #15
 8008776:	6879      	ldr	r1, [r7, #4]
 8008778:	4613      	mov	r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	4413      	add	r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	440b      	add	r3, r1
 8008782:	3314      	adds	r3, #20
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	78fb      	ldrb	r3, [r7, #3]
 8008788:	f003 010f 	and.w	r1, r3, #15
 800878c:	68f8      	ldr	r0, [r7, #12]
 800878e:	460b      	mov	r3, r1
 8008790:	00db      	lsls	r3, r3, #3
 8008792:	440b      	add	r3, r1
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4403      	add	r3, r0
 8008798:	331c      	adds	r3, #28
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	fbb2 f1f3 	udiv	r1, r2, r3
 80087a0:	fb01 f303 	mul.w	r3, r1, r3
 80087a4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d112      	bne.n	80087d0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80087aa:	78fb      	ldrb	r3, [r7, #3]
 80087ac:	f003 020f 	and.w	r2, r3, #15
 80087b0:	6879      	ldr	r1, [r7, #4]
 80087b2:	4613      	mov	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	440b      	add	r3, r1
 80087bc:	3314      	adds	r3, #20
 80087be:	2200      	movs	r2, #0
 80087c0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80087c2:	78f9      	ldrb	r1, [r7, #3]
 80087c4:	2300      	movs	r3, #0
 80087c6:	2200      	movs	r2, #0
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f002 f9c0 	bl	800ab4e <USBD_LL_Transmit>
 80087ce:	e01f      	b.n	8008810 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	33b0      	adds	r3, #176	@ 0xb0
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	4413      	add	r3, r2
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	691b      	ldr	r3, [r3, #16]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d010      	beq.n	8008810 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	33b0      	adds	r3, #176	@ 0xb0
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	4413      	add	r3, r2
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008806:	68ba      	ldr	r2, [r7, #8]
 8008808:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800880c:	78fa      	ldrb	r2, [r7, #3]
 800880e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008810:	2300      	movs	r3, #0
}
 8008812:	4618      	mov	r0, r3
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}

0800881a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b084      	sub	sp, #16
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
 8008822:	460b      	mov	r3, r1
 8008824:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	32b0      	adds	r2, #176	@ 0xb0
 8008830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008834:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	32b0      	adds	r2, #176	@ 0xb0
 8008840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d101      	bne.n	800884c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008848:	2303      	movs	r3, #3
 800884a:	e01a      	b.n	8008882 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800884c:	78fb      	ldrb	r3, [r7, #3]
 800884e:	4619      	mov	r1, r3
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f002 f9be 	bl	800abd2 <USBD_LL_GetRxDataSize>
 8008856:	4602      	mov	r2, r0
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	33b0      	adds	r3, #176	@ 0xb0
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	4413      	add	r3, r2
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008876:	68fa      	ldr	r2, [r7, #12]
 8008878:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800887c:	4611      	mov	r1, r2
 800887e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008880:	2300      	movs	r3, #0
}
 8008882:	4618      	mov	r0, r3
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}

0800888a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800888a:	b580      	push	{r7, lr}
 800888c:	b084      	sub	sp, #16
 800888e:	af00      	add	r7, sp, #0
 8008890:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	32b0      	adds	r2, #176	@ 0xb0
 800889c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088a0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d101      	bne.n	80088ac <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80088a8:	2303      	movs	r3, #3
 80088aa:	e024      	b.n	80088f6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	33b0      	adds	r3, #176	@ 0xb0
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4413      	add	r3, r2
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d019      	beq.n	80088f4 <USBD_CDC_EP0_RxReady+0x6a>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80088c6:	2bff      	cmp	r3, #255	@ 0xff
 80088c8:	d014      	beq.n	80088f4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	33b0      	adds	r3, #176	@ 0xb0
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4413      	add	r3, r2
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	689b      	ldr	r3, [r3, #8]
 80088dc:	68fa      	ldr	r2, [r7, #12]
 80088de:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80088e2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80088e4:	68fa      	ldr	r2, [r7, #12]
 80088e6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80088ea:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	22ff      	movs	r2, #255	@ 0xff
 80088f0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3710      	adds	r7, #16
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
	...

08008900 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b086      	sub	sp, #24
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008908:	2182      	movs	r1, #130	@ 0x82
 800890a:	4818      	ldr	r0, [pc, #96]	@ (800896c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800890c:	f000 fd62 	bl	80093d4 <USBD_GetEpDesc>
 8008910:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008912:	2101      	movs	r1, #1
 8008914:	4815      	ldr	r0, [pc, #84]	@ (800896c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008916:	f000 fd5d 	bl	80093d4 <USBD_GetEpDesc>
 800891a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800891c:	2181      	movs	r1, #129	@ 0x81
 800891e:	4813      	ldr	r0, [pc, #76]	@ (800896c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008920:	f000 fd58 	bl	80093d4 <USBD_GetEpDesc>
 8008924:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d002      	beq.n	8008932 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	2210      	movs	r2, #16
 8008930:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d006      	beq.n	8008946 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	2200      	movs	r2, #0
 800893c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008940:	711a      	strb	r2, [r3, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d006      	beq.n	800895a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008954:	711a      	strb	r2, [r3, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2243      	movs	r2, #67	@ 0x43
 800895e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008960:	4b02      	ldr	r3, [pc, #8]	@ (800896c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008962:	4618      	mov	r0, r3
 8008964:	3718      	adds	r7, #24
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
 800896a:	bf00      	nop
 800896c:	20000050 	.word	0x20000050

08008970 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008978:	2182      	movs	r1, #130	@ 0x82
 800897a:	4818      	ldr	r0, [pc, #96]	@ (80089dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800897c:	f000 fd2a 	bl	80093d4 <USBD_GetEpDesc>
 8008980:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008982:	2101      	movs	r1, #1
 8008984:	4815      	ldr	r0, [pc, #84]	@ (80089dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008986:	f000 fd25 	bl	80093d4 <USBD_GetEpDesc>
 800898a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800898c:	2181      	movs	r1, #129	@ 0x81
 800898e:	4813      	ldr	r0, [pc, #76]	@ (80089dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008990:	f000 fd20 	bl	80093d4 <USBD_GetEpDesc>
 8008994:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d002      	beq.n	80089a2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	2210      	movs	r2, #16
 80089a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d006      	beq.n	80089b6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	2200      	movs	r2, #0
 80089ac:	711a      	strb	r2, [r3, #4]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f042 0202 	orr.w	r2, r2, #2
 80089b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d006      	beq.n	80089ca <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2200      	movs	r2, #0
 80089c0:	711a      	strb	r2, [r3, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f042 0202 	orr.w	r2, r2, #2
 80089c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2243      	movs	r2, #67	@ 0x43
 80089ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089d0:	4b02      	ldr	r3, [pc, #8]	@ (80089dc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3718      	adds	r7, #24
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	20000050 	.word	0x20000050

080089e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80089e8:	2182      	movs	r1, #130	@ 0x82
 80089ea:	4818      	ldr	r0, [pc, #96]	@ (8008a4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80089ec:	f000 fcf2 	bl	80093d4 <USBD_GetEpDesc>
 80089f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80089f2:	2101      	movs	r1, #1
 80089f4:	4815      	ldr	r0, [pc, #84]	@ (8008a4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80089f6:	f000 fced 	bl	80093d4 <USBD_GetEpDesc>
 80089fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80089fc:	2181      	movs	r1, #129	@ 0x81
 80089fe:	4813      	ldr	r0, [pc, #76]	@ (8008a4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008a00:	f000 fce8 	bl	80093d4 <USBD_GetEpDesc>
 8008a04:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d002      	beq.n	8008a12 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	2210      	movs	r2, #16
 8008a10:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d006      	beq.n	8008a26 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a20:	711a      	strb	r2, [r3, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d006      	beq.n	8008a3a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a34:	711a      	strb	r2, [r3, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2243      	movs	r2, #67	@ 0x43
 8008a3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008a40:	4b02      	ldr	r3, [pc, #8]	@ (8008a4c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3718      	adds	r7, #24
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop
 8008a4c:	20000050 	.word	0x20000050

08008a50 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b083      	sub	sp, #12
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	220a      	movs	r2, #10
 8008a5c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008a5e:	4b03      	ldr	r3, [pc, #12]	@ (8008a6c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr
 8008a6c:	2000000c 	.word	0x2000000c

08008a70 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d101      	bne.n	8008a84 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008a80:	2303      	movs	r3, #3
 8008a82:	e009      	b.n	8008a98 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a8a:	687a      	ldr	r2, [r7, #4]
 8008a8c:	33b0      	adds	r3, #176	@ 0xb0
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	4413      	add	r3, r2
 8008a92:	683a      	ldr	r2, [r7, #0]
 8008a94:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008a96:	2300      	movs	r3, #0
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b087      	sub	sp, #28
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	60f8      	str	r0, [r7, #12]
 8008aac:	60b9      	str	r1, [r7, #8]
 8008aae:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	32b0      	adds	r2, #176	@ 0xb0
 8008aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008abe:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d101      	bne.n	8008aca <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008ac6:	2303      	movs	r3, #3
 8008ac8:	e008      	b.n	8008adc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	68ba      	ldr	r2, [r7, #8]
 8008ace:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008ada:	2300      	movs	r3, #0
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	371c      	adds	r7, #28
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b085      	sub	sp, #20
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	32b0      	adds	r2, #176	@ 0xb0
 8008afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b00:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d101      	bne.n	8008b0c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008b08:	2303      	movs	r3, #3
 8008b0a:	e004      	b.n	8008b16 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	683a      	ldr	r2, [r7, #0]
 8008b10:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3714      	adds	r7, #20
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
	...

08008b24 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	32b0      	adds	r2, #176	@ 0xb0
 8008b36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b3a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d101      	bne.n	8008b4a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008b46:	2303      	movs	r3, #3
 8008b48:	e025      	b.n	8008b96 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d11f      	bne.n	8008b94 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008b5c:	4b10      	ldr	r3, [pc, #64]	@ (8008ba0 <USBD_CDC_TransmitPacket+0x7c>)
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	f003 020f 	and.w	r2, r3, #15
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4403      	add	r3, r0
 8008b76:	3314      	adds	r3, #20
 8008b78:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008b7a:	4b09      	ldr	r3, [pc, #36]	@ (8008ba0 <USBD_CDC_TransmitPacket+0x7c>)
 8008b7c:	7819      	ldrb	r1, [r3, #0]
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f001 ffdf 	bl	800ab4e <USBD_LL_Transmit>

    ret = USBD_OK;
 8008b90:	2300      	movs	r3, #0
 8008b92:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop
 8008ba0:	20000093 	.word	0x20000093

08008ba4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	32b0      	adds	r2, #176	@ 0xb0
 8008bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bba:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	32b0      	adds	r2, #176	@ 0xb0
 8008bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d101      	bne.n	8008bd2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	e018      	b.n	8008c04 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	7c1b      	ldrb	r3, [r3, #16]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d10a      	bne.n	8008bf0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008bda:	4b0c      	ldr	r3, [pc, #48]	@ (8008c0c <USBD_CDC_ReceivePacket+0x68>)
 8008bdc:	7819      	ldrb	r1, [r3, #0]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008be4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f001 ffd1 	bl	800ab90 <USBD_LL_PrepareReceive>
 8008bee:	e008      	b.n	8008c02 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008bf0:	4b06      	ldr	r3, [pc, #24]	@ (8008c0c <USBD_CDC_ReceivePacket+0x68>)
 8008bf2:	7819      	ldrb	r1, [r3, #0]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bfa:	2340      	movs	r3, #64	@ 0x40
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f001 ffc7 	bl	800ab90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3710      	adds	r7, #16
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}
 8008c0c:	20000094 	.word	0x20000094

08008c10 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b086      	sub	sp, #24
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d101      	bne.n	8008c28 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008c24:	2303      	movs	r3, #3
 8008c26:	e01f      	b.n	8008c68 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d003      	beq.n	8008c4e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2201      	movs	r2, #1
 8008c52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	79fa      	ldrb	r2, [r7, #7]
 8008c5a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008c5c:	68f8      	ldr	r0, [r7, #12]
 8008c5e:	f001 fe41 	bl	800a8e4 <USBD_LL_Init>
 8008c62:	4603      	mov	r3, r0
 8008c64:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3718      	adds	r7, #24
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d101      	bne.n	8008c88 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e025      	b.n	8008cd4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	32ae      	adds	r2, #174	@ 0xae
 8008c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d00f      	beq.n	8008cc4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	32ae      	adds	r2, #174	@ 0xae
 8008cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cb4:	f107 020e 	add.w	r2, r7, #14
 8008cb8:	4610      	mov	r0, r2
 8008cba:	4798      	blx	r3
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008cca:	1c5a      	adds	r2, r3, #1
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3710      	adds	r7, #16
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b082      	sub	sp, #8
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f001 fe49 	bl	800a97c <USBD_LL_Start>
 8008cea:	4603      	mov	r3, r0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3708      	adds	r7, #8
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cfc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	370c      	adds	r7, #12
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr

08008d0a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b084      	sub	sp, #16
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
 8008d12:	460b      	mov	r3, r1
 8008d14:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d16:	2300      	movs	r3, #0
 8008d18:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d009      	beq.n	8008d38 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	78fa      	ldrb	r2, [r7, #3]
 8008d2e:	4611      	mov	r1, r2
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	4798      	blx	r3
 8008d34:	4603      	mov	r3, r0
 8008d36:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3710      	adds	r7, #16
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}

08008d42 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d42:	b580      	push	{r7, lr}
 8008d44:	b084      	sub	sp, #16
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	6078      	str	r0, [r7, #4]
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	78fa      	ldrb	r2, [r7, #3]
 8008d5c:	4611      	mov	r1, r2
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	4798      	blx	r3
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d001      	beq.n	8008d6c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008d68:	2303      	movs	r3, #3
 8008d6a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3710      	adds	r7, #16
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b084      	sub	sp, #16
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
 8008d7e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d86:	6839      	ldr	r1, [r7, #0]
 8008d88:	4618      	mov	r0, r3
 8008d8a:	f001 f920 	bl	8009fce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2201      	movs	r2, #1
 8008d92:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008daa:	f003 031f 	and.w	r3, r3, #31
 8008dae:	2b02      	cmp	r3, #2
 8008db0:	d01a      	beq.n	8008de8 <USBD_LL_SetupStage+0x72>
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	d822      	bhi.n	8008dfc <USBD_LL_SetupStage+0x86>
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d002      	beq.n	8008dc0 <USBD_LL_SetupStage+0x4a>
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d00a      	beq.n	8008dd4 <USBD_LL_SetupStage+0x5e>
 8008dbe:	e01d      	b.n	8008dfc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 fb75 	bl	80094b8 <USBD_StdDevReq>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	73fb      	strb	r3, [r7, #15]
      break;
 8008dd2:	e020      	b.n	8008e16 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fbdd 	bl	800959c <USBD_StdItfReq>
 8008de2:	4603      	mov	r3, r0
 8008de4:	73fb      	strb	r3, [r7, #15]
      break;
 8008de6:	e016      	b.n	8008e16 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008dee:	4619      	mov	r1, r3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 fc3f 	bl	8009674 <USBD_StdEPReq>
 8008df6:	4603      	mov	r3, r0
 8008df8:	73fb      	strb	r3, [r7, #15]
      break;
 8008dfa:	e00c      	b.n	8008e16 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e02:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	4619      	mov	r1, r3
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f001 fe16 	bl	800aa3c <USBD_LL_StallEP>
 8008e10:	4603      	mov	r3, r0
 8008e12:	73fb      	strb	r3, [r7, #15]
      break;
 8008e14:	bf00      	nop
  }

  return ret;
 8008e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3710      	adds	r7, #16
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}

08008e20 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b086      	sub	sp, #24
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	60f8      	str	r0, [r7, #12]
 8008e28:	460b      	mov	r3, r1
 8008e2a:	607a      	str	r2, [r7, #4]
 8008e2c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008e32:	7afb      	ldrb	r3, [r7, #11]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d177      	bne.n	8008f28 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008e3e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e46:	2b03      	cmp	r3, #3
 8008e48:	f040 80a1 	bne.w	8008f8e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	693a      	ldr	r2, [r7, #16]
 8008e52:	8992      	ldrh	r2, [r2, #12]
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d91c      	bls.n	8008e92 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	8992      	ldrh	r2, [r2, #12]
 8008e60:	1a9a      	subs	r2, r3, r2
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	693a      	ldr	r2, [r7, #16]
 8008e6c:	8992      	ldrh	r2, [r2, #12]
 8008e6e:	441a      	add	r2, r3
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	6919      	ldr	r1, [r3, #16]
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	899b      	ldrh	r3, [r3, #12]
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	4293      	cmp	r3, r2
 8008e84:	bf38      	it	cc
 8008e86:	4613      	movcc	r3, r2
 8008e88:	461a      	mov	r2, r3
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f001 f9a6 	bl	800a1dc <USBD_CtlContinueRx>
 8008e90:	e07d      	b.n	8008f8e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e98:	f003 031f 	and.w	r3, r3, #31
 8008e9c:	2b02      	cmp	r3, #2
 8008e9e:	d014      	beq.n	8008eca <USBD_LL_DataOutStage+0xaa>
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	d81d      	bhi.n	8008ee0 <USBD_LL_DataOutStage+0xc0>
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <USBD_LL_DataOutStage+0x8e>
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d003      	beq.n	8008eb4 <USBD_LL_DataOutStage+0x94>
 8008eac:	e018      	b.n	8008ee0 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	75bb      	strb	r3, [r7, #22]
            break;
 8008eb2:	e018      	b.n	8008ee6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	4619      	mov	r1, r3
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f000 fa6e 	bl	80093a0 <USBD_CoreFindIF>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	75bb      	strb	r3, [r7, #22]
            break;
 8008ec8:	e00d      	b.n	8008ee6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	4619      	mov	r1, r3
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	f000 fa70 	bl	80093ba <USBD_CoreFindEP>
 8008eda:	4603      	mov	r3, r0
 8008edc:	75bb      	strb	r3, [r7, #22]
            break;
 8008ede:	e002      	b.n	8008ee6 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	75bb      	strb	r3, [r7, #22]
            break;
 8008ee4:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008ee6:	7dbb      	ldrb	r3, [r7, #22]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d119      	bne.n	8008f20 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	2b03      	cmp	r3, #3
 8008ef6:	d113      	bne.n	8008f20 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008ef8:	7dba      	ldrb	r2, [r7, #22]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	32ae      	adds	r2, #174	@ 0xae
 8008efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d00b      	beq.n	8008f20 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008f08:	7dba      	ldrb	r2, [r7, #22]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008f10:	7dba      	ldrb	r2, [r7, #22]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	32ae      	adds	r2, #174	@ 0xae
 8008f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f1a:	691b      	ldr	r3, [r3, #16]
 8008f1c:	68f8      	ldr	r0, [r7, #12]
 8008f1e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f001 f96c 	bl	800a1fe <USBD_CtlSendStatus>
 8008f26:	e032      	b.n	8008f8e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008f28:	7afb      	ldrb	r3, [r7, #11]
 8008f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	4619      	mov	r1, r3
 8008f32:	68f8      	ldr	r0, [r7, #12]
 8008f34:	f000 fa41 	bl	80093ba <USBD_CoreFindEP>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f3c:	7dbb      	ldrb	r3, [r7, #22]
 8008f3e:	2bff      	cmp	r3, #255	@ 0xff
 8008f40:	d025      	beq.n	8008f8e <USBD_LL_DataOutStage+0x16e>
 8008f42:	7dbb      	ldrb	r3, [r7, #22]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d122      	bne.n	8008f8e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	2b03      	cmp	r3, #3
 8008f52:	d117      	bne.n	8008f84 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008f54:	7dba      	ldrb	r2, [r7, #22]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	32ae      	adds	r2, #174	@ 0xae
 8008f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f5e:	699b      	ldr	r3, [r3, #24]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00f      	beq.n	8008f84 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008f64:	7dba      	ldrb	r2, [r7, #22]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008f6c:	7dba      	ldrb	r2, [r7, #22]
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	32ae      	adds	r2, #174	@ 0xae
 8008f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f76:	699b      	ldr	r3, [r3, #24]
 8008f78:	7afa      	ldrb	r2, [r7, #11]
 8008f7a:	4611      	mov	r1, r2
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	4798      	blx	r3
 8008f80:	4603      	mov	r3, r0
 8008f82:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008f84:	7dfb      	ldrb	r3, [r7, #23]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d001      	beq.n	8008f8e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
 8008f8c:	e000      	b.n	8008f90 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3718      	adds	r7, #24
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b086      	sub	sp, #24
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	607a      	str	r2, [r7, #4]
 8008fa4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008fa6:	7afb      	ldrb	r3, [r7, #11]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d178      	bne.n	800909e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	3314      	adds	r3, #20
 8008fb0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008fb8:	2b02      	cmp	r3, #2
 8008fba:	d163      	bne.n	8009084 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	693a      	ldr	r2, [r7, #16]
 8008fc2:	8992      	ldrh	r2, [r2, #12]
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d91c      	bls.n	8009002 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	693a      	ldr	r2, [r7, #16]
 8008fce:	8992      	ldrh	r2, [r2, #12]
 8008fd0:	1a9a      	subs	r2, r3, r2
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	8992      	ldrh	r2, [r2, #12]
 8008fde:	441a      	add	r2, r3
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	6919      	ldr	r1, [r3, #16]
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	461a      	mov	r2, r3
 8008fee:	68f8      	ldr	r0, [r7, #12]
 8008ff0:	f001 f8c2 	bl	800a178 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	2100      	movs	r1, #0
 8008ffa:	68f8      	ldr	r0, [r7, #12]
 8008ffc:	f001 fdc8 	bl	800ab90 <USBD_LL_PrepareReceive>
 8009000:	e040      	b.n	8009084 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	899b      	ldrh	r3, [r3, #12]
 8009006:	461a      	mov	r2, r3
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	429a      	cmp	r2, r3
 800900e:	d11c      	bne.n	800904a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	693a      	ldr	r2, [r7, #16]
 8009016:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009018:	4293      	cmp	r3, r2
 800901a:	d316      	bcc.n	800904a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009026:	429a      	cmp	r2, r3
 8009028:	d20f      	bcs.n	800904a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800902a:	2200      	movs	r2, #0
 800902c:	2100      	movs	r1, #0
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	f001 f8a2 	bl	800a178 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2200      	movs	r2, #0
 8009038:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800903c:	2300      	movs	r3, #0
 800903e:	2200      	movs	r2, #0
 8009040:	2100      	movs	r1, #0
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f001 fda4 	bl	800ab90 <USBD_LL_PrepareReceive>
 8009048:	e01c      	b.n	8009084 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b03      	cmp	r3, #3
 8009054:	d10f      	bne.n	8009076 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d009      	beq.n	8009076 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009076:	2180      	movs	r1, #128	@ 0x80
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f001 fcdf 	bl	800aa3c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f001 f8d0 	bl	800a224 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d03a      	beq.n	8009104 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f7ff fe30 	bl	8008cf4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2200      	movs	r2, #0
 8009098:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800909c:	e032      	b.n	8009104 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800909e:	7afb      	ldrb	r3, [r7, #11]
 80090a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	4619      	mov	r1, r3
 80090a8:	68f8      	ldr	r0, [r7, #12]
 80090aa:	f000 f986 	bl	80093ba <USBD_CoreFindEP>
 80090ae:	4603      	mov	r3, r0
 80090b0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80090b2:	7dfb      	ldrb	r3, [r7, #23]
 80090b4:	2bff      	cmp	r3, #255	@ 0xff
 80090b6:	d025      	beq.n	8009104 <USBD_LL_DataInStage+0x16c>
 80090b8:	7dfb      	ldrb	r3, [r7, #23]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d122      	bne.n	8009104 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b03      	cmp	r3, #3
 80090c8:	d11c      	bne.n	8009104 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80090ca:	7dfa      	ldrb	r2, [r7, #23]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	32ae      	adds	r2, #174	@ 0xae
 80090d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090d4:	695b      	ldr	r3, [r3, #20]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d014      	beq.n	8009104 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80090da:	7dfa      	ldrb	r2, [r7, #23]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80090e2:	7dfa      	ldrb	r2, [r7, #23]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	32ae      	adds	r2, #174	@ 0xae
 80090e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	7afa      	ldrb	r2, [r7, #11]
 80090f0:	4611      	mov	r1, r2
 80090f2:	68f8      	ldr	r0, [r7, #12]
 80090f4:	4798      	blx	r3
 80090f6:	4603      	mov	r3, r0
 80090f8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80090fa:	7dbb      	ldrb	r3, [r7, #22]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009100:	7dbb      	ldrb	r3, [r7, #22]
 8009102:	e000      	b.n	8009106 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009104:	2300      	movs	r3, #0
}
 8009106:	4618      	mov	r0, r3
 8009108:	3718      	adds	r7, #24
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b084      	sub	sp, #16
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009116:	2300      	movs	r3, #0
 8009118:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009146:	2b00      	cmp	r3, #0
 8009148:	d014      	beq.n	8009174 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00e      	beq.n	8009174 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	6852      	ldr	r2, [r2, #4]
 8009162:	b2d2      	uxtb	r2, r2
 8009164:	4611      	mov	r1, r2
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	4798      	blx	r3
 800916a:	4603      	mov	r3, r0
 800916c:	2b00      	cmp	r3, #0
 800916e:	d001      	beq.n	8009174 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009170:	2303      	movs	r3, #3
 8009172:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009174:	2340      	movs	r3, #64	@ 0x40
 8009176:	2200      	movs	r2, #0
 8009178:	2100      	movs	r1, #0
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f001 fc19 	bl	800a9b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2240      	movs	r2, #64	@ 0x40
 800918c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009190:	2340      	movs	r3, #64	@ 0x40
 8009192:	2200      	movs	r2, #0
 8009194:	2180      	movs	r1, #128	@ 0x80
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f001 fc0b 	bl	800a9b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2240      	movs	r2, #64	@ 0x40
 80091a8:	841a      	strh	r2, [r3, #32]

  return ret;
 80091aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3710      	adds	r7, #16
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	78fa      	ldrb	r2, [r7, #3]
 80091c4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80091c6:	2300      	movs	r3, #0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	2b04      	cmp	r3, #4
 80091e6:	d006      	beq.n	80091f6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2204      	movs	r2, #4
 80091fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80091fe:	2300      	movs	r3, #0
}
 8009200:	4618      	mov	r0, r3
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800921a:	b2db      	uxtb	r3, r3
 800921c:	2b04      	cmp	r3, #4
 800921e:	d106      	bne.n	800922e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009226:	b2da      	uxtb	r2, r3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr

0800923c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b082      	sub	sp, #8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800924a:	b2db      	uxtb	r3, r3
 800924c:	2b03      	cmp	r3, #3
 800924e:	d110      	bne.n	8009272 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009256:	2b00      	cmp	r3, #0
 8009258:	d00b      	beq.n	8009272 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009260:	69db      	ldr	r3, [r3, #28]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d005      	beq.n	8009272 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800926c:	69db      	ldr	r3, [r3, #28]
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	3708      	adds	r7, #8
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	460b      	mov	r3, r1
 8009286:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	32ae      	adds	r2, #174	@ 0xae
 8009292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d101      	bne.n	800929e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800929a:	2303      	movs	r3, #3
 800929c:	e01c      	b.n	80092d8 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	2b03      	cmp	r3, #3
 80092a8:	d115      	bne.n	80092d6 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	32ae      	adds	r2, #174	@ 0xae
 80092b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092b8:	6a1b      	ldr	r3, [r3, #32]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00b      	beq.n	80092d6 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	32ae      	adds	r2, #174	@ 0xae
 80092c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092cc:	6a1b      	ldr	r3, [r3, #32]
 80092ce:	78fa      	ldrb	r2, [r7, #3]
 80092d0:	4611      	mov	r1, r2
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3708      	adds	r7, #8
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	460b      	mov	r3, r1
 80092ea:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	32ae      	adds	r2, #174	@ 0xae
 80092f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d101      	bne.n	8009302 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80092fe:	2303      	movs	r3, #3
 8009300:	e01c      	b.n	800933c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009308:	b2db      	uxtb	r3, r3
 800930a:	2b03      	cmp	r3, #3
 800930c:	d115      	bne.n	800933a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	32ae      	adds	r2, #174	@ 0xae
 8009318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800931c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00b      	beq.n	800933a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	32ae      	adds	r2, #174	@ 0xae
 800932c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009332:	78fa      	ldrb	r2, [r7, #3]
 8009334:	4611      	mov	r1, r2
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800933a:	2300      	movs	r3, #0
}
 800933c:	4618      	mov	r0, r3
 800933e:	3708      	adds	r7, #8
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	370c      	adds	r7, #12
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800935a:	b580      	push	{r7, lr}
 800935c:	b084      	sub	sp, #16
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009362:	2300      	movs	r3, #0
 8009364:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2201      	movs	r2, #1
 800936a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00e      	beq.n	8009396 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	6852      	ldr	r2, [r2, #4]
 8009384:	b2d2      	uxtb	r2, r2
 8009386:	4611      	mov	r1, r2
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	4798      	blx	r3
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d001      	beq.n	8009396 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009392:	2303      	movs	r3, #3
 8009394:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009396:	7bfb      	ldrb	r3, [r7, #15]
}
 8009398:	4618      	mov	r0, r3
 800939a:	3710      	adds	r7, #16
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	460b      	mov	r3, r1
 80093aa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80093ac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr

080093ba <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80093ba:	b480      	push	{r7}
 80093bc:	b083      	sub	sp, #12
 80093be:	af00      	add	r7, sp, #0
 80093c0:	6078      	str	r0, [r7, #4]
 80093c2:	460b      	mov	r3, r1
 80093c4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80093c6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b086      	sub	sp, #24
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80093e8:	2300      	movs	r3, #0
 80093ea:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	885b      	ldrh	r3, [r3, #2]
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	68fa      	ldr	r2, [r7, #12]
 80093f4:	7812      	ldrb	r2, [r2, #0]
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d91f      	bls.n	800943a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009400:	e013      	b.n	800942a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009402:	f107 030a 	add.w	r3, r7, #10
 8009406:	4619      	mov	r1, r3
 8009408:	6978      	ldr	r0, [r7, #20]
 800940a:	f000 f81b 	bl	8009444 <USBD_GetNextDesc>
 800940e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	785b      	ldrb	r3, [r3, #1]
 8009414:	2b05      	cmp	r3, #5
 8009416:	d108      	bne.n	800942a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	789b      	ldrb	r3, [r3, #2]
 8009420:	78fa      	ldrb	r2, [r7, #3]
 8009422:	429a      	cmp	r2, r3
 8009424:	d008      	beq.n	8009438 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009426:	2300      	movs	r3, #0
 8009428:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	885b      	ldrh	r3, [r3, #2]
 800942e:	b29a      	uxth	r2, r3
 8009430:	897b      	ldrh	r3, [r7, #10]
 8009432:	429a      	cmp	r2, r3
 8009434:	d8e5      	bhi.n	8009402 <USBD_GetEpDesc+0x2e>
 8009436:	e000      	b.n	800943a <USBD_GetEpDesc+0x66>
          break;
 8009438:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800943a:	693b      	ldr	r3, [r7, #16]
}
 800943c:	4618      	mov	r0, r3
 800943e:	3718      	adds	r7, #24
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009444:	b480      	push	{r7}
 8009446:	b085      	sub	sp, #20
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	881b      	ldrh	r3, [r3, #0]
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	7812      	ldrb	r2, [r2, #0]
 800945a:	4413      	add	r3, r2
 800945c:	b29a      	uxth	r2, r3
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	4413      	add	r3, r2
 800946c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800946e:	68fb      	ldr	r3, [r7, #12]
}
 8009470:	4618      	mov	r0, r3
 8009472:	3714      	adds	r7, #20
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800947c:	b480      	push	{r7}
 800947e:	b087      	sub	sp, #28
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	3301      	adds	r3, #1
 8009492:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800949a:	8a3b      	ldrh	r3, [r7, #16]
 800949c:	021b      	lsls	r3, r3, #8
 800949e:	b21a      	sxth	r2, r3
 80094a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80094a4:	4313      	orrs	r3, r2
 80094a6:	b21b      	sxth	r3, r3
 80094a8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80094aa:	89fb      	ldrh	r3, [r7, #14]
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	371c      	adds	r7, #28
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80094c2:	2300      	movs	r3, #0
 80094c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	781b      	ldrb	r3, [r3, #0]
 80094ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80094ce:	2b40      	cmp	r3, #64	@ 0x40
 80094d0:	d005      	beq.n	80094de <USBD_StdDevReq+0x26>
 80094d2:	2b40      	cmp	r3, #64	@ 0x40
 80094d4:	d857      	bhi.n	8009586 <USBD_StdDevReq+0xce>
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d00f      	beq.n	80094fa <USBD_StdDevReq+0x42>
 80094da:	2b20      	cmp	r3, #32
 80094dc:	d153      	bne.n	8009586 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	32ae      	adds	r2, #174	@ 0xae
 80094e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	6839      	ldr	r1, [r7, #0]
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	4798      	blx	r3
 80094f4:	4603      	mov	r3, r0
 80094f6:	73fb      	strb	r3, [r7, #15]
      break;
 80094f8:	e04a      	b.n	8009590 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	785b      	ldrb	r3, [r3, #1]
 80094fe:	2b09      	cmp	r3, #9
 8009500:	d83b      	bhi.n	800957a <USBD_StdDevReq+0xc2>
 8009502:	a201      	add	r2, pc, #4	@ (adr r2, 8009508 <USBD_StdDevReq+0x50>)
 8009504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009508:	0800955d 	.word	0x0800955d
 800950c:	08009571 	.word	0x08009571
 8009510:	0800957b 	.word	0x0800957b
 8009514:	08009567 	.word	0x08009567
 8009518:	0800957b 	.word	0x0800957b
 800951c:	0800953b 	.word	0x0800953b
 8009520:	08009531 	.word	0x08009531
 8009524:	0800957b 	.word	0x0800957b
 8009528:	08009553 	.word	0x08009553
 800952c:	08009545 	.word	0x08009545
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009530:	6839      	ldr	r1, [r7, #0]
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 fa3e 	bl	80099b4 <USBD_GetDescriptor>
          break;
 8009538:	e024      	b.n	8009584 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800953a:	6839      	ldr	r1, [r7, #0]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 fba3 	bl	8009c88 <USBD_SetAddress>
          break;
 8009542:	e01f      	b.n	8009584 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009544:	6839      	ldr	r1, [r7, #0]
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 fbe2 	bl	8009d10 <USBD_SetConfig>
 800954c:	4603      	mov	r3, r0
 800954e:	73fb      	strb	r3, [r7, #15]
          break;
 8009550:	e018      	b.n	8009584 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009552:	6839      	ldr	r1, [r7, #0]
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 fc85 	bl	8009e64 <USBD_GetConfig>
          break;
 800955a:	e013      	b.n	8009584 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800955c:	6839      	ldr	r1, [r7, #0]
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 fcb6 	bl	8009ed0 <USBD_GetStatus>
          break;
 8009564:	e00e      	b.n	8009584 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009566:	6839      	ldr	r1, [r7, #0]
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f000 fce5 	bl	8009f38 <USBD_SetFeature>
          break;
 800956e:	e009      	b.n	8009584 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009570:	6839      	ldr	r1, [r7, #0]
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fd09 	bl	8009f8a <USBD_ClrFeature>
          break;
 8009578:	e004      	b.n	8009584 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800957a:	6839      	ldr	r1, [r7, #0]
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fd60 	bl	800a042 <USBD_CtlError>
          break;
 8009582:	bf00      	nop
      }
      break;
 8009584:	e004      	b.n	8009590 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009586:	6839      	ldr	r1, [r7, #0]
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f000 fd5a 	bl	800a042 <USBD_CtlError>
      break;
 800958e:	bf00      	nop
  }

  return ret;
 8009590:	7bfb      	ldrb	r3, [r7, #15]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop

0800959c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b084      	sub	sp, #16
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80095a6:	2300      	movs	r3, #0
 80095a8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	781b      	ldrb	r3, [r3, #0]
 80095ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095b2:	2b40      	cmp	r3, #64	@ 0x40
 80095b4:	d005      	beq.n	80095c2 <USBD_StdItfReq+0x26>
 80095b6:	2b40      	cmp	r3, #64	@ 0x40
 80095b8:	d852      	bhi.n	8009660 <USBD_StdItfReq+0xc4>
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d001      	beq.n	80095c2 <USBD_StdItfReq+0x26>
 80095be:	2b20      	cmp	r3, #32
 80095c0:	d14e      	bne.n	8009660 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	3b01      	subs	r3, #1
 80095cc:	2b02      	cmp	r3, #2
 80095ce:	d840      	bhi.n	8009652 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	889b      	ldrh	r3, [r3, #4]
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d836      	bhi.n	8009648 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	889b      	ldrh	r3, [r3, #4]
 80095de:	b2db      	uxtb	r3, r3
 80095e0:	4619      	mov	r1, r3
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f7ff fedc 	bl	80093a0 <USBD_CoreFindIF>
 80095e8:	4603      	mov	r3, r0
 80095ea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095ec:	7bbb      	ldrb	r3, [r7, #14]
 80095ee:	2bff      	cmp	r3, #255	@ 0xff
 80095f0:	d01d      	beq.n	800962e <USBD_StdItfReq+0x92>
 80095f2:	7bbb      	ldrb	r3, [r7, #14]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d11a      	bne.n	800962e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80095f8:	7bba      	ldrb	r2, [r7, #14]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	32ae      	adds	r2, #174	@ 0xae
 80095fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00f      	beq.n	8009628 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009608:	7bba      	ldrb	r2, [r7, #14]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009610:	7bba      	ldrb	r2, [r7, #14]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	32ae      	adds	r2, #174	@ 0xae
 8009616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800961a:	689b      	ldr	r3, [r3, #8]
 800961c:	6839      	ldr	r1, [r7, #0]
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	4798      	blx	r3
 8009622:	4603      	mov	r3, r0
 8009624:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009626:	e004      	b.n	8009632 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009628:	2303      	movs	r3, #3
 800962a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800962c:	e001      	b.n	8009632 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800962e:	2303      	movs	r3, #3
 8009630:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	88db      	ldrh	r3, [r3, #6]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d110      	bne.n	800965c <USBD_StdItfReq+0xc0>
 800963a:	7bfb      	ldrb	r3, [r7, #15]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d10d      	bne.n	800965c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f000 fddc 	bl	800a1fe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009646:	e009      	b.n	800965c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009648:	6839      	ldr	r1, [r7, #0]
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fcf9 	bl	800a042 <USBD_CtlError>
          break;
 8009650:	e004      	b.n	800965c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009652:	6839      	ldr	r1, [r7, #0]
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 fcf4 	bl	800a042 <USBD_CtlError>
          break;
 800965a:	e000      	b.n	800965e <USBD_StdItfReq+0xc2>
          break;
 800965c:	bf00      	nop
      }
      break;
 800965e:	e004      	b.n	800966a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009660:	6839      	ldr	r1, [r7, #0]
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fced 	bl	800a042 <USBD_CtlError>
      break;
 8009668:	bf00      	nop
  }

  return ret;
 800966a:	7bfb      	ldrb	r3, [r7, #15]
}
 800966c:	4618      	mov	r0, r3
 800966e:	3710      	adds	r7, #16
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800967e:	2300      	movs	r3, #0
 8009680:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	889b      	ldrh	r3, [r3, #4]
 8009686:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009690:	2b40      	cmp	r3, #64	@ 0x40
 8009692:	d007      	beq.n	80096a4 <USBD_StdEPReq+0x30>
 8009694:	2b40      	cmp	r3, #64	@ 0x40
 8009696:	f200 8181 	bhi.w	800999c <USBD_StdEPReq+0x328>
 800969a:	2b00      	cmp	r3, #0
 800969c:	d02a      	beq.n	80096f4 <USBD_StdEPReq+0x80>
 800969e:	2b20      	cmp	r3, #32
 80096a0:	f040 817c 	bne.w	800999c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	4619      	mov	r1, r3
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f7ff fe86 	bl	80093ba <USBD_CoreFindEP>
 80096ae:	4603      	mov	r3, r0
 80096b0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80096b2:	7b7b      	ldrb	r3, [r7, #13]
 80096b4:	2bff      	cmp	r3, #255	@ 0xff
 80096b6:	f000 8176 	beq.w	80099a6 <USBD_StdEPReq+0x332>
 80096ba:	7b7b      	ldrb	r3, [r7, #13]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	f040 8172 	bne.w	80099a6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80096c2:	7b7a      	ldrb	r2, [r7, #13]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80096ca:	7b7a      	ldrb	r2, [r7, #13]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	32ae      	adds	r2, #174	@ 0xae
 80096d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f000 8165 	beq.w	80099a6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80096dc:	7b7a      	ldrb	r2, [r7, #13]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	32ae      	adds	r2, #174	@ 0xae
 80096e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	6839      	ldr	r1, [r7, #0]
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	4798      	blx	r3
 80096ee:	4603      	mov	r3, r0
 80096f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80096f2:	e158      	b.n	80099a6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	785b      	ldrb	r3, [r3, #1]
 80096f8:	2b03      	cmp	r3, #3
 80096fa:	d008      	beq.n	800970e <USBD_StdEPReq+0x9a>
 80096fc:	2b03      	cmp	r3, #3
 80096fe:	f300 8147 	bgt.w	8009990 <USBD_StdEPReq+0x31c>
 8009702:	2b00      	cmp	r3, #0
 8009704:	f000 809b 	beq.w	800983e <USBD_StdEPReq+0x1ca>
 8009708:	2b01      	cmp	r3, #1
 800970a:	d03c      	beq.n	8009786 <USBD_StdEPReq+0x112>
 800970c:	e140      	b.n	8009990 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009714:	b2db      	uxtb	r3, r3
 8009716:	2b02      	cmp	r3, #2
 8009718:	d002      	beq.n	8009720 <USBD_StdEPReq+0xac>
 800971a:	2b03      	cmp	r3, #3
 800971c:	d016      	beq.n	800974c <USBD_StdEPReq+0xd8>
 800971e:	e02c      	b.n	800977a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009720:	7bbb      	ldrb	r3, [r7, #14]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d00d      	beq.n	8009742 <USBD_StdEPReq+0xce>
 8009726:	7bbb      	ldrb	r3, [r7, #14]
 8009728:	2b80      	cmp	r3, #128	@ 0x80
 800972a:	d00a      	beq.n	8009742 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800972c:	7bbb      	ldrb	r3, [r7, #14]
 800972e:	4619      	mov	r1, r3
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f001 f983 	bl	800aa3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009736:	2180      	movs	r1, #128	@ 0x80
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f001 f97f 	bl	800aa3c <USBD_LL_StallEP>
 800973e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009740:	e020      	b.n	8009784 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009742:	6839      	ldr	r1, [r7, #0]
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 fc7c 	bl	800a042 <USBD_CtlError>
              break;
 800974a:	e01b      	b.n	8009784 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	885b      	ldrh	r3, [r3, #2]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d10e      	bne.n	8009772 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009754:	7bbb      	ldrb	r3, [r7, #14]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00b      	beq.n	8009772 <USBD_StdEPReq+0xfe>
 800975a:	7bbb      	ldrb	r3, [r7, #14]
 800975c:	2b80      	cmp	r3, #128	@ 0x80
 800975e:	d008      	beq.n	8009772 <USBD_StdEPReq+0xfe>
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	88db      	ldrh	r3, [r3, #6]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d104      	bne.n	8009772 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009768:	7bbb      	ldrb	r3, [r7, #14]
 800976a:	4619      	mov	r1, r3
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f001 f965 	bl	800aa3c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 fd43 	bl	800a1fe <USBD_CtlSendStatus>

              break;
 8009778:	e004      	b.n	8009784 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800977a:	6839      	ldr	r1, [r7, #0]
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 fc60 	bl	800a042 <USBD_CtlError>
              break;
 8009782:	bf00      	nop
          }
          break;
 8009784:	e109      	b.n	800999a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800978c:	b2db      	uxtb	r3, r3
 800978e:	2b02      	cmp	r3, #2
 8009790:	d002      	beq.n	8009798 <USBD_StdEPReq+0x124>
 8009792:	2b03      	cmp	r3, #3
 8009794:	d016      	beq.n	80097c4 <USBD_StdEPReq+0x150>
 8009796:	e04b      	b.n	8009830 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009798:	7bbb      	ldrb	r3, [r7, #14]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d00d      	beq.n	80097ba <USBD_StdEPReq+0x146>
 800979e:	7bbb      	ldrb	r3, [r7, #14]
 80097a0:	2b80      	cmp	r3, #128	@ 0x80
 80097a2:	d00a      	beq.n	80097ba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80097a4:	7bbb      	ldrb	r3, [r7, #14]
 80097a6:	4619      	mov	r1, r3
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f001 f947 	bl	800aa3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80097ae:	2180      	movs	r1, #128	@ 0x80
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f001 f943 	bl	800aa3c <USBD_LL_StallEP>
 80097b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80097b8:	e040      	b.n	800983c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 fc40 	bl	800a042 <USBD_CtlError>
              break;
 80097c2:	e03b      	b.n	800983c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	885b      	ldrh	r3, [r3, #2]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d136      	bne.n	800983a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80097cc:	7bbb      	ldrb	r3, [r7, #14]
 80097ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d004      	beq.n	80097e0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80097d6:	7bbb      	ldrb	r3, [r7, #14]
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f001 f94d 	bl	800aa7a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 fd0c 	bl	800a1fe <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80097e6:	7bbb      	ldrb	r3, [r7, #14]
 80097e8:	4619      	mov	r1, r3
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f7ff fde5 	bl	80093ba <USBD_CoreFindEP>
 80097f0:	4603      	mov	r3, r0
 80097f2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097f4:	7b7b      	ldrb	r3, [r7, #13]
 80097f6:	2bff      	cmp	r3, #255	@ 0xff
 80097f8:	d01f      	beq.n	800983a <USBD_StdEPReq+0x1c6>
 80097fa:	7b7b      	ldrb	r3, [r7, #13]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d11c      	bne.n	800983a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009800:	7b7a      	ldrb	r2, [r7, #13]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009808:	7b7a      	ldrb	r2, [r7, #13]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	32ae      	adds	r2, #174	@ 0xae
 800980e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d010      	beq.n	800983a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009818:	7b7a      	ldrb	r2, [r7, #13]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	32ae      	adds	r2, #174	@ 0xae
 800981e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	4798      	blx	r3
 800982a:	4603      	mov	r3, r0
 800982c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800982e:	e004      	b.n	800983a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009830:	6839      	ldr	r1, [r7, #0]
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 fc05 	bl	800a042 <USBD_CtlError>
              break;
 8009838:	e000      	b.n	800983c <USBD_StdEPReq+0x1c8>
              break;
 800983a:	bf00      	nop
          }
          break;
 800983c:	e0ad      	b.n	800999a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b02      	cmp	r3, #2
 8009848:	d002      	beq.n	8009850 <USBD_StdEPReq+0x1dc>
 800984a:	2b03      	cmp	r3, #3
 800984c:	d033      	beq.n	80098b6 <USBD_StdEPReq+0x242>
 800984e:	e099      	b.n	8009984 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009850:	7bbb      	ldrb	r3, [r7, #14]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d007      	beq.n	8009866 <USBD_StdEPReq+0x1f2>
 8009856:	7bbb      	ldrb	r3, [r7, #14]
 8009858:	2b80      	cmp	r3, #128	@ 0x80
 800985a:	d004      	beq.n	8009866 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800985c:	6839      	ldr	r1, [r7, #0]
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 fbef 	bl	800a042 <USBD_CtlError>
                break;
 8009864:	e093      	b.n	800998e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009866:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800986a:	2b00      	cmp	r3, #0
 800986c:	da0b      	bge.n	8009886 <USBD_StdEPReq+0x212>
 800986e:	7bbb      	ldrb	r3, [r7, #14]
 8009870:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009874:	4613      	mov	r3, r2
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	4413      	add	r3, r2
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	3310      	adds	r3, #16
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	4413      	add	r3, r2
 8009882:	3304      	adds	r3, #4
 8009884:	e00b      	b.n	800989e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009886:	7bbb      	ldrb	r3, [r7, #14]
 8009888:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800988c:	4613      	mov	r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	4413      	add	r3, r2
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	4413      	add	r3, r2
 800989c:	3304      	adds	r3, #4
 800989e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	2200      	movs	r2, #0
 80098a4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	330e      	adds	r3, #14
 80098aa:	2202      	movs	r2, #2
 80098ac:	4619      	mov	r1, r3
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 fc44 	bl	800a13c <USBD_CtlSendData>
              break;
 80098b4:	e06b      	b.n	800998e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80098b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	da11      	bge.n	80098e2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80098be:	7bbb      	ldrb	r3, [r7, #14]
 80098c0:	f003 020f 	and.w	r2, r3, #15
 80098c4:	6879      	ldr	r1, [r7, #4]
 80098c6:	4613      	mov	r3, r2
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	4413      	add	r3, r2
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	440b      	add	r3, r1
 80098d0:	3323      	adds	r3, #35	@ 0x23
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d117      	bne.n	8009908 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80098d8:	6839      	ldr	r1, [r7, #0]
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f000 fbb1 	bl	800a042 <USBD_CtlError>
                  break;
 80098e0:	e055      	b.n	800998e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80098e2:	7bbb      	ldrb	r3, [r7, #14]
 80098e4:	f003 020f 	and.w	r2, r3, #15
 80098e8:	6879      	ldr	r1, [r7, #4]
 80098ea:	4613      	mov	r3, r2
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	4413      	add	r3, r2
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	440b      	add	r3, r1
 80098f4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80098f8:	781b      	ldrb	r3, [r3, #0]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d104      	bne.n	8009908 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80098fe:	6839      	ldr	r1, [r7, #0]
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 fb9e 	bl	800a042 <USBD_CtlError>
                  break;
 8009906:	e042      	b.n	800998e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009908:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800990c:	2b00      	cmp	r3, #0
 800990e:	da0b      	bge.n	8009928 <USBD_StdEPReq+0x2b4>
 8009910:	7bbb      	ldrb	r3, [r7, #14]
 8009912:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009916:	4613      	mov	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	3310      	adds	r3, #16
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	4413      	add	r3, r2
 8009924:	3304      	adds	r3, #4
 8009926:	e00b      	b.n	8009940 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009928:	7bbb      	ldrb	r3, [r7, #14]
 800992a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800992e:	4613      	mov	r3, r2
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	4413      	add	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	4413      	add	r3, r2
 800993e:	3304      	adds	r3, #4
 8009940:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009942:	7bbb      	ldrb	r3, [r7, #14]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d002      	beq.n	800994e <USBD_StdEPReq+0x2da>
 8009948:	7bbb      	ldrb	r3, [r7, #14]
 800994a:	2b80      	cmp	r3, #128	@ 0x80
 800994c:	d103      	bne.n	8009956 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	2200      	movs	r2, #0
 8009952:	739a      	strb	r2, [r3, #14]
 8009954:	e00e      	b.n	8009974 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009956:	7bbb      	ldrb	r3, [r7, #14]
 8009958:	4619      	mov	r1, r3
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f001 f8ac 	bl	800aab8 <USBD_LL_IsStallEP>
 8009960:	4603      	mov	r3, r0
 8009962:	2b00      	cmp	r3, #0
 8009964:	d003      	beq.n	800996e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	2201      	movs	r2, #1
 800996a:	739a      	strb	r2, [r3, #14]
 800996c:	e002      	b.n	8009974 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	2200      	movs	r2, #0
 8009972:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	330e      	adds	r3, #14
 8009978:	2202      	movs	r2, #2
 800997a:	4619      	mov	r1, r3
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 fbdd 	bl	800a13c <USBD_CtlSendData>
              break;
 8009982:	e004      	b.n	800998e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009984:	6839      	ldr	r1, [r7, #0]
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 fb5b 	bl	800a042 <USBD_CtlError>
              break;
 800998c:	bf00      	nop
          }
          break;
 800998e:	e004      	b.n	800999a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fb55 	bl	800a042 <USBD_CtlError>
          break;
 8009998:	bf00      	nop
      }
      break;
 800999a:	e005      	b.n	80099a8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800999c:	6839      	ldr	r1, [r7, #0]
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 fb4f 	bl	800a042 <USBD_CtlError>
      break;
 80099a4:	e000      	b.n	80099a8 <USBD_StdEPReq+0x334>
      break;
 80099a6:	bf00      	nop
  }

  return ret;
 80099a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
	...

080099b4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b084      	sub	sp, #16
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80099be:	2300      	movs	r3, #0
 80099c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80099c2:	2300      	movs	r3, #0
 80099c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80099c6:	2300      	movs	r3, #0
 80099c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	885b      	ldrh	r3, [r3, #2]
 80099ce:	0a1b      	lsrs	r3, r3, #8
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	3b01      	subs	r3, #1
 80099d4:	2b06      	cmp	r3, #6
 80099d6:	f200 8128 	bhi.w	8009c2a <USBD_GetDescriptor+0x276>
 80099da:	a201      	add	r2, pc, #4	@ (adr r2, 80099e0 <USBD_GetDescriptor+0x2c>)
 80099dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e0:	080099fd 	.word	0x080099fd
 80099e4:	08009a15 	.word	0x08009a15
 80099e8:	08009a55 	.word	0x08009a55
 80099ec:	08009c2b 	.word	0x08009c2b
 80099f0:	08009c2b 	.word	0x08009c2b
 80099f4:	08009bcb 	.word	0x08009bcb
 80099f8:	08009bf7 	.word	0x08009bf7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	7c12      	ldrb	r2, [r2, #16]
 8009a08:	f107 0108 	add.w	r1, r7, #8
 8009a0c:	4610      	mov	r0, r2
 8009a0e:	4798      	blx	r3
 8009a10:	60f8      	str	r0, [r7, #12]
      break;
 8009a12:	e112      	b.n	8009c3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	7c1b      	ldrb	r3, [r3, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d10d      	bne.n	8009a38 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a24:	f107 0208 	add.w	r2, r7, #8
 8009a28:	4610      	mov	r0, r2
 8009a2a:	4798      	blx	r3
 8009a2c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	3301      	adds	r3, #1
 8009a32:	2202      	movs	r2, #2
 8009a34:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009a36:	e100      	b.n	8009c3a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a40:	f107 0208 	add.w	r2, r7, #8
 8009a44:	4610      	mov	r0, r2
 8009a46:	4798      	blx	r3
 8009a48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	2202      	movs	r2, #2
 8009a50:	701a      	strb	r2, [r3, #0]
      break;
 8009a52:	e0f2      	b.n	8009c3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	885b      	ldrh	r3, [r3, #2]
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	2b05      	cmp	r3, #5
 8009a5c:	f200 80ac 	bhi.w	8009bb8 <USBD_GetDescriptor+0x204>
 8009a60:	a201      	add	r2, pc, #4	@ (adr r2, 8009a68 <USBD_GetDescriptor+0xb4>)
 8009a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a66:	bf00      	nop
 8009a68:	08009a81 	.word	0x08009a81
 8009a6c:	08009ab5 	.word	0x08009ab5
 8009a70:	08009ae9 	.word	0x08009ae9
 8009a74:	08009b1d 	.word	0x08009b1d
 8009a78:	08009b51 	.word	0x08009b51
 8009a7c:	08009b85 	.word	0x08009b85
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d00b      	beq.n	8009aa4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	687a      	ldr	r2, [r7, #4]
 8009a96:	7c12      	ldrb	r2, [r2, #16]
 8009a98:	f107 0108 	add.w	r1, r7, #8
 8009a9c:	4610      	mov	r0, r2
 8009a9e:	4798      	blx	r3
 8009aa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009aa2:	e091      	b.n	8009bc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009aa4:	6839      	ldr	r1, [r7, #0]
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 facb 	bl	800a042 <USBD_CtlError>
            err++;
 8009aac:	7afb      	ldrb	r3, [r7, #11]
 8009aae:	3301      	adds	r3, #1
 8009ab0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ab2:	e089      	b.n	8009bc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d00b      	beq.n	8009ad8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	7c12      	ldrb	r2, [r2, #16]
 8009acc:	f107 0108 	add.w	r1, r7, #8
 8009ad0:	4610      	mov	r0, r2
 8009ad2:	4798      	blx	r3
 8009ad4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ad6:	e077      	b.n	8009bc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ad8:	6839      	ldr	r1, [r7, #0]
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 fab1 	bl	800a042 <USBD_CtlError>
            err++;
 8009ae0:	7afb      	ldrb	r3, [r7, #11]
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ae6:	e06f      	b.n	8009bc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aee:	68db      	ldr	r3, [r3, #12]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d00b      	beq.n	8009b0c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	7c12      	ldrb	r2, [r2, #16]
 8009b00:	f107 0108 	add.w	r1, r7, #8
 8009b04:	4610      	mov	r0, r2
 8009b06:	4798      	blx	r3
 8009b08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b0a:	e05d      	b.n	8009bc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b0c:	6839      	ldr	r1, [r7, #0]
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f000 fa97 	bl	800a042 <USBD_CtlError>
            err++;
 8009b14:	7afb      	ldrb	r3, [r7, #11]
 8009b16:	3301      	adds	r3, #1
 8009b18:	72fb      	strb	r3, [r7, #11]
          break;
 8009b1a:	e055      	b.n	8009bc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b22:	691b      	ldr	r3, [r3, #16]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00b      	beq.n	8009b40 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	7c12      	ldrb	r2, [r2, #16]
 8009b34:	f107 0108 	add.w	r1, r7, #8
 8009b38:	4610      	mov	r0, r2
 8009b3a:	4798      	blx	r3
 8009b3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b3e:	e043      	b.n	8009bc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b40:	6839      	ldr	r1, [r7, #0]
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 fa7d 	bl	800a042 <USBD_CtlError>
            err++;
 8009b48:	7afb      	ldrb	r3, [r7, #11]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	72fb      	strb	r3, [r7, #11]
          break;
 8009b4e:	e03b      	b.n	8009bc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b56:	695b      	ldr	r3, [r3, #20]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d00b      	beq.n	8009b74 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b62:	695b      	ldr	r3, [r3, #20]
 8009b64:	687a      	ldr	r2, [r7, #4]
 8009b66:	7c12      	ldrb	r2, [r2, #16]
 8009b68:	f107 0108 	add.w	r1, r7, #8
 8009b6c:	4610      	mov	r0, r2
 8009b6e:	4798      	blx	r3
 8009b70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b72:	e029      	b.n	8009bc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b74:	6839      	ldr	r1, [r7, #0]
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 fa63 	bl	800a042 <USBD_CtlError>
            err++;
 8009b7c:	7afb      	ldrb	r3, [r7, #11]
 8009b7e:	3301      	adds	r3, #1
 8009b80:	72fb      	strb	r3, [r7, #11]
          break;
 8009b82:	e021      	b.n	8009bc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b8a:	699b      	ldr	r3, [r3, #24]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d00b      	beq.n	8009ba8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b96:	699b      	ldr	r3, [r3, #24]
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	7c12      	ldrb	r2, [r2, #16]
 8009b9c:	f107 0108 	add.w	r1, r7, #8
 8009ba0:	4610      	mov	r0, r2
 8009ba2:	4798      	blx	r3
 8009ba4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ba6:	e00f      	b.n	8009bc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ba8:	6839      	ldr	r1, [r7, #0]
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f000 fa49 	bl	800a042 <USBD_CtlError>
            err++;
 8009bb0:	7afb      	ldrb	r3, [r7, #11]
 8009bb2:	3301      	adds	r3, #1
 8009bb4:	72fb      	strb	r3, [r7, #11]
          break;
 8009bb6:	e007      	b.n	8009bc8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 fa41 	bl	800a042 <USBD_CtlError>
          err++;
 8009bc0:	7afb      	ldrb	r3, [r7, #11]
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009bc6:	bf00      	nop
      }
      break;
 8009bc8:	e037      	b.n	8009c3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	7c1b      	ldrb	r3, [r3, #16]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d109      	bne.n	8009be6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bda:	f107 0208 	add.w	r2, r7, #8
 8009bde:	4610      	mov	r0, r2
 8009be0:	4798      	blx	r3
 8009be2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009be4:	e029      	b.n	8009c3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009be6:	6839      	ldr	r1, [r7, #0]
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 fa2a 	bl	800a042 <USBD_CtlError>
        err++;
 8009bee:	7afb      	ldrb	r3, [r7, #11]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	72fb      	strb	r3, [r7, #11]
      break;
 8009bf4:	e021      	b.n	8009c3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	7c1b      	ldrb	r3, [r3, #16]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d10d      	bne.n	8009c1a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c06:	f107 0208 	add.w	r2, r7, #8
 8009c0a:	4610      	mov	r0, r2
 8009c0c:	4798      	blx	r3
 8009c0e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	3301      	adds	r3, #1
 8009c14:	2207      	movs	r2, #7
 8009c16:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c18:	e00f      	b.n	8009c3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c1a:	6839      	ldr	r1, [r7, #0]
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 fa10 	bl	800a042 <USBD_CtlError>
        err++;
 8009c22:	7afb      	ldrb	r3, [r7, #11]
 8009c24:	3301      	adds	r3, #1
 8009c26:	72fb      	strb	r3, [r7, #11]
      break;
 8009c28:	e007      	b.n	8009c3a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009c2a:	6839      	ldr	r1, [r7, #0]
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f000 fa08 	bl	800a042 <USBD_CtlError>
      err++;
 8009c32:	7afb      	ldrb	r3, [r7, #11]
 8009c34:	3301      	adds	r3, #1
 8009c36:	72fb      	strb	r3, [r7, #11]
      break;
 8009c38:	bf00      	nop
  }

  if (err != 0U)
 8009c3a:	7afb      	ldrb	r3, [r7, #11]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d11e      	bne.n	8009c7e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	88db      	ldrh	r3, [r3, #6]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d016      	beq.n	8009c76 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009c48:	893b      	ldrh	r3, [r7, #8]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d00e      	beq.n	8009c6c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	88da      	ldrh	r2, [r3, #6]
 8009c52:	893b      	ldrh	r3, [r7, #8]
 8009c54:	4293      	cmp	r3, r2
 8009c56:	bf28      	it	cs
 8009c58:	4613      	movcs	r3, r2
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009c5e:	893b      	ldrh	r3, [r7, #8]
 8009c60:	461a      	mov	r2, r3
 8009c62:	68f9      	ldr	r1, [r7, #12]
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f000 fa69 	bl	800a13c <USBD_CtlSendData>
 8009c6a:	e009      	b.n	8009c80 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009c6c:	6839      	ldr	r1, [r7, #0]
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 f9e7 	bl	800a042 <USBD_CtlError>
 8009c74:	e004      	b.n	8009c80 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f000 fac1 	bl	800a1fe <USBD_CtlSendStatus>
 8009c7c:	e000      	b.n	8009c80 <USBD_GetDescriptor+0x2cc>
    return;
 8009c7e:	bf00      	nop
  }
}
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop

08009c88 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b084      	sub	sp, #16
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	889b      	ldrh	r3, [r3, #4]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d131      	bne.n	8009cfe <USBD_SetAddress+0x76>
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	88db      	ldrh	r3, [r3, #6]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d12d      	bne.n	8009cfe <USBD_SetAddress+0x76>
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	885b      	ldrh	r3, [r3, #2]
 8009ca6:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ca8:	d829      	bhi.n	8009cfe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	885b      	ldrh	r3, [r3, #2]
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cb4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	2b03      	cmp	r3, #3
 8009cc0:	d104      	bne.n	8009ccc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009cc2:	6839      	ldr	r1, [r7, #0]
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 f9bc 	bl	800a042 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cca:	e01d      	b.n	8009d08 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	7bfa      	ldrb	r2, [r7, #15]
 8009cd0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009cd4:	7bfb      	ldrb	r3, [r7, #15]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 ff19 	bl	800ab10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fa8d 	bl	800a1fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ce4:	7bfb      	ldrb	r3, [r7, #15]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d004      	beq.n	8009cf4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2202      	movs	r2, #2
 8009cee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cf2:	e009      	b.n	8009d08 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cfc:	e004      	b.n	8009d08 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009cfe:	6839      	ldr	r1, [r7, #0]
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 f99e 	bl	800a042 <USBD_CtlError>
  }
}
 8009d06:	bf00      	nop
 8009d08:	bf00      	nop
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b084      	sub	sp, #16
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	885b      	ldrh	r3, [r3, #2]
 8009d22:	b2da      	uxtb	r2, r3
 8009d24:	4b4e      	ldr	r3, [pc, #312]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009d26:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009d28:	4b4d      	ldr	r3, [pc, #308]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d905      	bls.n	8009d3c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009d30:	6839      	ldr	r1, [r7, #0]
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 f985 	bl	800a042 <USBD_CtlError>
    return USBD_FAIL;
 8009d38:	2303      	movs	r3, #3
 8009d3a:	e08c      	b.n	8009e56 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d002      	beq.n	8009d4e <USBD_SetConfig+0x3e>
 8009d48:	2b03      	cmp	r3, #3
 8009d4a:	d029      	beq.n	8009da0 <USBD_SetConfig+0x90>
 8009d4c:	e075      	b.n	8009e3a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009d4e:	4b44      	ldr	r3, [pc, #272]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d020      	beq.n	8009d98 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009d56:	4b42      	ldr	r3, [pc, #264]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d60:	4b3f      	ldr	r3, [pc, #252]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	4619      	mov	r1, r3
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f7fe ffcf 	bl	8008d0a <USBD_SetClassConfig>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009d70:	7bfb      	ldrb	r3, [r7, #15]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d008      	beq.n	8009d88 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009d76:	6839      	ldr	r1, [r7, #0]
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f962 	bl	800a042 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2202      	movs	r2, #2
 8009d82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009d86:	e065      	b.n	8009e54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f000 fa38 	bl	800a1fe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2203      	movs	r2, #3
 8009d92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d96:	e05d      	b.n	8009e54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 fa30 	bl	800a1fe <USBD_CtlSendStatus>
      break;
 8009d9e:	e059      	b.n	8009e54 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009da0:	4b2f      	ldr	r3, [pc, #188]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d112      	bne.n	8009dce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2202      	movs	r2, #2
 8009dac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009db0:	4b2b      	ldr	r3, [pc, #172]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	461a      	mov	r2, r3
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009dba:	4b29      	ldr	r3, [pc, #164]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009dbc:	781b      	ldrb	r3, [r3, #0]
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f7fe ffbe 	bl	8008d42 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fa19 	bl	800a1fe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009dcc:	e042      	b.n	8009e54 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009dce:	4b24      	ldr	r3, [pc, #144]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d02a      	beq.n	8009e32 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	685b      	ldr	r3, [r3, #4]
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	4619      	mov	r1, r3
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f7fe ffac 	bl	8008d42 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009dea:	4b1d      	ldr	r3, [pc, #116]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	461a      	mov	r2, r3
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009df4:	4b1a      	ldr	r3, [pc, #104]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	4619      	mov	r1, r3
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f7fe ff85 	bl	8008d0a <USBD_SetClassConfig>
 8009e00:	4603      	mov	r3, r0
 8009e02:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009e04:	7bfb      	ldrb	r3, [r7, #15]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d00f      	beq.n	8009e2a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009e0a:	6839      	ldr	r1, [r7, #0]
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 f918 	bl	800a042 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	4619      	mov	r1, r3
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f7fe ff91 	bl	8008d42 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2202      	movs	r2, #2
 8009e24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009e28:	e014      	b.n	8009e54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 f9e7 	bl	800a1fe <USBD_CtlSendStatus>
      break;
 8009e30:	e010      	b.n	8009e54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 f9e3 	bl	800a1fe <USBD_CtlSendStatus>
      break;
 8009e38:	e00c      	b.n	8009e54 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f000 f900 	bl	800a042 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009e42:	4b07      	ldr	r3, [pc, #28]	@ (8009e60 <USBD_SetConfig+0x150>)
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	4619      	mov	r1, r3
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f7fe ff7a 	bl	8008d42 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009e4e:	2303      	movs	r3, #3
 8009e50:	73fb      	strb	r3, [r7, #15]
      break;
 8009e52:	bf00      	nop
  }

  return ret;
 8009e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
 8009e5e:	bf00      	nop
 8009e60:	2000055c 	.word	0x2000055c

08009e64 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	88db      	ldrh	r3, [r3, #6]
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d004      	beq.n	8009e80 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009e76:	6839      	ldr	r1, [r7, #0]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 f8e2 	bl	800a042 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009e7e:	e023      	b.n	8009ec8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	2b02      	cmp	r3, #2
 8009e8a:	dc02      	bgt.n	8009e92 <USBD_GetConfig+0x2e>
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	dc03      	bgt.n	8009e98 <USBD_GetConfig+0x34>
 8009e90:	e015      	b.n	8009ebe <USBD_GetConfig+0x5a>
 8009e92:	2b03      	cmp	r3, #3
 8009e94:	d00b      	beq.n	8009eae <USBD_GetConfig+0x4a>
 8009e96:	e012      	b.n	8009ebe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	3308      	adds	r3, #8
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 f948 	bl	800a13c <USBD_CtlSendData>
        break;
 8009eac:	e00c      	b.n	8009ec8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	3304      	adds	r3, #4
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 f940 	bl	800a13c <USBD_CtlSendData>
        break;
 8009ebc:	e004      	b.n	8009ec8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009ebe:	6839      	ldr	r1, [r7, #0]
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 f8be 	bl	800a042 <USBD_CtlError>
        break;
 8009ec6:	bf00      	nop
}
 8009ec8:	bf00      	nop
 8009eca:	3708      	adds	r7, #8
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b082      	sub	sp, #8
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ee0:	b2db      	uxtb	r3, r3
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	d81e      	bhi.n	8009f26 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	88db      	ldrh	r3, [r3, #6]
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d004      	beq.n	8009efa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009ef0:	6839      	ldr	r1, [r7, #0]
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f8a5 	bl	800a042 <USBD_CtlError>
        break;
 8009ef8:	e01a      	b.n	8009f30 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2201      	movs	r2, #1
 8009efe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d005      	beq.n	8009f16 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	f043 0202 	orr.w	r2, r3, #2
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	330c      	adds	r3, #12
 8009f1a:	2202      	movs	r2, #2
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 f90c 	bl	800a13c <USBD_CtlSendData>
      break;
 8009f24:	e004      	b.n	8009f30 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009f26:	6839      	ldr	r1, [r7, #0]
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 f88a 	bl	800a042 <USBD_CtlError>
      break;
 8009f2e:	bf00      	nop
  }
}
 8009f30:	bf00      	nop
 8009f32:	3708      	adds	r7, #8
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b082      	sub	sp, #8
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	885b      	ldrh	r3, [r3, #2]
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d107      	bne.n	8009f5a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 f953 	bl	800a1fe <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009f58:	e013      	b.n	8009f82 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	885b      	ldrh	r3, [r3, #2]
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d10b      	bne.n	8009f7a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	889b      	ldrh	r3, [r3, #4]
 8009f66:	0a1b      	lsrs	r3, r3, #8
 8009f68:	b29b      	uxth	r3, r3
 8009f6a:	b2da      	uxtb	r2, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 f943 	bl	800a1fe <USBD_CtlSendStatus>
}
 8009f78:	e003      	b.n	8009f82 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009f7a:	6839      	ldr	r1, [r7, #0]
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f000 f860 	bl	800a042 <USBD_CtlError>
}
 8009f82:	bf00      	nop
 8009f84:	3708      	adds	r7, #8
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}

08009f8a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f8a:	b580      	push	{r7, lr}
 8009f8c:	b082      	sub	sp, #8
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	3b01      	subs	r3, #1
 8009f9e:	2b02      	cmp	r3, #2
 8009fa0:	d80b      	bhi.n	8009fba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	885b      	ldrh	r3, [r3, #2]
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d10c      	bne.n	8009fc4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2200      	movs	r2, #0
 8009fae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 f923 	bl	800a1fe <USBD_CtlSendStatus>
      }
      break;
 8009fb8:	e004      	b.n	8009fc4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 f840 	bl	800a042 <USBD_CtlError>
      break;
 8009fc2:	e000      	b.n	8009fc6 <USBD_ClrFeature+0x3c>
      break;
 8009fc4:	bf00      	nop
  }
}
 8009fc6:	bf00      	nop
 8009fc8:	3708      	adds	r7, #8
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b084      	sub	sp, #16
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
 8009fd6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	781a      	ldrb	r2, [r3, #0]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	781a      	ldrb	r2, [r3, #0]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009ff8:	68f8      	ldr	r0, [r7, #12]
 8009ffa:	f7ff fa3f 	bl	800947c <SWAPBYTE>
 8009ffe:	4603      	mov	r3, r0
 800a000:	461a      	mov	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	3301      	adds	r3, #1
 800a00a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	3301      	adds	r3, #1
 800a010:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a012:	68f8      	ldr	r0, [r7, #12]
 800a014:	f7ff fa32 	bl	800947c <SWAPBYTE>
 800a018:	4603      	mov	r3, r0
 800a01a:	461a      	mov	r2, r3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	3301      	adds	r3, #1
 800a024:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	3301      	adds	r3, #1
 800a02a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a02c:	68f8      	ldr	r0, [r7, #12]
 800a02e:	f7ff fa25 	bl	800947c <SWAPBYTE>
 800a032:	4603      	mov	r3, r0
 800a034:	461a      	mov	r2, r3
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	80da      	strh	r2, [r3, #6]
}
 800a03a:	bf00      	nop
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b082      	sub	sp, #8
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
 800a04a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a04c:	2180      	movs	r1, #128	@ 0x80
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f000 fcf4 	bl	800aa3c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a054:	2100      	movs	r1, #0
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 fcf0 	bl	800aa3c <USBD_LL_StallEP>
}
 800a05c:	bf00      	nop
 800a05e:	3708      	adds	r7, #8
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b086      	sub	sp, #24
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a070:	2300      	movs	r3, #0
 800a072:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d042      	beq.n	800a100 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a07e:	6938      	ldr	r0, [r7, #16]
 800a080:	f000 f842 	bl	800a108 <USBD_GetLen>
 800a084:	4603      	mov	r3, r0
 800a086:	3301      	adds	r3, #1
 800a088:	005b      	lsls	r3, r3, #1
 800a08a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a08e:	d808      	bhi.n	800a0a2 <USBD_GetString+0x3e>
 800a090:	6938      	ldr	r0, [r7, #16]
 800a092:	f000 f839 	bl	800a108 <USBD_GetLen>
 800a096:	4603      	mov	r3, r0
 800a098:	3301      	adds	r3, #1
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	005b      	lsls	r3, r3, #1
 800a09e:	b29a      	uxth	r2, r3
 800a0a0:	e001      	b.n	800a0a6 <USBD_GetString+0x42>
 800a0a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a0aa:	7dfb      	ldrb	r3, [r7, #23]
 800a0ac:	68ba      	ldr	r2, [r7, #8]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	687a      	ldr	r2, [r7, #4]
 800a0b2:	7812      	ldrb	r2, [r2, #0]
 800a0b4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0b6:	7dfb      	ldrb	r3, [r7, #23]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a0bc:	7dfb      	ldrb	r3, [r7, #23]
 800a0be:	68ba      	ldr	r2, [r7, #8]
 800a0c0:	4413      	add	r3, r2
 800a0c2:	2203      	movs	r2, #3
 800a0c4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0c6:	7dfb      	ldrb	r3, [r7, #23]
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a0cc:	e013      	b.n	800a0f6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a0ce:	7dfb      	ldrb	r3, [r7, #23]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	693a      	ldr	r2, [r7, #16]
 800a0d6:	7812      	ldrb	r2, [r2, #0]
 800a0d8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	613b      	str	r3, [r7, #16]
    idx++;
 800a0e0:	7dfb      	ldrb	r3, [r7, #23]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a0e6:	7dfb      	ldrb	r3, [r7, #23]
 800a0e8:	68ba      	ldr	r2, [r7, #8]
 800a0ea:	4413      	add	r3, r2
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	701a      	strb	r2, [r3, #0]
    idx++;
 800a0f0:	7dfb      	ldrb	r3, [r7, #23]
 800a0f2:	3301      	adds	r3, #1
 800a0f4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	781b      	ldrb	r3, [r3, #0]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d1e7      	bne.n	800a0ce <USBD_GetString+0x6a>
 800a0fe:	e000      	b.n	800a102 <USBD_GetString+0x9e>
    return;
 800a100:	bf00      	nop
  }
}
 800a102:	3718      	adds	r7, #24
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a108:	b480      	push	{r7}
 800a10a:	b085      	sub	sp, #20
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a110:	2300      	movs	r3, #0
 800a112:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a118:	e005      	b.n	800a126 <USBD_GetLen+0x1e>
  {
    len++;
 800a11a:	7bfb      	ldrb	r3, [r7, #15]
 800a11c:	3301      	adds	r3, #1
 800a11e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	3301      	adds	r3, #1
 800a124:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1f5      	bne.n	800a11a <USBD_GetLen+0x12>
  }

  return len;
 800a12e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a130:	4618      	mov	r0, r3
 800a132:	3714      	adds	r7, #20
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	60f8      	str	r0, [r7, #12]
 800a144:	60b9      	str	r1, [r7, #8]
 800a146:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2202      	movs	r2, #2
 800a14c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	68ba      	ldr	r2, [r7, #8]
 800a15a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	2100      	movs	r1, #0
 800a168:	68f8      	ldr	r0, [r7, #12]
 800a16a:	f000 fcf0 	bl	800ab4e <USBD_LL_Transmit>

  return USBD_OK;
 800a16e:	2300      	movs	r3, #0
}
 800a170:	4618      	mov	r0, r3
 800a172:	3710      	adds	r7, #16
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}

0800a178 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	68ba      	ldr	r2, [r7, #8]
 800a188:	2100      	movs	r1, #0
 800a18a:	68f8      	ldr	r0, [r7, #12]
 800a18c:	f000 fcdf 	bl	800ab4e <USBD_LL_Transmit>

  return USBD_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	4618      	mov	r0, r3
 800a194:	3710      	adds	r7, #16
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b084      	sub	sp, #16
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	60f8      	str	r0, [r7, #12]
 800a1a2:	60b9      	str	r1, [r7, #8]
 800a1a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2203      	movs	r2, #3
 800a1aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	687a      	ldr	r2, [r7, #4]
 800a1b2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	68ba      	ldr	r2, [r7, #8]
 800a1ba:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	68ba      	ldr	r2, [r7, #8]
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	68f8      	ldr	r0, [r7, #12]
 800a1ce:	f000 fcdf 	bl	800ab90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1d2:	2300      	movs	r3, #0
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3710      	adds	r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	68ba      	ldr	r2, [r7, #8]
 800a1ec:	2100      	movs	r1, #0
 800a1ee:	68f8      	ldr	r0, [r7, #12]
 800a1f0:	f000 fcce 	bl	800ab90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1f4:	2300      	movs	r3, #0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3710      	adds	r7, #16
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b082      	sub	sp, #8
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2204      	movs	r2, #4
 800a20a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a20e:	2300      	movs	r3, #0
 800a210:	2200      	movs	r2, #0
 800a212:	2100      	movs	r1, #0
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 fc9a 	bl	800ab4e <USBD_LL_Transmit>

  return USBD_OK;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3708      	adds	r7, #8
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2205      	movs	r2, #5
 800a230:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a234:	2300      	movs	r3, #0
 800a236:	2200      	movs	r2, #0
 800a238:	2100      	movs	r1, #0
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 fca8 	bl	800ab90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a240:	2300      	movs	r3, #0
}
 800a242:	4618      	mov	r0, r3
 800a244:	3708      	adds	r7, #8
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
	...

0800a24c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a250:	2200      	movs	r2, #0
 800a252:	4912      	ldr	r1, [pc, #72]	@ (800a29c <MX_USB_DEVICE_Init+0x50>)
 800a254:	4812      	ldr	r0, [pc, #72]	@ (800a2a0 <MX_USB_DEVICE_Init+0x54>)
 800a256:	f7fe fcdb 	bl	8008c10 <USBD_Init>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d001      	beq.n	800a264 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a260:	f7f6 fd9e 	bl	8000da0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a264:	490f      	ldr	r1, [pc, #60]	@ (800a2a4 <MX_USB_DEVICE_Init+0x58>)
 800a266:	480e      	ldr	r0, [pc, #56]	@ (800a2a0 <MX_USB_DEVICE_Init+0x54>)
 800a268:	f7fe fd02 	bl	8008c70 <USBD_RegisterClass>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d001      	beq.n	800a276 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a272:	f7f6 fd95 	bl	8000da0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a276:	490c      	ldr	r1, [pc, #48]	@ (800a2a8 <MX_USB_DEVICE_Init+0x5c>)
 800a278:	4809      	ldr	r0, [pc, #36]	@ (800a2a0 <MX_USB_DEVICE_Init+0x54>)
 800a27a:	f7fe fbf9 	bl	8008a70 <USBD_CDC_RegisterInterface>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d001      	beq.n	800a288 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a284:	f7f6 fd8c 	bl	8000da0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a288:	4805      	ldr	r0, [pc, #20]	@ (800a2a0 <MX_USB_DEVICE_Init+0x54>)
 800a28a:	f7fe fd27 	bl	8008cdc <USBD_Start>
 800a28e:	4603      	mov	r3, r0
 800a290:	2b00      	cmp	r3, #0
 800a292:	d001      	beq.n	800a298 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a294:	f7f6 fd84 	bl	8000da0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a298:	bf00      	nop
 800a29a:	bd80      	pop	{r7, pc}
 800a29c:	200000ac 	.word	0x200000ac
 800a2a0:	20000560 	.word	0x20000560
 800a2a4:	20000018 	.word	0x20000018
 800a2a8:	20000098 	.word	0x20000098

0800a2ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	4905      	ldr	r1, [pc, #20]	@ (800a2c8 <CDC_Init_FS+0x1c>)
 800a2b4:	4805      	ldr	r0, [pc, #20]	@ (800a2cc <CDC_Init_FS+0x20>)
 800a2b6:	f7fe fbf5 	bl	8008aa4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a2ba:	4905      	ldr	r1, [pc, #20]	@ (800a2d0 <CDC_Init_FS+0x24>)
 800a2bc:	4803      	ldr	r0, [pc, #12]	@ (800a2cc <CDC_Init_FS+0x20>)
 800a2be:	f7fe fc13 	bl	8008ae8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a2c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	bd80      	pop	{r7, pc}
 800a2c8:	2000103c 	.word	0x2000103c
 800a2cc:	20000560 	.word	0x20000560
 800a2d0:	2000083c 	.word	0x2000083c

0800a2d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a2d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr

0800a2e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	6039      	str	r1, [r7, #0]
 800a2ee:	71fb      	strb	r3, [r7, #7]
 800a2f0:	4613      	mov	r3, r2
 800a2f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a2f4:	79fb      	ldrb	r3, [r7, #7]
 800a2f6:	2b23      	cmp	r3, #35	@ 0x23
 800a2f8:	d84a      	bhi.n	800a390 <CDC_Control_FS+0xac>
 800a2fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a300 <CDC_Control_FS+0x1c>)
 800a2fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a300:	0800a391 	.word	0x0800a391
 800a304:	0800a391 	.word	0x0800a391
 800a308:	0800a391 	.word	0x0800a391
 800a30c:	0800a391 	.word	0x0800a391
 800a310:	0800a391 	.word	0x0800a391
 800a314:	0800a391 	.word	0x0800a391
 800a318:	0800a391 	.word	0x0800a391
 800a31c:	0800a391 	.word	0x0800a391
 800a320:	0800a391 	.word	0x0800a391
 800a324:	0800a391 	.word	0x0800a391
 800a328:	0800a391 	.word	0x0800a391
 800a32c:	0800a391 	.word	0x0800a391
 800a330:	0800a391 	.word	0x0800a391
 800a334:	0800a391 	.word	0x0800a391
 800a338:	0800a391 	.word	0x0800a391
 800a33c:	0800a391 	.word	0x0800a391
 800a340:	0800a391 	.word	0x0800a391
 800a344:	0800a391 	.word	0x0800a391
 800a348:	0800a391 	.word	0x0800a391
 800a34c:	0800a391 	.word	0x0800a391
 800a350:	0800a391 	.word	0x0800a391
 800a354:	0800a391 	.word	0x0800a391
 800a358:	0800a391 	.word	0x0800a391
 800a35c:	0800a391 	.word	0x0800a391
 800a360:	0800a391 	.word	0x0800a391
 800a364:	0800a391 	.word	0x0800a391
 800a368:	0800a391 	.word	0x0800a391
 800a36c:	0800a391 	.word	0x0800a391
 800a370:	0800a391 	.word	0x0800a391
 800a374:	0800a391 	.word	0x0800a391
 800a378:	0800a391 	.word	0x0800a391
 800a37c:	0800a391 	.word	0x0800a391
 800a380:	0800a391 	.word	0x0800a391
 800a384:	0800a391 	.word	0x0800a391
 800a388:	0800a391 	.word	0x0800a391
 800a38c:	0800a391 	.word	0x0800a391
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a390:	bf00      	nop
  }

  return (USBD_OK);
 800a392:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a394:	4618      	mov	r0, r3
 800a396:	370c      	adds	r7, #12
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a3aa:	6879      	ldr	r1, [r7, #4]
 800a3ac:	4805      	ldr	r0, [pc, #20]	@ (800a3c4 <CDC_Receive_FS+0x24>)
 800a3ae:	f7fe fb9b 	bl	8008ae8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a3b2:	4804      	ldr	r0, [pc, #16]	@ (800a3c4 <CDC_Receive_FS+0x24>)
 800a3b4:	f7fe fbf6 	bl	8008ba4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a3b8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3708      	adds	r7, #8
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	20000560 	.word	0x20000560

0800a3c8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a3d8:	4b0d      	ldr	r3, [pc, #52]	@ (800a410 <CDC_Transmit_FS+0x48>)
 800a3da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a3de:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d001      	beq.n	800a3ee <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	e00b      	b.n	800a406 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a3ee:	887b      	ldrh	r3, [r7, #2]
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	6879      	ldr	r1, [r7, #4]
 800a3f4:	4806      	ldr	r0, [pc, #24]	@ (800a410 <CDC_Transmit_FS+0x48>)
 800a3f6:	f7fe fb55 	bl	8008aa4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a3fa:	4805      	ldr	r0, [pc, #20]	@ (800a410 <CDC_Transmit_FS+0x48>)
 800a3fc:	f7fe fb92 	bl	8008b24 <USBD_CDC_TransmitPacket>
 800a400:	4603      	mov	r3, r0
 800a402:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a404:	7bfb      	ldrb	r3, [r7, #15]
}
 800a406:	4618      	mov	r0, r3
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	20000560 	.word	0x20000560

0800a414 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a414:	b480      	push	{r7}
 800a416:	b087      	sub	sp, #28
 800a418:	af00      	add	r7, sp, #0
 800a41a:	60f8      	str	r0, [r7, #12]
 800a41c:	60b9      	str	r1, [r7, #8]
 800a41e:	4613      	mov	r3, r2
 800a420:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a422:	2300      	movs	r3, #0
 800a424:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a426:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	371c      	adds	r7, #28
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr
	...

0800a438 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a438:	b480      	push	{r7}
 800a43a:	b083      	sub	sp, #12
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	4603      	mov	r3, r0
 800a440:	6039      	str	r1, [r7, #0]
 800a442:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	2212      	movs	r2, #18
 800a448:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a44a:	4b03      	ldr	r3, [pc, #12]	@ (800a458 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	370c      	adds	r7, #12
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr
 800a458:	200000c8 	.word	0x200000c8

0800a45c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b083      	sub	sp, #12
 800a460:	af00      	add	r7, sp, #0
 800a462:	4603      	mov	r3, r0
 800a464:	6039      	str	r1, [r7, #0]
 800a466:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	2204      	movs	r2, #4
 800a46c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a46e:	4b03      	ldr	r3, [pc, #12]	@ (800a47c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a470:	4618      	mov	r0, r3
 800a472:	370c      	adds	r7, #12
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr
 800a47c:	200000dc 	.word	0x200000dc

0800a480 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b082      	sub	sp, #8
 800a484:	af00      	add	r7, sp, #0
 800a486:	4603      	mov	r3, r0
 800a488:	6039      	str	r1, [r7, #0]
 800a48a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a48c:	79fb      	ldrb	r3, [r7, #7]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d105      	bne.n	800a49e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a492:	683a      	ldr	r2, [r7, #0]
 800a494:	4907      	ldr	r1, [pc, #28]	@ (800a4b4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a496:	4808      	ldr	r0, [pc, #32]	@ (800a4b8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a498:	f7ff fde4 	bl	800a064 <USBD_GetString>
 800a49c:	e004      	b.n	800a4a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a49e:	683a      	ldr	r2, [r7, #0]
 800a4a0:	4904      	ldr	r1, [pc, #16]	@ (800a4b4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4a2:	4805      	ldr	r0, [pc, #20]	@ (800a4b8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4a4:	f7ff fdde 	bl	800a064 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4a8:	4b02      	ldr	r3, [pc, #8]	@ (800a4b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	3708      	adds	r7, #8
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}
 800a4b2:	bf00      	nop
 800a4b4:	2000183c 	.word	0x2000183c
 800a4b8:	0800b6d4 	.word	0x0800b6d4

0800a4bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b082      	sub	sp, #8
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	6039      	str	r1, [r7, #0]
 800a4c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a4c8:	683a      	ldr	r2, [r7, #0]
 800a4ca:	4904      	ldr	r1, [pc, #16]	@ (800a4dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a4cc:	4804      	ldr	r0, [pc, #16]	@ (800a4e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a4ce:	f7ff fdc9 	bl	800a064 <USBD_GetString>
  return USBD_StrDesc;
 800a4d2:	4b02      	ldr	r3, [pc, #8]	@ (800a4dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3708      	adds	r7, #8
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	2000183c 	.word	0x2000183c
 800a4e0:	0800b6ec 	.word	0x0800b6ec

0800a4e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	6039      	str	r1, [r7, #0]
 800a4ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	221a      	movs	r2, #26
 800a4f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a4f6:	f000 f843 	bl	800a580 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a4fa:	4b02      	ldr	r3, [pc, #8]	@ (800a504 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3708      	adds	r7, #8
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}
 800a504:	200000e0 	.word	0x200000e0

0800a508 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b082      	sub	sp, #8
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	4603      	mov	r3, r0
 800a510:	6039      	str	r1, [r7, #0]
 800a512:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a514:	79fb      	ldrb	r3, [r7, #7]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d105      	bne.n	800a526 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a51a:	683a      	ldr	r2, [r7, #0]
 800a51c:	4907      	ldr	r1, [pc, #28]	@ (800a53c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a51e:	4808      	ldr	r0, [pc, #32]	@ (800a540 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a520:	f7ff fda0 	bl	800a064 <USBD_GetString>
 800a524:	e004      	b.n	800a530 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a526:	683a      	ldr	r2, [r7, #0]
 800a528:	4904      	ldr	r1, [pc, #16]	@ (800a53c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a52a:	4805      	ldr	r0, [pc, #20]	@ (800a540 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a52c:	f7ff fd9a 	bl	800a064 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a530:	4b02      	ldr	r3, [pc, #8]	@ (800a53c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a532:	4618      	mov	r0, r3
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	2000183c 	.word	0x2000183c
 800a540:	0800b700 	.word	0x0800b700

0800a544 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
 800a54a:	4603      	mov	r3, r0
 800a54c:	6039      	str	r1, [r7, #0]
 800a54e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a550:	79fb      	ldrb	r3, [r7, #7]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d105      	bne.n	800a562 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a556:	683a      	ldr	r2, [r7, #0]
 800a558:	4907      	ldr	r1, [pc, #28]	@ (800a578 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a55a:	4808      	ldr	r0, [pc, #32]	@ (800a57c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a55c:	f7ff fd82 	bl	800a064 <USBD_GetString>
 800a560:	e004      	b.n	800a56c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a562:	683a      	ldr	r2, [r7, #0]
 800a564:	4904      	ldr	r1, [pc, #16]	@ (800a578 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a566:	4805      	ldr	r0, [pc, #20]	@ (800a57c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a568:	f7ff fd7c 	bl	800a064 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a56c:	4b02      	ldr	r3, [pc, #8]	@ (800a578 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3708      	adds	r7, #8
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop
 800a578:	2000183c 	.word	0x2000183c
 800a57c:	0800b70c 	.word	0x0800b70c

0800a580 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b084      	sub	sp, #16
 800a584:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a586:	4b0f      	ldr	r3, [pc, #60]	@ (800a5c4 <Get_SerialNum+0x44>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a58c:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c8 <Get_SerialNum+0x48>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a592:	4b0e      	ldr	r3, [pc, #56]	@ (800a5cc <Get_SerialNum+0x4c>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	4413      	add	r3, r2
 800a59e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d009      	beq.n	800a5ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a5a6:	2208      	movs	r2, #8
 800a5a8:	4909      	ldr	r1, [pc, #36]	@ (800a5d0 <Get_SerialNum+0x50>)
 800a5aa:	68f8      	ldr	r0, [r7, #12]
 800a5ac:	f000 f814 	bl	800a5d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a5b0:	2204      	movs	r2, #4
 800a5b2:	4908      	ldr	r1, [pc, #32]	@ (800a5d4 <Get_SerialNum+0x54>)
 800a5b4:	68b8      	ldr	r0, [r7, #8]
 800a5b6:	f000 f80f 	bl	800a5d8 <IntToUnicode>
  }
}
 800a5ba:	bf00      	nop
 800a5bc:	3710      	adds	r7, #16
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	1fff7a10 	.word	0x1fff7a10
 800a5c8:	1fff7a14 	.word	0x1fff7a14
 800a5cc:	1fff7a18 	.word	0x1fff7a18
 800a5d0:	200000e2 	.word	0x200000e2
 800a5d4:	200000f2 	.word	0x200000f2

0800a5d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b087      	sub	sp, #28
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	4613      	mov	r3, r2
 800a5e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	75fb      	strb	r3, [r7, #23]
 800a5ee:	e027      	b.n	800a640 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	0f1b      	lsrs	r3, r3, #28
 800a5f4:	2b09      	cmp	r3, #9
 800a5f6:	d80b      	bhi.n	800a610 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	0f1b      	lsrs	r3, r3, #28
 800a5fc:	b2da      	uxtb	r2, r3
 800a5fe:	7dfb      	ldrb	r3, [r7, #23]
 800a600:	005b      	lsls	r3, r3, #1
 800a602:	4619      	mov	r1, r3
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	440b      	add	r3, r1
 800a608:	3230      	adds	r2, #48	@ 0x30
 800a60a:	b2d2      	uxtb	r2, r2
 800a60c:	701a      	strb	r2, [r3, #0]
 800a60e:	e00a      	b.n	800a626 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	0f1b      	lsrs	r3, r3, #28
 800a614:	b2da      	uxtb	r2, r3
 800a616:	7dfb      	ldrb	r3, [r7, #23]
 800a618:	005b      	lsls	r3, r3, #1
 800a61a:	4619      	mov	r1, r3
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	440b      	add	r3, r1
 800a620:	3237      	adds	r2, #55	@ 0x37
 800a622:	b2d2      	uxtb	r2, r2
 800a624:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	011b      	lsls	r3, r3, #4
 800a62a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a62c:	7dfb      	ldrb	r3, [r7, #23]
 800a62e:	005b      	lsls	r3, r3, #1
 800a630:	3301      	adds	r3, #1
 800a632:	68ba      	ldr	r2, [r7, #8]
 800a634:	4413      	add	r3, r2
 800a636:	2200      	movs	r2, #0
 800a638:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a63a:	7dfb      	ldrb	r3, [r7, #23]
 800a63c:	3301      	adds	r3, #1
 800a63e:	75fb      	strb	r3, [r7, #23]
 800a640:	7dfa      	ldrb	r2, [r7, #23]
 800a642:	79fb      	ldrb	r3, [r7, #7]
 800a644:	429a      	cmp	r2, r3
 800a646:	d3d3      	bcc.n	800a5f0 <IntToUnicode+0x18>
  }
}
 800a648:	bf00      	nop
 800a64a:	bf00      	nop
 800a64c:	371c      	adds	r7, #28
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr
	...

0800a658 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b08a      	sub	sp, #40	@ 0x28
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a660:	f107 0314 	add.w	r3, r7, #20
 800a664:	2200      	movs	r2, #0
 800a666:	601a      	str	r2, [r3, #0]
 800a668:	605a      	str	r2, [r3, #4]
 800a66a:	609a      	str	r2, [r3, #8]
 800a66c:	60da      	str	r2, [r3, #12]
 800a66e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a678:	d13a      	bne.n	800a6f0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a67a:	2300      	movs	r3, #0
 800a67c:	613b      	str	r3, [r7, #16]
 800a67e:	4b1e      	ldr	r3, [pc, #120]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a682:	4a1d      	ldr	r2, [pc, #116]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a684:	f043 0301 	orr.w	r3, r3, #1
 800a688:	6313      	str	r3, [r2, #48]	@ 0x30
 800a68a:	4b1b      	ldr	r3, [pc, #108]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a68c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	613b      	str	r3, [r7, #16]
 800a694:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a696:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a69a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a69c:	2302      	movs	r3, #2
 800a69e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a6a8:	230a      	movs	r3, #10
 800a6aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6ac:	f107 0314 	add.w	r3, r7, #20
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	4812      	ldr	r0, [pc, #72]	@ (800a6fc <HAL_PCD_MspInit+0xa4>)
 800a6b4:	f7f7 fc30 	bl	8001f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a6b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a6ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6bc:	4a0e      	ldr	r2, [pc, #56]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a6be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6c2:	6353      	str	r3, [r2, #52]	@ 0x34
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	60fb      	str	r3, [r7, #12]
 800a6c8:	4b0b      	ldr	r3, [pc, #44]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a6ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6cc:	4a0a      	ldr	r2, [pc, #40]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a6ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a6d2:	6453      	str	r3, [r2, #68]	@ 0x44
 800a6d4:	4b08      	ldr	r3, [pc, #32]	@ (800a6f8 <HAL_PCD_MspInit+0xa0>)
 800a6d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a6dc:	60fb      	str	r3, [r7, #12]
 800a6de:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	2100      	movs	r1, #0
 800a6e4:	2043      	movs	r0, #67	@ 0x43
 800a6e6:	f7f7 fb4e 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a6ea:	2043      	movs	r0, #67	@ 0x43
 800a6ec:	f7f7 fb67 	bl	8001dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a6f0:	bf00      	nop
 800a6f2:	3728      	adds	r7, #40	@ 0x28
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}
 800a6f8:	40023800 	.word	0x40023800
 800a6fc:	40020000 	.word	0x40020000

0800a700 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b082      	sub	sp, #8
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a714:	4619      	mov	r1, r3
 800a716:	4610      	mov	r0, r2
 800a718:	f7fe fb2d 	bl	8008d76 <USBD_LL_SetupStage>
}
 800a71c:	bf00      	nop
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	460b      	mov	r3, r1
 800a72e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a736:	78fa      	ldrb	r2, [r7, #3]
 800a738:	6879      	ldr	r1, [r7, #4]
 800a73a:	4613      	mov	r3, r2
 800a73c:	00db      	lsls	r3, r3, #3
 800a73e:	4413      	add	r3, r2
 800a740:	009b      	lsls	r3, r3, #2
 800a742:	440b      	add	r3, r1
 800a744:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	78fb      	ldrb	r3, [r7, #3]
 800a74c:	4619      	mov	r1, r3
 800a74e:	f7fe fb67 	bl	8008e20 <USBD_LL_DataOutStage>
}
 800a752:	bf00      	nop
 800a754:	3708      	adds	r7, #8
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}

0800a75a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a75a:	b580      	push	{r7, lr}
 800a75c:	b082      	sub	sp, #8
 800a75e:	af00      	add	r7, sp, #0
 800a760:	6078      	str	r0, [r7, #4]
 800a762:	460b      	mov	r3, r1
 800a764:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a76c:	78fa      	ldrb	r2, [r7, #3]
 800a76e:	6879      	ldr	r1, [r7, #4]
 800a770:	4613      	mov	r3, r2
 800a772:	00db      	lsls	r3, r3, #3
 800a774:	4413      	add	r3, r2
 800a776:	009b      	lsls	r3, r3, #2
 800a778:	440b      	add	r3, r1
 800a77a:	3320      	adds	r3, #32
 800a77c:	681a      	ldr	r2, [r3, #0]
 800a77e:	78fb      	ldrb	r3, [r7, #3]
 800a780:	4619      	mov	r1, r3
 800a782:	f7fe fc09 	bl	8008f98 <USBD_LL_DataInStage>
}
 800a786:	bf00      	nop
 800a788:	3708      	adds	r7, #8
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}

0800a78e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a78e:	b580      	push	{r7, lr}
 800a790:	b082      	sub	sp, #8
 800a792:	af00      	add	r7, sp, #0
 800a794:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a79c:	4618      	mov	r0, r3
 800a79e:	f7fe fd4d 	bl	800923c <USBD_LL_SOF>
}
 800a7a2:	bf00      	nop
 800a7a4:	3708      	adds	r7, #8
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b084      	sub	sp, #16
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	79db      	ldrb	r3, [r3, #7]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d102      	bne.n	800a7c4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	73fb      	strb	r3, [r7, #15]
 800a7c2:	e008      	b.n	800a7d6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	79db      	ldrb	r3, [r3, #7]
 800a7c8:	2b02      	cmp	r3, #2
 800a7ca:	d102      	bne.n	800a7d2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	73fb      	strb	r3, [r7, #15]
 800a7d0:	e001      	b.n	800a7d6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a7d2:	f7f6 fae5 	bl	8000da0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7dc:	7bfa      	ldrb	r2, [r7, #15]
 800a7de:	4611      	mov	r1, r2
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f7fe fce7 	bl	80091b4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7fe fc8e 	bl	800910e <USBD_LL_Reset>
}
 800a7f2:	bf00      	nop
 800a7f4:	3710      	adds	r7, #16
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
	...

0800a7fc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7fe fce2 	bl	80091d4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	6812      	ldr	r2, [r2, #0]
 800a81e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a822:	f043 0301 	orr.w	r3, r3, #1
 800a826:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	7adb      	ldrb	r3, [r3, #11]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d005      	beq.n	800a83c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a830:	4b04      	ldr	r3, [pc, #16]	@ (800a844 <HAL_PCD_SuspendCallback+0x48>)
 800a832:	691b      	ldr	r3, [r3, #16]
 800a834:	4a03      	ldr	r2, [pc, #12]	@ (800a844 <HAL_PCD_SuspendCallback+0x48>)
 800a836:	f043 0306 	orr.w	r3, r3, #6
 800a83a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a83c:	bf00      	nop
 800a83e:	3708      	adds	r7, #8
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	e000ed00 	.word	0xe000ed00

0800a848 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a856:	4618      	mov	r0, r3
 800a858:	f7fe fcd8 	bl	800920c <USBD_LL_Resume>
}
 800a85c:	bf00      	nop
 800a85e:	3708      	adds	r7, #8
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	460b      	mov	r3, r1
 800a86e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a876:	78fa      	ldrb	r2, [r7, #3]
 800a878:	4611      	mov	r1, r2
 800a87a:	4618      	mov	r0, r3
 800a87c:	f7fe fd30 	bl	80092e0 <USBD_LL_IsoOUTIncomplete>
}
 800a880:	bf00      	nop
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b082      	sub	sp, #8
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	460b      	mov	r3, r1
 800a892:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a89a:	78fa      	ldrb	r2, [r7, #3]
 800a89c:	4611      	mov	r1, r2
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fe fcec 	bl	800927c <USBD_LL_IsoINIncomplete>
}
 800a8a4:	bf00      	nop
 800a8a6:	3708      	adds	r7, #8
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}

0800a8ac <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b082      	sub	sp, #8
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7fe fd42 	bl	8009344 <USBD_LL_DevConnected>
}
 800a8c0:	bf00      	nop
 800a8c2:	3708      	adds	r7, #8
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b082      	sub	sp, #8
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f7fe fd3f 	bl	800935a <USBD_LL_DevDisconnected>
}
 800a8dc:	bf00      	nop
 800a8de:	3708      	adds	r7, #8
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d13c      	bne.n	800a96e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a8f4:	4a20      	ldr	r2, [pc, #128]	@ (800a978 <USBD_LL_Init+0x94>)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a1e      	ldr	r2, [pc, #120]	@ (800a978 <USBD_LL_Init+0x94>)
 800a900:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a904:	4b1c      	ldr	r3, [pc, #112]	@ (800a978 <USBD_LL_Init+0x94>)
 800a906:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a90a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a90c:	4b1a      	ldr	r3, [pc, #104]	@ (800a978 <USBD_LL_Init+0x94>)
 800a90e:	2204      	movs	r2, #4
 800a910:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a912:	4b19      	ldr	r3, [pc, #100]	@ (800a978 <USBD_LL_Init+0x94>)
 800a914:	2202      	movs	r2, #2
 800a916:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a918:	4b17      	ldr	r3, [pc, #92]	@ (800a978 <USBD_LL_Init+0x94>)
 800a91a:	2200      	movs	r2, #0
 800a91c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a91e:	4b16      	ldr	r3, [pc, #88]	@ (800a978 <USBD_LL_Init+0x94>)
 800a920:	2202      	movs	r2, #2
 800a922:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a924:	4b14      	ldr	r3, [pc, #80]	@ (800a978 <USBD_LL_Init+0x94>)
 800a926:	2200      	movs	r2, #0
 800a928:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a92a:	4b13      	ldr	r3, [pc, #76]	@ (800a978 <USBD_LL_Init+0x94>)
 800a92c:	2200      	movs	r2, #0
 800a92e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a930:	4b11      	ldr	r3, [pc, #68]	@ (800a978 <USBD_LL_Init+0x94>)
 800a932:	2200      	movs	r2, #0
 800a934:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a936:	4b10      	ldr	r3, [pc, #64]	@ (800a978 <USBD_LL_Init+0x94>)
 800a938:	2200      	movs	r2, #0
 800a93a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a93c:	4b0e      	ldr	r3, [pc, #56]	@ (800a978 <USBD_LL_Init+0x94>)
 800a93e:	2200      	movs	r2, #0
 800a940:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a942:	480d      	ldr	r0, [pc, #52]	@ (800a978 <USBD_LL_Init+0x94>)
 800a944:	f7f8 f93e 	bl	8002bc4 <HAL_PCD_Init>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d001      	beq.n	800a952 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a94e:	f7f6 fa27 	bl	8000da0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a952:	2180      	movs	r1, #128	@ 0x80
 800a954:	4808      	ldr	r0, [pc, #32]	@ (800a978 <USBD_LL_Init+0x94>)
 800a956:	f7f9 fb6a 	bl	800402e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a95a:	2240      	movs	r2, #64	@ 0x40
 800a95c:	2100      	movs	r1, #0
 800a95e:	4806      	ldr	r0, [pc, #24]	@ (800a978 <USBD_LL_Init+0x94>)
 800a960:	f7f9 fb1e 	bl	8003fa0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a964:	2280      	movs	r2, #128	@ 0x80
 800a966:	2101      	movs	r1, #1
 800a968:	4803      	ldr	r0, [pc, #12]	@ (800a978 <USBD_LL_Init+0x94>)
 800a96a:	f7f9 fb19 	bl	8003fa0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a96e:	2300      	movs	r3, #0
}
 800a970:	4618      	mov	r0, r3
 800a972:	3708      	adds	r7, #8
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}
 800a978:	20001a3c 	.word	0x20001a3c

0800a97c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a984:	2300      	movs	r3, #0
 800a986:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a988:	2300      	movs	r3, #0
 800a98a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a992:	4618      	mov	r0, r3
 800a994:	f7f8 fa25 	bl	8002de2 <HAL_PCD_Start>
 800a998:	4603      	mov	r3, r0
 800a99a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a99c:	7bfb      	ldrb	r3, [r7, #15]
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f000 f942 	bl	800ac28 <USBD_Get_USB_Status>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b084      	sub	sp, #16
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
 800a9ba:	4608      	mov	r0, r1
 800a9bc:	4611      	mov	r1, r2
 800a9be:	461a      	mov	r2, r3
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	70fb      	strb	r3, [r7, #3]
 800a9c4:	460b      	mov	r3, r1
 800a9c6:	70bb      	strb	r3, [r7, #2]
 800a9c8:	4613      	mov	r3, r2
 800a9ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a9da:	78bb      	ldrb	r3, [r7, #2]
 800a9dc:	883a      	ldrh	r2, [r7, #0]
 800a9de:	78f9      	ldrb	r1, [r7, #3]
 800a9e0:	f7f8 fef9 	bl	80037d6 <HAL_PCD_EP_Open>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9e8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f000 f91c 	bl	800ac28 <USBD_Get_USB_Status>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3710      	adds	r7, #16
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}

0800a9fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9fe:	b580      	push	{r7, lr}
 800aa00:	b084      	sub	sp, #16
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
 800aa06:	460b      	mov	r3, r1
 800aa08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa18:	78fa      	ldrb	r2, [r7, #3]
 800aa1a:	4611      	mov	r1, r2
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f7f8 ff44 	bl	80038aa <HAL_PCD_EP_Close>
 800aa22:	4603      	mov	r3, r0
 800aa24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa26:	7bfb      	ldrb	r3, [r7, #15]
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f000 f8fd 	bl	800ac28 <USBD_Get_USB_Status>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa32:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3710      	adds	r7, #16
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	460b      	mov	r3, r1
 800aa46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa56:	78fa      	ldrb	r2, [r7, #3]
 800aa58:	4611      	mov	r1, r2
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	f7f8 fffc 	bl	8003a58 <HAL_PCD_EP_SetStall>
 800aa60:	4603      	mov	r3, r0
 800aa62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa64:	7bfb      	ldrb	r3, [r7, #15]
 800aa66:	4618      	mov	r0, r3
 800aa68:	f000 f8de 	bl	800ac28 <USBD_Get_USB_Status>
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa70:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3710      	adds	r7, #16
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}

0800aa7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa7a:	b580      	push	{r7, lr}
 800aa7c:	b084      	sub	sp, #16
 800aa7e:	af00      	add	r7, sp, #0
 800aa80:	6078      	str	r0, [r7, #4]
 800aa82:	460b      	mov	r3, r1
 800aa84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa86:	2300      	movs	r3, #0
 800aa88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa94:	78fa      	ldrb	r2, [r7, #3]
 800aa96:	4611      	mov	r1, r2
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f7f9 f840 	bl	8003b1e <HAL_PCD_EP_ClrStall>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aaa2:	7bfb      	ldrb	r3, [r7, #15]
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f000 f8bf 	bl	800ac28 <USBD_Get_USB_Status>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aaae:	7bbb      	ldrb	r3, [r7, #14]
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	3710      	adds	r7, #16
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b085      	sub	sp, #20
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	460b      	mov	r3, r1
 800aac2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aaca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aacc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	da0b      	bge.n	800aaec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aad4:	78fb      	ldrb	r3, [r7, #3]
 800aad6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aada:	68f9      	ldr	r1, [r7, #12]
 800aadc:	4613      	mov	r3, r2
 800aade:	00db      	lsls	r3, r3, #3
 800aae0:	4413      	add	r3, r2
 800aae2:	009b      	lsls	r3, r3, #2
 800aae4:	440b      	add	r3, r1
 800aae6:	3316      	adds	r3, #22
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	e00b      	b.n	800ab04 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aaec:	78fb      	ldrb	r3, [r7, #3]
 800aaee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aaf2:	68f9      	ldr	r1, [r7, #12]
 800aaf4:	4613      	mov	r3, r2
 800aaf6:	00db      	lsls	r3, r3, #3
 800aaf8:	4413      	add	r3, r2
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	440b      	add	r3, r1
 800aafe:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ab02:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3714      	adds	r7, #20
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr

0800ab10 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b084      	sub	sp, #16
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
 800ab18:	460b      	mov	r3, r1
 800ab1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab20:	2300      	movs	r3, #0
 800ab22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab2a:	78fa      	ldrb	r2, [r7, #3]
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7f8 fe2d 	bl	800378e <HAL_PCD_SetAddress>
 800ab34:	4603      	mov	r3, r0
 800ab36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab38:	7bfb      	ldrb	r3, [r7, #15]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f000 f874 	bl	800ac28 <USBD_Get_USB_Status>
 800ab40:	4603      	mov	r3, r0
 800ab42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab44:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b086      	sub	sp, #24
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	60f8      	str	r0, [r7, #12]
 800ab56:	607a      	str	r2, [r7, #4]
 800ab58:	603b      	str	r3, [r7, #0]
 800ab5a:	460b      	mov	r3, r1
 800ab5c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab62:	2300      	movs	r3, #0
 800ab64:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ab6c:	7af9      	ldrb	r1, [r7, #11]
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	687a      	ldr	r2, [r7, #4]
 800ab72:	f7f8 ff37 	bl	80039e4 <HAL_PCD_EP_Transmit>
 800ab76:	4603      	mov	r3, r0
 800ab78:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab7a:	7dfb      	ldrb	r3, [r7, #23]
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f000 f853 	bl	800ac28 <USBD_Get_USB_Status>
 800ab82:	4603      	mov	r3, r0
 800ab84:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ab86:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3718      	adds	r7, #24
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	60f8      	str	r0, [r7, #12]
 800ab98:	607a      	str	r2, [r7, #4]
 800ab9a:	603b      	str	r3, [r7, #0]
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aba0:	2300      	movs	r3, #0
 800aba2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aba4:	2300      	movs	r3, #0
 800aba6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800abae:	7af9      	ldrb	r1, [r7, #11]
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	687a      	ldr	r2, [r7, #4]
 800abb4:	f7f8 fec3 	bl	800393e <HAL_PCD_EP_Receive>
 800abb8:	4603      	mov	r3, r0
 800abba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abbc:	7dfb      	ldrb	r3, [r7, #23]
 800abbe:	4618      	mov	r0, r3
 800abc0:	f000 f832 	bl	800ac28 <USBD_Get_USB_Status>
 800abc4:	4603      	mov	r3, r0
 800abc6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abc8:	7dbb      	ldrb	r3, [r7, #22]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3718      	adds	r7, #24
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}

0800abd2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b082      	sub	sp, #8
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	6078      	str	r0, [r7, #4]
 800abda:	460b      	mov	r3, r1
 800abdc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800abe4:	78fa      	ldrb	r2, [r7, #3]
 800abe6:	4611      	mov	r1, r2
 800abe8:	4618      	mov	r0, r3
 800abea:	f7f8 fee3 	bl	80039b4 <HAL_PCD_EP_GetRxCount>
 800abee:	4603      	mov	r3, r0
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3708      	adds	r7, #8
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b083      	sub	sp, #12
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ac00:	4b03      	ldr	r3, [pc, #12]	@ (800ac10 <USBD_static_malloc+0x18>)
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	370c      	adds	r7, #12
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	20001f20 	.word	0x20001f20

0800ac14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b083      	sub	sp, #12
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]

}
 800ac1c:	bf00      	nop
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b085      	sub	sp, #20
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	4603      	mov	r3, r0
 800ac30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac32:	2300      	movs	r3, #0
 800ac34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac36:	79fb      	ldrb	r3, [r7, #7]
 800ac38:	2b03      	cmp	r3, #3
 800ac3a:	d817      	bhi.n	800ac6c <USBD_Get_USB_Status+0x44>
 800ac3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac44 <USBD_Get_USB_Status+0x1c>)
 800ac3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac42:	bf00      	nop
 800ac44:	0800ac55 	.word	0x0800ac55
 800ac48:	0800ac5b 	.word	0x0800ac5b
 800ac4c:	0800ac61 	.word	0x0800ac61
 800ac50:	0800ac67 	.word	0x0800ac67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ac54:	2300      	movs	r3, #0
 800ac56:	73fb      	strb	r3, [r7, #15]
    break;
 800ac58:	e00b      	b.n	800ac72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac5e:	e008      	b.n	800ac72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ac60:	2301      	movs	r3, #1
 800ac62:	73fb      	strb	r3, [r7, #15]
    break;
 800ac64:	e005      	b.n	800ac72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ac66:	2303      	movs	r3, #3
 800ac68:	73fb      	strb	r3, [r7, #15]
    break;
 800ac6a:	e002      	b.n	800ac72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ac6c:	2303      	movs	r3, #3
 800ac6e:	73fb      	strb	r3, [r7, #15]
    break;
 800ac70:	bf00      	nop
  }
  return usb_status;
 800ac72:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	3714      	adds	r7, #20
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr

0800ac80 <sniprintf>:
 800ac80:	b40c      	push	{r2, r3}
 800ac82:	b530      	push	{r4, r5, lr}
 800ac84:	4b17      	ldr	r3, [pc, #92]	@ (800ace4 <sniprintf+0x64>)
 800ac86:	1e0c      	subs	r4, r1, #0
 800ac88:	681d      	ldr	r5, [r3, #0]
 800ac8a:	b09d      	sub	sp, #116	@ 0x74
 800ac8c:	da08      	bge.n	800aca0 <sniprintf+0x20>
 800ac8e:	238b      	movs	r3, #139	@ 0x8b
 800ac90:	602b      	str	r3, [r5, #0]
 800ac92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac96:	b01d      	add	sp, #116	@ 0x74
 800ac98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac9c:	b002      	add	sp, #8
 800ac9e:	4770      	bx	lr
 800aca0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aca4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aca8:	bf14      	ite	ne
 800acaa:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800acae:	4623      	moveq	r3, r4
 800acb0:	9304      	str	r3, [sp, #16]
 800acb2:	9307      	str	r3, [sp, #28]
 800acb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800acb8:	9002      	str	r0, [sp, #8]
 800acba:	9006      	str	r0, [sp, #24]
 800acbc:	f8ad 3016 	strh.w	r3, [sp, #22]
 800acc0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800acc2:	ab21      	add	r3, sp, #132	@ 0x84
 800acc4:	a902      	add	r1, sp, #8
 800acc6:	4628      	mov	r0, r5
 800acc8:	9301      	str	r3, [sp, #4]
 800acca:	f000 f99d 	bl	800b008 <_svfiprintf_r>
 800acce:	1c43      	adds	r3, r0, #1
 800acd0:	bfbc      	itt	lt
 800acd2:	238b      	movlt	r3, #139	@ 0x8b
 800acd4:	602b      	strlt	r3, [r5, #0]
 800acd6:	2c00      	cmp	r4, #0
 800acd8:	d0dd      	beq.n	800ac96 <sniprintf+0x16>
 800acda:	9b02      	ldr	r3, [sp, #8]
 800acdc:	2200      	movs	r2, #0
 800acde:	701a      	strb	r2, [r3, #0]
 800ace0:	e7d9      	b.n	800ac96 <sniprintf+0x16>
 800ace2:	bf00      	nop
 800ace4:	200000fc 	.word	0x200000fc

0800ace8 <memset>:
 800ace8:	4402      	add	r2, r0
 800acea:	4603      	mov	r3, r0
 800acec:	4293      	cmp	r3, r2
 800acee:	d100      	bne.n	800acf2 <memset+0xa>
 800acf0:	4770      	bx	lr
 800acf2:	f803 1b01 	strb.w	r1, [r3], #1
 800acf6:	e7f9      	b.n	800acec <memset+0x4>

0800acf8 <__libc_init_array>:
 800acf8:	b570      	push	{r4, r5, r6, lr}
 800acfa:	4d0d      	ldr	r5, [pc, #52]	@ (800ad30 <__libc_init_array+0x38>)
 800acfc:	4c0d      	ldr	r4, [pc, #52]	@ (800ad34 <__libc_init_array+0x3c>)
 800acfe:	1b64      	subs	r4, r4, r5
 800ad00:	10a4      	asrs	r4, r4, #2
 800ad02:	2600      	movs	r6, #0
 800ad04:	42a6      	cmp	r6, r4
 800ad06:	d109      	bne.n	800ad1c <__libc_init_array+0x24>
 800ad08:	4d0b      	ldr	r5, [pc, #44]	@ (800ad38 <__libc_init_array+0x40>)
 800ad0a:	4c0c      	ldr	r4, [pc, #48]	@ (800ad3c <__libc_init_array+0x44>)
 800ad0c:	f000 fc74 	bl	800b5f8 <_init>
 800ad10:	1b64      	subs	r4, r4, r5
 800ad12:	10a4      	asrs	r4, r4, #2
 800ad14:	2600      	movs	r6, #0
 800ad16:	42a6      	cmp	r6, r4
 800ad18:	d105      	bne.n	800ad26 <__libc_init_array+0x2e>
 800ad1a:	bd70      	pop	{r4, r5, r6, pc}
 800ad1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad20:	4798      	blx	r3
 800ad22:	3601      	adds	r6, #1
 800ad24:	e7ee      	b.n	800ad04 <__libc_init_array+0xc>
 800ad26:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad2a:	4798      	blx	r3
 800ad2c:	3601      	adds	r6, #1
 800ad2e:	e7f2      	b.n	800ad16 <__libc_init_array+0x1e>
 800ad30:	0800b770 	.word	0x0800b770
 800ad34:	0800b770 	.word	0x0800b770
 800ad38:	0800b770 	.word	0x0800b770
 800ad3c:	0800b774 	.word	0x0800b774

0800ad40 <__retarget_lock_acquire_recursive>:
 800ad40:	4770      	bx	lr

0800ad42 <__retarget_lock_release_recursive>:
 800ad42:	4770      	bx	lr

0800ad44 <memcpy>:
 800ad44:	440a      	add	r2, r1
 800ad46:	4291      	cmp	r1, r2
 800ad48:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ad4c:	d100      	bne.n	800ad50 <memcpy+0xc>
 800ad4e:	4770      	bx	lr
 800ad50:	b510      	push	{r4, lr}
 800ad52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad5a:	4291      	cmp	r1, r2
 800ad5c:	d1f9      	bne.n	800ad52 <memcpy+0xe>
 800ad5e:	bd10      	pop	{r4, pc}

0800ad60 <_free_r>:
 800ad60:	b538      	push	{r3, r4, r5, lr}
 800ad62:	4605      	mov	r5, r0
 800ad64:	2900      	cmp	r1, #0
 800ad66:	d041      	beq.n	800adec <_free_r+0x8c>
 800ad68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad6c:	1f0c      	subs	r4, r1, #4
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	bfb8      	it	lt
 800ad72:	18e4      	addlt	r4, r4, r3
 800ad74:	f000 f8e0 	bl	800af38 <__malloc_lock>
 800ad78:	4a1d      	ldr	r2, [pc, #116]	@ (800adf0 <_free_r+0x90>)
 800ad7a:	6813      	ldr	r3, [r2, #0]
 800ad7c:	b933      	cbnz	r3, 800ad8c <_free_r+0x2c>
 800ad7e:	6063      	str	r3, [r4, #4]
 800ad80:	6014      	str	r4, [r2, #0]
 800ad82:	4628      	mov	r0, r5
 800ad84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad88:	f000 b8dc 	b.w	800af44 <__malloc_unlock>
 800ad8c:	42a3      	cmp	r3, r4
 800ad8e:	d908      	bls.n	800ada2 <_free_r+0x42>
 800ad90:	6820      	ldr	r0, [r4, #0]
 800ad92:	1821      	adds	r1, r4, r0
 800ad94:	428b      	cmp	r3, r1
 800ad96:	bf01      	itttt	eq
 800ad98:	6819      	ldreq	r1, [r3, #0]
 800ad9a:	685b      	ldreq	r3, [r3, #4]
 800ad9c:	1809      	addeq	r1, r1, r0
 800ad9e:	6021      	streq	r1, [r4, #0]
 800ada0:	e7ed      	b.n	800ad7e <_free_r+0x1e>
 800ada2:	461a      	mov	r2, r3
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	b10b      	cbz	r3, 800adac <_free_r+0x4c>
 800ada8:	42a3      	cmp	r3, r4
 800adaa:	d9fa      	bls.n	800ada2 <_free_r+0x42>
 800adac:	6811      	ldr	r1, [r2, #0]
 800adae:	1850      	adds	r0, r2, r1
 800adb0:	42a0      	cmp	r0, r4
 800adb2:	d10b      	bne.n	800adcc <_free_r+0x6c>
 800adb4:	6820      	ldr	r0, [r4, #0]
 800adb6:	4401      	add	r1, r0
 800adb8:	1850      	adds	r0, r2, r1
 800adba:	4283      	cmp	r3, r0
 800adbc:	6011      	str	r1, [r2, #0]
 800adbe:	d1e0      	bne.n	800ad82 <_free_r+0x22>
 800adc0:	6818      	ldr	r0, [r3, #0]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	6053      	str	r3, [r2, #4]
 800adc6:	4408      	add	r0, r1
 800adc8:	6010      	str	r0, [r2, #0]
 800adca:	e7da      	b.n	800ad82 <_free_r+0x22>
 800adcc:	d902      	bls.n	800add4 <_free_r+0x74>
 800adce:	230c      	movs	r3, #12
 800add0:	602b      	str	r3, [r5, #0]
 800add2:	e7d6      	b.n	800ad82 <_free_r+0x22>
 800add4:	6820      	ldr	r0, [r4, #0]
 800add6:	1821      	adds	r1, r4, r0
 800add8:	428b      	cmp	r3, r1
 800adda:	bf04      	itt	eq
 800addc:	6819      	ldreq	r1, [r3, #0]
 800adde:	685b      	ldreq	r3, [r3, #4]
 800ade0:	6063      	str	r3, [r4, #4]
 800ade2:	bf04      	itt	eq
 800ade4:	1809      	addeq	r1, r1, r0
 800ade6:	6021      	streq	r1, [r4, #0]
 800ade8:	6054      	str	r4, [r2, #4]
 800adea:	e7ca      	b.n	800ad82 <_free_r+0x22>
 800adec:	bd38      	pop	{r3, r4, r5, pc}
 800adee:	bf00      	nop
 800adf0:	20002284 	.word	0x20002284

0800adf4 <sbrk_aligned>:
 800adf4:	b570      	push	{r4, r5, r6, lr}
 800adf6:	4e0f      	ldr	r6, [pc, #60]	@ (800ae34 <sbrk_aligned+0x40>)
 800adf8:	460c      	mov	r4, r1
 800adfa:	6831      	ldr	r1, [r6, #0]
 800adfc:	4605      	mov	r5, r0
 800adfe:	b911      	cbnz	r1, 800ae06 <sbrk_aligned+0x12>
 800ae00:	f000 fba6 	bl	800b550 <_sbrk_r>
 800ae04:	6030      	str	r0, [r6, #0]
 800ae06:	4621      	mov	r1, r4
 800ae08:	4628      	mov	r0, r5
 800ae0a:	f000 fba1 	bl	800b550 <_sbrk_r>
 800ae0e:	1c43      	adds	r3, r0, #1
 800ae10:	d103      	bne.n	800ae1a <sbrk_aligned+0x26>
 800ae12:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ae16:	4620      	mov	r0, r4
 800ae18:	bd70      	pop	{r4, r5, r6, pc}
 800ae1a:	1cc4      	adds	r4, r0, #3
 800ae1c:	f024 0403 	bic.w	r4, r4, #3
 800ae20:	42a0      	cmp	r0, r4
 800ae22:	d0f8      	beq.n	800ae16 <sbrk_aligned+0x22>
 800ae24:	1a21      	subs	r1, r4, r0
 800ae26:	4628      	mov	r0, r5
 800ae28:	f000 fb92 	bl	800b550 <_sbrk_r>
 800ae2c:	3001      	adds	r0, #1
 800ae2e:	d1f2      	bne.n	800ae16 <sbrk_aligned+0x22>
 800ae30:	e7ef      	b.n	800ae12 <sbrk_aligned+0x1e>
 800ae32:	bf00      	nop
 800ae34:	20002280 	.word	0x20002280

0800ae38 <_malloc_r>:
 800ae38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae3c:	1ccd      	adds	r5, r1, #3
 800ae3e:	f025 0503 	bic.w	r5, r5, #3
 800ae42:	3508      	adds	r5, #8
 800ae44:	2d0c      	cmp	r5, #12
 800ae46:	bf38      	it	cc
 800ae48:	250c      	movcc	r5, #12
 800ae4a:	2d00      	cmp	r5, #0
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	db01      	blt.n	800ae54 <_malloc_r+0x1c>
 800ae50:	42a9      	cmp	r1, r5
 800ae52:	d904      	bls.n	800ae5e <_malloc_r+0x26>
 800ae54:	230c      	movs	r3, #12
 800ae56:	6033      	str	r3, [r6, #0]
 800ae58:	2000      	movs	r0, #0
 800ae5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af34 <_malloc_r+0xfc>
 800ae62:	f000 f869 	bl	800af38 <__malloc_lock>
 800ae66:	f8d8 3000 	ldr.w	r3, [r8]
 800ae6a:	461c      	mov	r4, r3
 800ae6c:	bb44      	cbnz	r4, 800aec0 <_malloc_r+0x88>
 800ae6e:	4629      	mov	r1, r5
 800ae70:	4630      	mov	r0, r6
 800ae72:	f7ff ffbf 	bl	800adf4 <sbrk_aligned>
 800ae76:	1c43      	adds	r3, r0, #1
 800ae78:	4604      	mov	r4, r0
 800ae7a:	d158      	bne.n	800af2e <_malloc_r+0xf6>
 800ae7c:	f8d8 4000 	ldr.w	r4, [r8]
 800ae80:	4627      	mov	r7, r4
 800ae82:	2f00      	cmp	r7, #0
 800ae84:	d143      	bne.n	800af0e <_malloc_r+0xd6>
 800ae86:	2c00      	cmp	r4, #0
 800ae88:	d04b      	beq.n	800af22 <_malloc_r+0xea>
 800ae8a:	6823      	ldr	r3, [r4, #0]
 800ae8c:	4639      	mov	r1, r7
 800ae8e:	4630      	mov	r0, r6
 800ae90:	eb04 0903 	add.w	r9, r4, r3
 800ae94:	f000 fb5c 	bl	800b550 <_sbrk_r>
 800ae98:	4581      	cmp	r9, r0
 800ae9a:	d142      	bne.n	800af22 <_malloc_r+0xea>
 800ae9c:	6821      	ldr	r1, [r4, #0]
 800ae9e:	1a6d      	subs	r5, r5, r1
 800aea0:	4629      	mov	r1, r5
 800aea2:	4630      	mov	r0, r6
 800aea4:	f7ff ffa6 	bl	800adf4 <sbrk_aligned>
 800aea8:	3001      	adds	r0, #1
 800aeaa:	d03a      	beq.n	800af22 <_malloc_r+0xea>
 800aeac:	6823      	ldr	r3, [r4, #0]
 800aeae:	442b      	add	r3, r5
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	f8d8 3000 	ldr.w	r3, [r8]
 800aeb6:	685a      	ldr	r2, [r3, #4]
 800aeb8:	bb62      	cbnz	r2, 800af14 <_malloc_r+0xdc>
 800aeba:	f8c8 7000 	str.w	r7, [r8]
 800aebe:	e00f      	b.n	800aee0 <_malloc_r+0xa8>
 800aec0:	6822      	ldr	r2, [r4, #0]
 800aec2:	1b52      	subs	r2, r2, r5
 800aec4:	d420      	bmi.n	800af08 <_malloc_r+0xd0>
 800aec6:	2a0b      	cmp	r2, #11
 800aec8:	d917      	bls.n	800aefa <_malloc_r+0xc2>
 800aeca:	1961      	adds	r1, r4, r5
 800aecc:	42a3      	cmp	r3, r4
 800aece:	6025      	str	r5, [r4, #0]
 800aed0:	bf18      	it	ne
 800aed2:	6059      	strne	r1, [r3, #4]
 800aed4:	6863      	ldr	r3, [r4, #4]
 800aed6:	bf08      	it	eq
 800aed8:	f8c8 1000 	streq.w	r1, [r8]
 800aedc:	5162      	str	r2, [r4, r5]
 800aede:	604b      	str	r3, [r1, #4]
 800aee0:	4630      	mov	r0, r6
 800aee2:	f000 f82f 	bl	800af44 <__malloc_unlock>
 800aee6:	f104 000b 	add.w	r0, r4, #11
 800aeea:	1d23      	adds	r3, r4, #4
 800aeec:	f020 0007 	bic.w	r0, r0, #7
 800aef0:	1ac2      	subs	r2, r0, r3
 800aef2:	bf1c      	itt	ne
 800aef4:	1a1b      	subne	r3, r3, r0
 800aef6:	50a3      	strne	r3, [r4, r2]
 800aef8:	e7af      	b.n	800ae5a <_malloc_r+0x22>
 800aefa:	6862      	ldr	r2, [r4, #4]
 800aefc:	42a3      	cmp	r3, r4
 800aefe:	bf0c      	ite	eq
 800af00:	f8c8 2000 	streq.w	r2, [r8]
 800af04:	605a      	strne	r2, [r3, #4]
 800af06:	e7eb      	b.n	800aee0 <_malloc_r+0xa8>
 800af08:	4623      	mov	r3, r4
 800af0a:	6864      	ldr	r4, [r4, #4]
 800af0c:	e7ae      	b.n	800ae6c <_malloc_r+0x34>
 800af0e:	463c      	mov	r4, r7
 800af10:	687f      	ldr	r7, [r7, #4]
 800af12:	e7b6      	b.n	800ae82 <_malloc_r+0x4a>
 800af14:	461a      	mov	r2, r3
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	42a3      	cmp	r3, r4
 800af1a:	d1fb      	bne.n	800af14 <_malloc_r+0xdc>
 800af1c:	2300      	movs	r3, #0
 800af1e:	6053      	str	r3, [r2, #4]
 800af20:	e7de      	b.n	800aee0 <_malloc_r+0xa8>
 800af22:	230c      	movs	r3, #12
 800af24:	6033      	str	r3, [r6, #0]
 800af26:	4630      	mov	r0, r6
 800af28:	f000 f80c 	bl	800af44 <__malloc_unlock>
 800af2c:	e794      	b.n	800ae58 <_malloc_r+0x20>
 800af2e:	6005      	str	r5, [r0, #0]
 800af30:	e7d6      	b.n	800aee0 <_malloc_r+0xa8>
 800af32:	bf00      	nop
 800af34:	20002284 	.word	0x20002284

0800af38 <__malloc_lock>:
 800af38:	4801      	ldr	r0, [pc, #4]	@ (800af40 <__malloc_lock+0x8>)
 800af3a:	f7ff bf01 	b.w	800ad40 <__retarget_lock_acquire_recursive>
 800af3e:	bf00      	nop
 800af40:	2000227c 	.word	0x2000227c

0800af44 <__malloc_unlock>:
 800af44:	4801      	ldr	r0, [pc, #4]	@ (800af4c <__malloc_unlock+0x8>)
 800af46:	f7ff befc 	b.w	800ad42 <__retarget_lock_release_recursive>
 800af4a:	bf00      	nop
 800af4c:	2000227c 	.word	0x2000227c

0800af50 <__ssputs_r>:
 800af50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af54:	688e      	ldr	r6, [r1, #8]
 800af56:	461f      	mov	r7, r3
 800af58:	42be      	cmp	r6, r7
 800af5a:	680b      	ldr	r3, [r1, #0]
 800af5c:	4682      	mov	sl, r0
 800af5e:	460c      	mov	r4, r1
 800af60:	4690      	mov	r8, r2
 800af62:	d82d      	bhi.n	800afc0 <__ssputs_r+0x70>
 800af64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af6c:	d026      	beq.n	800afbc <__ssputs_r+0x6c>
 800af6e:	6965      	ldr	r5, [r4, #20]
 800af70:	6909      	ldr	r1, [r1, #16]
 800af72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af76:	eba3 0901 	sub.w	r9, r3, r1
 800af7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af7e:	1c7b      	adds	r3, r7, #1
 800af80:	444b      	add	r3, r9
 800af82:	106d      	asrs	r5, r5, #1
 800af84:	429d      	cmp	r5, r3
 800af86:	bf38      	it	cc
 800af88:	461d      	movcc	r5, r3
 800af8a:	0553      	lsls	r3, r2, #21
 800af8c:	d527      	bpl.n	800afde <__ssputs_r+0x8e>
 800af8e:	4629      	mov	r1, r5
 800af90:	f7ff ff52 	bl	800ae38 <_malloc_r>
 800af94:	4606      	mov	r6, r0
 800af96:	b360      	cbz	r0, 800aff2 <__ssputs_r+0xa2>
 800af98:	6921      	ldr	r1, [r4, #16]
 800af9a:	464a      	mov	r2, r9
 800af9c:	f7ff fed2 	bl	800ad44 <memcpy>
 800afa0:	89a3      	ldrh	r3, [r4, #12]
 800afa2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afaa:	81a3      	strh	r3, [r4, #12]
 800afac:	6126      	str	r6, [r4, #16]
 800afae:	6165      	str	r5, [r4, #20]
 800afb0:	444e      	add	r6, r9
 800afb2:	eba5 0509 	sub.w	r5, r5, r9
 800afb6:	6026      	str	r6, [r4, #0]
 800afb8:	60a5      	str	r5, [r4, #8]
 800afba:	463e      	mov	r6, r7
 800afbc:	42be      	cmp	r6, r7
 800afbe:	d900      	bls.n	800afc2 <__ssputs_r+0x72>
 800afc0:	463e      	mov	r6, r7
 800afc2:	6820      	ldr	r0, [r4, #0]
 800afc4:	4632      	mov	r2, r6
 800afc6:	4641      	mov	r1, r8
 800afc8:	f000 faa8 	bl	800b51c <memmove>
 800afcc:	68a3      	ldr	r3, [r4, #8]
 800afce:	1b9b      	subs	r3, r3, r6
 800afd0:	60a3      	str	r3, [r4, #8]
 800afd2:	6823      	ldr	r3, [r4, #0]
 800afd4:	4433      	add	r3, r6
 800afd6:	6023      	str	r3, [r4, #0]
 800afd8:	2000      	movs	r0, #0
 800afda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afde:	462a      	mov	r2, r5
 800afe0:	f000 fac6 	bl	800b570 <_realloc_r>
 800afe4:	4606      	mov	r6, r0
 800afe6:	2800      	cmp	r0, #0
 800afe8:	d1e0      	bne.n	800afac <__ssputs_r+0x5c>
 800afea:	6921      	ldr	r1, [r4, #16]
 800afec:	4650      	mov	r0, sl
 800afee:	f7ff feb7 	bl	800ad60 <_free_r>
 800aff2:	230c      	movs	r3, #12
 800aff4:	f8ca 3000 	str.w	r3, [sl]
 800aff8:	89a3      	ldrh	r3, [r4, #12]
 800affa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800affe:	81a3      	strh	r3, [r4, #12]
 800b000:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b004:	e7e9      	b.n	800afda <__ssputs_r+0x8a>
	...

0800b008 <_svfiprintf_r>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	4698      	mov	r8, r3
 800b00e:	898b      	ldrh	r3, [r1, #12]
 800b010:	061b      	lsls	r3, r3, #24
 800b012:	b09d      	sub	sp, #116	@ 0x74
 800b014:	4607      	mov	r7, r0
 800b016:	460d      	mov	r5, r1
 800b018:	4614      	mov	r4, r2
 800b01a:	d510      	bpl.n	800b03e <_svfiprintf_r+0x36>
 800b01c:	690b      	ldr	r3, [r1, #16]
 800b01e:	b973      	cbnz	r3, 800b03e <_svfiprintf_r+0x36>
 800b020:	2140      	movs	r1, #64	@ 0x40
 800b022:	f7ff ff09 	bl	800ae38 <_malloc_r>
 800b026:	6028      	str	r0, [r5, #0]
 800b028:	6128      	str	r0, [r5, #16]
 800b02a:	b930      	cbnz	r0, 800b03a <_svfiprintf_r+0x32>
 800b02c:	230c      	movs	r3, #12
 800b02e:	603b      	str	r3, [r7, #0]
 800b030:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b034:	b01d      	add	sp, #116	@ 0x74
 800b036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b03a:	2340      	movs	r3, #64	@ 0x40
 800b03c:	616b      	str	r3, [r5, #20]
 800b03e:	2300      	movs	r3, #0
 800b040:	9309      	str	r3, [sp, #36]	@ 0x24
 800b042:	2320      	movs	r3, #32
 800b044:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b048:	f8cd 800c 	str.w	r8, [sp, #12]
 800b04c:	2330      	movs	r3, #48	@ 0x30
 800b04e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b1ec <_svfiprintf_r+0x1e4>
 800b052:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b056:	f04f 0901 	mov.w	r9, #1
 800b05a:	4623      	mov	r3, r4
 800b05c:	469a      	mov	sl, r3
 800b05e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b062:	b10a      	cbz	r2, 800b068 <_svfiprintf_r+0x60>
 800b064:	2a25      	cmp	r2, #37	@ 0x25
 800b066:	d1f9      	bne.n	800b05c <_svfiprintf_r+0x54>
 800b068:	ebba 0b04 	subs.w	fp, sl, r4
 800b06c:	d00b      	beq.n	800b086 <_svfiprintf_r+0x7e>
 800b06e:	465b      	mov	r3, fp
 800b070:	4622      	mov	r2, r4
 800b072:	4629      	mov	r1, r5
 800b074:	4638      	mov	r0, r7
 800b076:	f7ff ff6b 	bl	800af50 <__ssputs_r>
 800b07a:	3001      	adds	r0, #1
 800b07c:	f000 80a7 	beq.w	800b1ce <_svfiprintf_r+0x1c6>
 800b080:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b082:	445a      	add	r2, fp
 800b084:	9209      	str	r2, [sp, #36]	@ 0x24
 800b086:	f89a 3000 	ldrb.w	r3, [sl]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	f000 809f 	beq.w	800b1ce <_svfiprintf_r+0x1c6>
 800b090:	2300      	movs	r3, #0
 800b092:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b096:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b09a:	f10a 0a01 	add.w	sl, sl, #1
 800b09e:	9304      	str	r3, [sp, #16]
 800b0a0:	9307      	str	r3, [sp, #28]
 800b0a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0a6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0a8:	4654      	mov	r4, sl
 800b0aa:	2205      	movs	r2, #5
 800b0ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0b0:	484e      	ldr	r0, [pc, #312]	@ (800b1ec <_svfiprintf_r+0x1e4>)
 800b0b2:	f7f5 f895 	bl	80001e0 <memchr>
 800b0b6:	9a04      	ldr	r2, [sp, #16]
 800b0b8:	b9d8      	cbnz	r0, 800b0f2 <_svfiprintf_r+0xea>
 800b0ba:	06d0      	lsls	r0, r2, #27
 800b0bc:	bf44      	itt	mi
 800b0be:	2320      	movmi	r3, #32
 800b0c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0c4:	0711      	lsls	r1, r2, #28
 800b0c6:	bf44      	itt	mi
 800b0c8:	232b      	movmi	r3, #43	@ 0x2b
 800b0ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b0d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0d4:	d015      	beq.n	800b102 <_svfiprintf_r+0xfa>
 800b0d6:	9a07      	ldr	r2, [sp, #28]
 800b0d8:	4654      	mov	r4, sl
 800b0da:	2000      	movs	r0, #0
 800b0dc:	f04f 0c0a 	mov.w	ip, #10
 800b0e0:	4621      	mov	r1, r4
 800b0e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0e6:	3b30      	subs	r3, #48	@ 0x30
 800b0e8:	2b09      	cmp	r3, #9
 800b0ea:	d94b      	bls.n	800b184 <_svfiprintf_r+0x17c>
 800b0ec:	b1b0      	cbz	r0, 800b11c <_svfiprintf_r+0x114>
 800b0ee:	9207      	str	r2, [sp, #28]
 800b0f0:	e014      	b.n	800b11c <_svfiprintf_r+0x114>
 800b0f2:	eba0 0308 	sub.w	r3, r0, r8
 800b0f6:	fa09 f303 	lsl.w	r3, r9, r3
 800b0fa:	4313      	orrs	r3, r2
 800b0fc:	9304      	str	r3, [sp, #16]
 800b0fe:	46a2      	mov	sl, r4
 800b100:	e7d2      	b.n	800b0a8 <_svfiprintf_r+0xa0>
 800b102:	9b03      	ldr	r3, [sp, #12]
 800b104:	1d19      	adds	r1, r3, #4
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	9103      	str	r1, [sp, #12]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	bfbb      	ittet	lt
 800b10e:	425b      	neglt	r3, r3
 800b110:	f042 0202 	orrlt.w	r2, r2, #2
 800b114:	9307      	strge	r3, [sp, #28]
 800b116:	9307      	strlt	r3, [sp, #28]
 800b118:	bfb8      	it	lt
 800b11a:	9204      	strlt	r2, [sp, #16]
 800b11c:	7823      	ldrb	r3, [r4, #0]
 800b11e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b120:	d10a      	bne.n	800b138 <_svfiprintf_r+0x130>
 800b122:	7863      	ldrb	r3, [r4, #1]
 800b124:	2b2a      	cmp	r3, #42	@ 0x2a
 800b126:	d132      	bne.n	800b18e <_svfiprintf_r+0x186>
 800b128:	9b03      	ldr	r3, [sp, #12]
 800b12a:	1d1a      	adds	r2, r3, #4
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	9203      	str	r2, [sp, #12]
 800b130:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b134:	3402      	adds	r4, #2
 800b136:	9305      	str	r3, [sp, #20]
 800b138:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b1fc <_svfiprintf_r+0x1f4>
 800b13c:	7821      	ldrb	r1, [r4, #0]
 800b13e:	2203      	movs	r2, #3
 800b140:	4650      	mov	r0, sl
 800b142:	f7f5 f84d 	bl	80001e0 <memchr>
 800b146:	b138      	cbz	r0, 800b158 <_svfiprintf_r+0x150>
 800b148:	9b04      	ldr	r3, [sp, #16]
 800b14a:	eba0 000a 	sub.w	r0, r0, sl
 800b14e:	2240      	movs	r2, #64	@ 0x40
 800b150:	4082      	lsls	r2, r0
 800b152:	4313      	orrs	r3, r2
 800b154:	3401      	adds	r4, #1
 800b156:	9304      	str	r3, [sp, #16]
 800b158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b15c:	4824      	ldr	r0, [pc, #144]	@ (800b1f0 <_svfiprintf_r+0x1e8>)
 800b15e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b162:	2206      	movs	r2, #6
 800b164:	f7f5 f83c 	bl	80001e0 <memchr>
 800b168:	2800      	cmp	r0, #0
 800b16a:	d036      	beq.n	800b1da <_svfiprintf_r+0x1d2>
 800b16c:	4b21      	ldr	r3, [pc, #132]	@ (800b1f4 <_svfiprintf_r+0x1ec>)
 800b16e:	bb1b      	cbnz	r3, 800b1b8 <_svfiprintf_r+0x1b0>
 800b170:	9b03      	ldr	r3, [sp, #12]
 800b172:	3307      	adds	r3, #7
 800b174:	f023 0307 	bic.w	r3, r3, #7
 800b178:	3308      	adds	r3, #8
 800b17a:	9303      	str	r3, [sp, #12]
 800b17c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b17e:	4433      	add	r3, r6
 800b180:	9309      	str	r3, [sp, #36]	@ 0x24
 800b182:	e76a      	b.n	800b05a <_svfiprintf_r+0x52>
 800b184:	fb0c 3202 	mla	r2, ip, r2, r3
 800b188:	460c      	mov	r4, r1
 800b18a:	2001      	movs	r0, #1
 800b18c:	e7a8      	b.n	800b0e0 <_svfiprintf_r+0xd8>
 800b18e:	2300      	movs	r3, #0
 800b190:	3401      	adds	r4, #1
 800b192:	9305      	str	r3, [sp, #20]
 800b194:	4619      	mov	r1, r3
 800b196:	f04f 0c0a 	mov.w	ip, #10
 800b19a:	4620      	mov	r0, r4
 800b19c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1a0:	3a30      	subs	r2, #48	@ 0x30
 800b1a2:	2a09      	cmp	r2, #9
 800b1a4:	d903      	bls.n	800b1ae <_svfiprintf_r+0x1a6>
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d0c6      	beq.n	800b138 <_svfiprintf_r+0x130>
 800b1aa:	9105      	str	r1, [sp, #20]
 800b1ac:	e7c4      	b.n	800b138 <_svfiprintf_r+0x130>
 800b1ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e7f0      	b.n	800b19a <_svfiprintf_r+0x192>
 800b1b8:	ab03      	add	r3, sp, #12
 800b1ba:	9300      	str	r3, [sp, #0]
 800b1bc:	462a      	mov	r2, r5
 800b1be:	4b0e      	ldr	r3, [pc, #56]	@ (800b1f8 <_svfiprintf_r+0x1f0>)
 800b1c0:	a904      	add	r1, sp, #16
 800b1c2:	4638      	mov	r0, r7
 800b1c4:	f3af 8000 	nop.w
 800b1c8:	1c42      	adds	r2, r0, #1
 800b1ca:	4606      	mov	r6, r0
 800b1cc:	d1d6      	bne.n	800b17c <_svfiprintf_r+0x174>
 800b1ce:	89ab      	ldrh	r3, [r5, #12]
 800b1d0:	065b      	lsls	r3, r3, #25
 800b1d2:	f53f af2d 	bmi.w	800b030 <_svfiprintf_r+0x28>
 800b1d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1d8:	e72c      	b.n	800b034 <_svfiprintf_r+0x2c>
 800b1da:	ab03      	add	r3, sp, #12
 800b1dc:	9300      	str	r3, [sp, #0]
 800b1de:	462a      	mov	r2, r5
 800b1e0:	4b05      	ldr	r3, [pc, #20]	@ (800b1f8 <_svfiprintf_r+0x1f0>)
 800b1e2:	a904      	add	r1, sp, #16
 800b1e4:	4638      	mov	r0, r7
 800b1e6:	f000 f879 	bl	800b2dc <_printf_i>
 800b1ea:	e7ed      	b.n	800b1c8 <_svfiprintf_r+0x1c0>
 800b1ec:	0800b734 	.word	0x0800b734
 800b1f0:	0800b73e 	.word	0x0800b73e
 800b1f4:	00000000 	.word	0x00000000
 800b1f8:	0800af51 	.word	0x0800af51
 800b1fc:	0800b73a 	.word	0x0800b73a

0800b200 <_printf_common>:
 800b200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b204:	4616      	mov	r6, r2
 800b206:	4698      	mov	r8, r3
 800b208:	688a      	ldr	r2, [r1, #8]
 800b20a:	690b      	ldr	r3, [r1, #16]
 800b20c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b210:	4293      	cmp	r3, r2
 800b212:	bfb8      	it	lt
 800b214:	4613      	movlt	r3, r2
 800b216:	6033      	str	r3, [r6, #0]
 800b218:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b21c:	4607      	mov	r7, r0
 800b21e:	460c      	mov	r4, r1
 800b220:	b10a      	cbz	r2, 800b226 <_printf_common+0x26>
 800b222:	3301      	adds	r3, #1
 800b224:	6033      	str	r3, [r6, #0]
 800b226:	6823      	ldr	r3, [r4, #0]
 800b228:	0699      	lsls	r1, r3, #26
 800b22a:	bf42      	ittt	mi
 800b22c:	6833      	ldrmi	r3, [r6, #0]
 800b22e:	3302      	addmi	r3, #2
 800b230:	6033      	strmi	r3, [r6, #0]
 800b232:	6825      	ldr	r5, [r4, #0]
 800b234:	f015 0506 	ands.w	r5, r5, #6
 800b238:	d106      	bne.n	800b248 <_printf_common+0x48>
 800b23a:	f104 0a19 	add.w	sl, r4, #25
 800b23e:	68e3      	ldr	r3, [r4, #12]
 800b240:	6832      	ldr	r2, [r6, #0]
 800b242:	1a9b      	subs	r3, r3, r2
 800b244:	42ab      	cmp	r3, r5
 800b246:	dc26      	bgt.n	800b296 <_printf_common+0x96>
 800b248:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b24c:	6822      	ldr	r2, [r4, #0]
 800b24e:	3b00      	subs	r3, #0
 800b250:	bf18      	it	ne
 800b252:	2301      	movne	r3, #1
 800b254:	0692      	lsls	r2, r2, #26
 800b256:	d42b      	bmi.n	800b2b0 <_printf_common+0xb0>
 800b258:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b25c:	4641      	mov	r1, r8
 800b25e:	4638      	mov	r0, r7
 800b260:	47c8      	blx	r9
 800b262:	3001      	adds	r0, #1
 800b264:	d01e      	beq.n	800b2a4 <_printf_common+0xa4>
 800b266:	6823      	ldr	r3, [r4, #0]
 800b268:	6922      	ldr	r2, [r4, #16]
 800b26a:	f003 0306 	and.w	r3, r3, #6
 800b26e:	2b04      	cmp	r3, #4
 800b270:	bf02      	ittt	eq
 800b272:	68e5      	ldreq	r5, [r4, #12]
 800b274:	6833      	ldreq	r3, [r6, #0]
 800b276:	1aed      	subeq	r5, r5, r3
 800b278:	68a3      	ldr	r3, [r4, #8]
 800b27a:	bf0c      	ite	eq
 800b27c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b280:	2500      	movne	r5, #0
 800b282:	4293      	cmp	r3, r2
 800b284:	bfc4      	itt	gt
 800b286:	1a9b      	subgt	r3, r3, r2
 800b288:	18ed      	addgt	r5, r5, r3
 800b28a:	2600      	movs	r6, #0
 800b28c:	341a      	adds	r4, #26
 800b28e:	42b5      	cmp	r5, r6
 800b290:	d11a      	bne.n	800b2c8 <_printf_common+0xc8>
 800b292:	2000      	movs	r0, #0
 800b294:	e008      	b.n	800b2a8 <_printf_common+0xa8>
 800b296:	2301      	movs	r3, #1
 800b298:	4652      	mov	r2, sl
 800b29a:	4641      	mov	r1, r8
 800b29c:	4638      	mov	r0, r7
 800b29e:	47c8      	blx	r9
 800b2a0:	3001      	adds	r0, #1
 800b2a2:	d103      	bne.n	800b2ac <_printf_common+0xac>
 800b2a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b2a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ac:	3501      	adds	r5, #1
 800b2ae:	e7c6      	b.n	800b23e <_printf_common+0x3e>
 800b2b0:	18e1      	adds	r1, r4, r3
 800b2b2:	1c5a      	adds	r2, r3, #1
 800b2b4:	2030      	movs	r0, #48	@ 0x30
 800b2b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2ba:	4422      	add	r2, r4
 800b2bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2c4:	3302      	adds	r3, #2
 800b2c6:	e7c7      	b.n	800b258 <_printf_common+0x58>
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	4622      	mov	r2, r4
 800b2cc:	4641      	mov	r1, r8
 800b2ce:	4638      	mov	r0, r7
 800b2d0:	47c8      	blx	r9
 800b2d2:	3001      	adds	r0, #1
 800b2d4:	d0e6      	beq.n	800b2a4 <_printf_common+0xa4>
 800b2d6:	3601      	adds	r6, #1
 800b2d8:	e7d9      	b.n	800b28e <_printf_common+0x8e>
	...

0800b2dc <_printf_i>:
 800b2dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2e0:	7e0f      	ldrb	r7, [r1, #24]
 800b2e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b2e4:	2f78      	cmp	r7, #120	@ 0x78
 800b2e6:	4691      	mov	r9, r2
 800b2e8:	4680      	mov	r8, r0
 800b2ea:	460c      	mov	r4, r1
 800b2ec:	469a      	mov	sl, r3
 800b2ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b2f2:	d807      	bhi.n	800b304 <_printf_i+0x28>
 800b2f4:	2f62      	cmp	r7, #98	@ 0x62
 800b2f6:	d80a      	bhi.n	800b30e <_printf_i+0x32>
 800b2f8:	2f00      	cmp	r7, #0
 800b2fa:	f000 80d2 	beq.w	800b4a2 <_printf_i+0x1c6>
 800b2fe:	2f58      	cmp	r7, #88	@ 0x58
 800b300:	f000 80b9 	beq.w	800b476 <_printf_i+0x19a>
 800b304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b308:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b30c:	e03a      	b.n	800b384 <_printf_i+0xa8>
 800b30e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b312:	2b15      	cmp	r3, #21
 800b314:	d8f6      	bhi.n	800b304 <_printf_i+0x28>
 800b316:	a101      	add	r1, pc, #4	@ (adr r1, 800b31c <_printf_i+0x40>)
 800b318:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b31c:	0800b375 	.word	0x0800b375
 800b320:	0800b389 	.word	0x0800b389
 800b324:	0800b305 	.word	0x0800b305
 800b328:	0800b305 	.word	0x0800b305
 800b32c:	0800b305 	.word	0x0800b305
 800b330:	0800b305 	.word	0x0800b305
 800b334:	0800b389 	.word	0x0800b389
 800b338:	0800b305 	.word	0x0800b305
 800b33c:	0800b305 	.word	0x0800b305
 800b340:	0800b305 	.word	0x0800b305
 800b344:	0800b305 	.word	0x0800b305
 800b348:	0800b489 	.word	0x0800b489
 800b34c:	0800b3b3 	.word	0x0800b3b3
 800b350:	0800b443 	.word	0x0800b443
 800b354:	0800b305 	.word	0x0800b305
 800b358:	0800b305 	.word	0x0800b305
 800b35c:	0800b4ab 	.word	0x0800b4ab
 800b360:	0800b305 	.word	0x0800b305
 800b364:	0800b3b3 	.word	0x0800b3b3
 800b368:	0800b305 	.word	0x0800b305
 800b36c:	0800b305 	.word	0x0800b305
 800b370:	0800b44b 	.word	0x0800b44b
 800b374:	6833      	ldr	r3, [r6, #0]
 800b376:	1d1a      	adds	r2, r3, #4
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	6032      	str	r2, [r6, #0]
 800b37c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b380:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b384:	2301      	movs	r3, #1
 800b386:	e09d      	b.n	800b4c4 <_printf_i+0x1e8>
 800b388:	6833      	ldr	r3, [r6, #0]
 800b38a:	6820      	ldr	r0, [r4, #0]
 800b38c:	1d19      	adds	r1, r3, #4
 800b38e:	6031      	str	r1, [r6, #0]
 800b390:	0606      	lsls	r6, r0, #24
 800b392:	d501      	bpl.n	800b398 <_printf_i+0xbc>
 800b394:	681d      	ldr	r5, [r3, #0]
 800b396:	e003      	b.n	800b3a0 <_printf_i+0xc4>
 800b398:	0645      	lsls	r5, r0, #25
 800b39a:	d5fb      	bpl.n	800b394 <_printf_i+0xb8>
 800b39c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3a0:	2d00      	cmp	r5, #0
 800b3a2:	da03      	bge.n	800b3ac <_printf_i+0xd0>
 800b3a4:	232d      	movs	r3, #45	@ 0x2d
 800b3a6:	426d      	negs	r5, r5
 800b3a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3ac:	4859      	ldr	r0, [pc, #356]	@ (800b514 <_printf_i+0x238>)
 800b3ae:	230a      	movs	r3, #10
 800b3b0:	e011      	b.n	800b3d6 <_printf_i+0xfa>
 800b3b2:	6821      	ldr	r1, [r4, #0]
 800b3b4:	6833      	ldr	r3, [r6, #0]
 800b3b6:	0608      	lsls	r0, r1, #24
 800b3b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3bc:	d402      	bmi.n	800b3c4 <_printf_i+0xe8>
 800b3be:	0649      	lsls	r1, r1, #25
 800b3c0:	bf48      	it	mi
 800b3c2:	b2ad      	uxthmi	r5, r5
 800b3c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3c6:	4853      	ldr	r0, [pc, #332]	@ (800b514 <_printf_i+0x238>)
 800b3c8:	6033      	str	r3, [r6, #0]
 800b3ca:	bf14      	ite	ne
 800b3cc:	230a      	movne	r3, #10
 800b3ce:	2308      	moveq	r3, #8
 800b3d0:	2100      	movs	r1, #0
 800b3d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b3d6:	6866      	ldr	r6, [r4, #4]
 800b3d8:	60a6      	str	r6, [r4, #8]
 800b3da:	2e00      	cmp	r6, #0
 800b3dc:	bfa2      	ittt	ge
 800b3de:	6821      	ldrge	r1, [r4, #0]
 800b3e0:	f021 0104 	bicge.w	r1, r1, #4
 800b3e4:	6021      	strge	r1, [r4, #0]
 800b3e6:	b90d      	cbnz	r5, 800b3ec <_printf_i+0x110>
 800b3e8:	2e00      	cmp	r6, #0
 800b3ea:	d04b      	beq.n	800b484 <_printf_i+0x1a8>
 800b3ec:	4616      	mov	r6, r2
 800b3ee:	fbb5 f1f3 	udiv	r1, r5, r3
 800b3f2:	fb03 5711 	mls	r7, r3, r1, r5
 800b3f6:	5dc7      	ldrb	r7, [r0, r7]
 800b3f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b3fc:	462f      	mov	r7, r5
 800b3fe:	42bb      	cmp	r3, r7
 800b400:	460d      	mov	r5, r1
 800b402:	d9f4      	bls.n	800b3ee <_printf_i+0x112>
 800b404:	2b08      	cmp	r3, #8
 800b406:	d10b      	bne.n	800b420 <_printf_i+0x144>
 800b408:	6823      	ldr	r3, [r4, #0]
 800b40a:	07df      	lsls	r7, r3, #31
 800b40c:	d508      	bpl.n	800b420 <_printf_i+0x144>
 800b40e:	6923      	ldr	r3, [r4, #16]
 800b410:	6861      	ldr	r1, [r4, #4]
 800b412:	4299      	cmp	r1, r3
 800b414:	bfde      	ittt	le
 800b416:	2330      	movle	r3, #48	@ 0x30
 800b418:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b41c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b420:	1b92      	subs	r2, r2, r6
 800b422:	6122      	str	r2, [r4, #16]
 800b424:	f8cd a000 	str.w	sl, [sp]
 800b428:	464b      	mov	r3, r9
 800b42a:	aa03      	add	r2, sp, #12
 800b42c:	4621      	mov	r1, r4
 800b42e:	4640      	mov	r0, r8
 800b430:	f7ff fee6 	bl	800b200 <_printf_common>
 800b434:	3001      	adds	r0, #1
 800b436:	d14a      	bne.n	800b4ce <_printf_i+0x1f2>
 800b438:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b43c:	b004      	add	sp, #16
 800b43e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	f043 0320 	orr.w	r3, r3, #32
 800b448:	6023      	str	r3, [r4, #0]
 800b44a:	4833      	ldr	r0, [pc, #204]	@ (800b518 <_printf_i+0x23c>)
 800b44c:	2778      	movs	r7, #120	@ 0x78
 800b44e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b452:	6823      	ldr	r3, [r4, #0]
 800b454:	6831      	ldr	r1, [r6, #0]
 800b456:	061f      	lsls	r7, r3, #24
 800b458:	f851 5b04 	ldr.w	r5, [r1], #4
 800b45c:	d402      	bmi.n	800b464 <_printf_i+0x188>
 800b45e:	065f      	lsls	r7, r3, #25
 800b460:	bf48      	it	mi
 800b462:	b2ad      	uxthmi	r5, r5
 800b464:	6031      	str	r1, [r6, #0]
 800b466:	07d9      	lsls	r1, r3, #31
 800b468:	bf44      	itt	mi
 800b46a:	f043 0320 	orrmi.w	r3, r3, #32
 800b46e:	6023      	strmi	r3, [r4, #0]
 800b470:	b11d      	cbz	r5, 800b47a <_printf_i+0x19e>
 800b472:	2310      	movs	r3, #16
 800b474:	e7ac      	b.n	800b3d0 <_printf_i+0xf4>
 800b476:	4827      	ldr	r0, [pc, #156]	@ (800b514 <_printf_i+0x238>)
 800b478:	e7e9      	b.n	800b44e <_printf_i+0x172>
 800b47a:	6823      	ldr	r3, [r4, #0]
 800b47c:	f023 0320 	bic.w	r3, r3, #32
 800b480:	6023      	str	r3, [r4, #0]
 800b482:	e7f6      	b.n	800b472 <_printf_i+0x196>
 800b484:	4616      	mov	r6, r2
 800b486:	e7bd      	b.n	800b404 <_printf_i+0x128>
 800b488:	6833      	ldr	r3, [r6, #0]
 800b48a:	6825      	ldr	r5, [r4, #0]
 800b48c:	6961      	ldr	r1, [r4, #20]
 800b48e:	1d18      	adds	r0, r3, #4
 800b490:	6030      	str	r0, [r6, #0]
 800b492:	062e      	lsls	r6, r5, #24
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	d501      	bpl.n	800b49c <_printf_i+0x1c0>
 800b498:	6019      	str	r1, [r3, #0]
 800b49a:	e002      	b.n	800b4a2 <_printf_i+0x1c6>
 800b49c:	0668      	lsls	r0, r5, #25
 800b49e:	d5fb      	bpl.n	800b498 <_printf_i+0x1bc>
 800b4a0:	8019      	strh	r1, [r3, #0]
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	6123      	str	r3, [r4, #16]
 800b4a6:	4616      	mov	r6, r2
 800b4a8:	e7bc      	b.n	800b424 <_printf_i+0x148>
 800b4aa:	6833      	ldr	r3, [r6, #0]
 800b4ac:	1d1a      	adds	r2, r3, #4
 800b4ae:	6032      	str	r2, [r6, #0]
 800b4b0:	681e      	ldr	r6, [r3, #0]
 800b4b2:	6862      	ldr	r2, [r4, #4]
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	f7f4 fe92 	bl	80001e0 <memchr>
 800b4bc:	b108      	cbz	r0, 800b4c2 <_printf_i+0x1e6>
 800b4be:	1b80      	subs	r0, r0, r6
 800b4c0:	6060      	str	r0, [r4, #4]
 800b4c2:	6863      	ldr	r3, [r4, #4]
 800b4c4:	6123      	str	r3, [r4, #16]
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4cc:	e7aa      	b.n	800b424 <_printf_i+0x148>
 800b4ce:	6923      	ldr	r3, [r4, #16]
 800b4d0:	4632      	mov	r2, r6
 800b4d2:	4649      	mov	r1, r9
 800b4d4:	4640      	mov	r0, r8
 800b4d6:	47d0      	blx	sl
 800b4d8:	3001      	adds	r0, #1
 800b4da:	d0ad      	beq.n	800b438 <_printf_i+0x15c>
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	079b      	lsls	r3, r3, #30
 800b4e0:	d413      	bmi.n	800b50a <_printf_i+0x22e>
 800b4e2:	68e0      	ldr	r0, [r4, #12]
 800b4e4:	9b03      	ldr	r3, [sp, #12]
 800b4e6:	4298      	cmp	r0, r3
 800b4e8:	bfb8      	it	lt
 800b4ea:	4618      	movlt	r0, r3
 800b4ec:	e7a6      	b.n	800b43c <_printf_i+0x160>
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	4632      	mov	r2, r6
 800b4f2:	4649      	mov	r1, r9
 800b4f4:	4640      	mov	r0, r8
 800b4f6:	47d0      	blx	sl
 800b4f8:	3001      	adds	r0, #1
 800b4fa:	d09d      	beq.n	800b438 <_printf_i+0x15c>
 800b4fc:	3501      	adds	r5, #1
 800b4fe:	68e3      	ldr	r3, [r4, #12]
 800b500:	9903      	ldr	r1, [sp, #12]
 800b502:	1a5b      	subs	r3, r3, r1
 800b504:	42ab      	cmp	r3, r5
 800b506:	dcf2      	bgt.n	800b4ee <_printf_i+0x212>
 800b508:	e7eb      	b.n	800b4e2 <_printf_i+0x206>
 800b50a:	2500      	movs	r5, #0
 800b50c:	f104 0619 	add.w	r6, r4, #25
 800b510:	e7f5      	b.n	800b4fe <_printf_i+0x222>
 800b512:	bf00      	nop
 800b514:	0800b745 	.word	0x0800b745
 800b518:	0800b756 	.word	0x0800b756

0800b51c <memmove>:
 800b51c:	4288      	cmp	r0, r1
 800b51e:	b510      	push	{r4, lr}
 800b520:	eb01 0402 	add.w	r4, r1, r2
 800b524:	d902      	bls.n	800b52c <memmove+0x10>
 800b526:	4284      	cmp	r4, r0
 800b528:	4623      	mov	r3, r4
 800b52a:	d807      	bhi.n	800b53c <memmove+0x20>
 800b52c:	1e43      	subs	r3, r0, #1
 800b52e:	42a1      	cmp	r1, r4
 800b530:	d008      	beq.n	800b544 <memmove+0x28>
 800b532:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b53a:	e7f8      	b.n	800b52e <memmove+0x12>
 800b53c:	4402      	add	r2, r0
 800b53e:	4601      	mov	r1, r0
 800b540:	428a      	cmp	r2, r1
 800b542:	d100      	bne.n	800b546 <memmove+0x2a>
 800b544:	bd10      	pop	{r4, pc}
 800b546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b54a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b54e:	e7f7      	b.n	800b540 <memmove+0x24>

0800b550 <_sbrk_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	4d06      	ldr	r5, [pc, #24]	@ (800b56c <_sbrk_r+0x1c>)
 800b554:	2300      	movs	r3, #0
 800b556:	4604      	mov	r4, r0
 800b558:	4608      	mov	r0, r1
 800b55a:	602b      	str	r3, [r5, #0]
 800b55c:	f000 f83e 	bl	800b5dc <_sbrk>
 800b560:	1c43      	adds	r3, r0, #1
 800b562:	d102      	bne.n	800b56a <_sbrk_r+0x1a>
 800b564:	682b      	ldr	r3, [r5, #0]
 800b566:	b103      	cbz	r3, 800b56a <_sbrk_r+0x1a>
 800b568:	6023      	str	r3, [r4, #0]
 800b56a:	bd38      	pop	{r3, r4, r5, pc}
 800b56c:	20002278 	.word	0x20002278

0800b570 <_realloc_r>:
 800b570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b574:	4680      	mov	r8, r0
 800b576:	4615      	mov	r5, r2
 800b578:	460c      	mov	r4, r1
 800b57a:	b921      	cbnz	r1, 800b586 <_realloc_r+0x16>
 800b57c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b580:	4611      	mov	r1, r2
 800b582:	f7ff bc59 	b.w	800ae38 <_malloc_r>
 800b586:	b92a      	cbnz	r2, 800b594 <_realloc_r+0x24>
 800b588:	f7ff fbea 	bl	800ad60 <_free_r>
 800b58c:	2400      	movs	r4, #0
 800b58e:	4620      	mov	r0, r4
 800b590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b594:	f000 f81a 	bl	800b5cc <_malloc_usable_size_r>
 800b598:	4285      	cmp	r5, r0
 800b59a:	4606      	mov	r6, r0
 800b59c:	d802      	bhi.n	800b5a4 <_realloc_r+0x34>
 800b59e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b5a2:	d8f4      	bhi.n	800b58e <_realloc_r+0x1e>
 800b5a4:	4629      	mov	r1, r5
 800b5a6:	4640      	mov	r0, r8
 800b5a8:	f7ff fc46 	bl	800ae38 <_malloc_r>
 800b5ac:	4607      	mov	r7, r0
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	d0ec      	beq.n	800b58c <_realloc_r+0x1c>
 800b5b2:	42b5      	cmp	r5, r6
 800b5b4:	462a      	mov	r2, r5
 800b5b6:	4621      	mov	r1, r4
 800b5b8:	bf28      	it	cs
 800b5ba:	4632      	movcs	r2, r6
 800b5bc:	f7ff fbc2 	bl	800ad44 <memcpy>
 800b5c0:	4621      	mov	r1, r4
 800b5c2:	4640      	mov	r0, r8
 800b5c4:	f7ff fbcc 	bl	800ad60 <_free_r>
 800b5c8:	463c      	mov	r4, r7
 800b5ca:	e7e0      	b.n	800b58e <_realloc_r+0x1e>

0800b5cc <_malloc_usable_size_r>:
 800b5cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5d0:	1f18      	subs	r0, r3, #4
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	bfbc      	itt	lt
 800b5d6:	580b      	ldrlt	r3, [r1, r0]
 800b5d8:	18c0      	addlt	r0, r0, r3
 800b5da:	4770      	bx	lr

0800b5dc <_sbrk>:
 800b5dc:	4a04      	ldr	r2, [pc, #16]	@ (800b5f0 <_sbrk+0x14>)
 800b5de:	6811      	ldr	r1, [r2, #0]
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	b909      	cbnz	r1, 800b5e8 <_sbrk+0xc>
 800b5e4:	4903      	ldr	r1, [pc, #12]	@ (800b5f4 <_sbrk+0x18>)
 800b5e6:	6011      	str	r1, [r2, #0]
 800b5e8:	6810      	ldr	r0, [r2, #0]
 800b5ea:	4403      	add	r3, r0
 800b5ec:	6013      	str	r3, [r2, #0]
 800b5ee:	4770      	bx	lr
 800b5f0:	20002288 	.word	0x20002288
 800b5f4:	20002290 	.word	0x20002290

0800b5f8 <_init>:
 800b5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5fa:	bf00      	nop
 800b5fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5fe:	bc08      	pop	{r3}
 800b600:	469e      	mov	lr, r3
 800b602:	4770      	bx	lr

0800b604 <_fini>:
 800b604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b606:	bf00      	nop
 800b608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b60a:	bc08      	pop	{r3}
 800b60c:	469e      	mov	lr, r3
 800b60e:	4770      	bx	lr
