#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 13 22:10:02 2024
# Process ID: 21328
# Current directory: C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21696 C:\Users\25210\Desktop\img_sim_fast\img_sim\img_sim\img_sim.xpr
# Log file: C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/vivado.log
# Journal file: C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/baddog/Desktop/img_sim_fast/img_sim/img_sim' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 803.746 ; gain = 183.445
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 867.703 ; gain = 7.520
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 867.703 ; gain = 28.516
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 867.703 ; gain = 43.934
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 884.777 ; gain = 0.586
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 884.777 ; gain = 17.074
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 884.777 ; gain = 17.074
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 887.633 ; gain = 2.855
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/hang_cnt}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 892.559 ; gain = 4.926
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 892.559 ; gain = 4.926
run 18 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 893.184 ; gain = 0.625
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/row_counter}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/col_counter}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/lie_cnt}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/last_vsync}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/last_href}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 893.184 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.184 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 893.184 ; gain = 0.000
run 18 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 893.184 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 894.762 ; gain = 0.074
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 894.762 ; gain = 1.578
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 894.762 ; gain = 1.578
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 895.125 ; gain = 0.363
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 897.281 ; gain = 2.156
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 897.281 ; gain = 2.156
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 897.594 ; gain = 0.031
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 897.594 ; gain = 0.312
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 897.594 ; gain = 0.312
run 18 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 897.609 ; gain = 0.016
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 897.652 ; gain = 0.043
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 897.652 ; gain = 0.043
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 897.652 ; gain = 0.043
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 897.703 ; gain = 0.043
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 897.703 ; gain = 0.051
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 897.703 ; gain = 0.051
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 897.824 ; gain = 0.121
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 898.223 ; gain = 0.012
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 898.223 ; gain = 0.398
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 898.223 ; gain = 0.398
run 18 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 898.270 ; gain = 0.047
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 898.574 ; gain = 0.039
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 898.574 ; gain = 0.305
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 898.574 ; gain = 0.305
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 898.641 ; gain = 0.066
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 898.762 ; gain = 0.027
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 898.762 ; gain = 0.121
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 898.762 ; gain = 0.121
run 18 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 898.844 ; gain = 0.082
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 898.844 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 898.844 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 898.844 ; gain = 0.000
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 899.309 ; gain = 0.465
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 899.359 ; gain = 0.035
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 899.359 ; gain = 0.051
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 899.359 ; gain = 0.051
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 899.512 ; gain = 0.152
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 899.562 ; gain = 0.051
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 899.562 ; gain = 0.051
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 899.562 ; gain = 0.051
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 899.660 ; gain = 0.098
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" Line 5. Module im2bw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 899.660 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 899.660 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 899.660 ; gain = 0.000
run 18 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 899.660 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/ip/delay_1hang/sim/delay_1hang.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_1hang
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/connect_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module connect_domain_get
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/get_around.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_around
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.delay_1hang
Compiling module xil_defaultlib.get_around
Compiling module xil_defaultlib.connect_domain_get
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module tb_top.u_img_pro.u_max_domain.u_connect_domain_get.u_get_around.u_delay_1hang.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 899.660 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 899.660 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 899.660 ; gain = 0.000
save_wave_config {C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg}
run 35 ms
run: Time (s): cpu = 00:00:45 ; elapsed = 00:04:00 . Memory (MB): peak = 899.660 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/out_up}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/out_dowm}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/out_left}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/out_right}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/pixel_num}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/tem_vsync}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/tem_href}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/tem_valid}} 
current_wave_config {tb_top_behav.wcfg}
C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg
add_wave {{/tb_top/u_img_pro/u_max_domain/tem_data}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/ip/delay_1hang/sim/delay_1hang.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_1hang
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/connect_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module connect_domain_get
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/get_around.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_around
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2bw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_pro
INFO: [VRFC 10-2458] undeclared symbol center_x, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
INFO: [VRFC 10-2458] undeclared symbol center_y, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2yuv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:210]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:211]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:212]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 264588a7b93b43a88adcb81fd475c51b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_x' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'center_y' [C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2yuv
Compiling module xil_defaultlib.im2bw
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.delay_1hang
Compiling module xil_defaultlib.get_around
Compiling module xil_defaultlib.connect_domain_get
Compiling module xil_defaultlib.max_domain
Compiling module xil_defaultlib.img_pro
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module tb_top.u_img_pro.u_max_domain.u_connect_domain_get.u_get_around.u_delay_1hang.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Insufficient data from the input file for $fread
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 902.941 ; gain = 0.043
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 902.941 ; gain = 3.281
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 902.941 ; gain = 3.281
run 35 ms
run: Time (s): cpu = 00:00:46 ; elapsed = 00:04:20 . Memory (MB): peak = 902.941 ; gain = 0.000
save_wave_config {C:/Users/25210/Desktop/img_sim_fast/img_sim/img_sim/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 14 08:52:34 2024...
