
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  000021b0  00002244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000021b0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000d5  0080011c  0080011c  00002260  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002260  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  0000292c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  000029b8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005448  00000000  00000000  00002bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000011e4  00000000  00000000  00008040  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001721  00000000  00000000  00009224  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000950  00000000  00000000  0000a948  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000da3  00000000  00000000  0000b298  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000018b0  00000000  00000000  0000c03b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <__vector_12>
      34:	0c 94 e5 0e 	jmp	0x1dca	; 0x1dca <__vector_13>
      38:	0c 94 16 0f 	jmp	0x1e2c	; 0x1e2c <__vector_14>
      3c:	0c 94 da 0f 	jmp	0x1fb4	; 0x1fb4 <__vector_15>
      40:	0c 94 81 0e 	jmp	0x1d02	; 0x1d02 <__vector_16>
      44:	0c 94 8b 0e 	jmp	0x1d16	; 0x1d16 <__vector_17>
      48:	0c 94 ed 01 	jmp	0x3da	; 0x3da <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 47 0f 	jmp	0x1e8e	; 0x1e8e <__vector_28>
      74:	0c 94 78 0f 	jmp	0x1ef0	; 0x1ef0 <__vector_29>
      78:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__vector_30>
      7c:	0c 94 e4 0f 	jmp	0x1fc8	; 0x1fc8 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e0 eb       	ldi	r30, 0xB0	; 176
      a8:	f1 e2       	ldi	r31, 0x21	; 33
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	ac 31       	cpi	r26, 0x1C	; 28
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	ac e1       	ldi	r26, 0x1C	; 28
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a1 3f       	cpi	r26, 0xF1	; 241
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 d6 10 	jmp	0x21ac	; 0x21ac <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d8:	0e 94 57 0e 	call	0x1cae	; 0x1cae <main_init>
	
	while(1){	
		wdt_reset();
      dc:	a8 95       	wdr
		EventHandleEvent();
      de:	0e 94 d0 0c 	call	0x19a0	; 0x19a0 <EventHandleEvent>
      e2:	fc cf       	rjmp	.-8      	; 0xdc <main+0x4>

000000e4 <button_read_col>:


void button_read_col(uint8_t col){
		
		/* ROW 1 READ */
		if(button_pin[ROW_1_ID]==0x01) {
      e4:	e0 91 8d 01 	lds	r30, 0x018D
      e8:	f0 91 8e 01 	lds	r31, 0x018E
      ec:	90 81       	ld	r25, Z
      ee:	91 30       	cpi	r25, 0x01	; 1
      f0:	b1 f4       	brne	.+44     	; 0x11e <button_read_col+0x3a>
			button_pressed_current|=((0x01))<<(0+col*BUTTON_ROW_NUMBER);
      f2:	28 2f       	mov	r18, r24
      f4:	22 0f       	add	r18, r18
      f6:	22 0f       	add	r18, r18
      f8:	41 e0       	ldi	r20, 0x01	; 1
      fa:	50 e0       	ldi	r21, 0x00	; 0
      fc:	ba 01       	movw	r22, r20
      fe:	02 c0       	rjmp	.+4      	; 0x104 <button_read_col+0x20>
     100:	66 0f       	add	r22, r22
     102:	77 1f       	adc	r23, r23
     104:	2a 95       	dec	r18
     106:	e2 f7       	brpl	.-8      	; 0x100 <button_read_col+0x1c>
     108:	9b 01       	movw	r18, r22
     10a:	40 91 95 01 	lds	r20, 0x0195
     10e:	50 91 96 01 	lds	r21, 0x0196
     112:	24 2b       	or	r18, r20
     114:	35 2b       	or	r19, r21
     116:	30 93 96 01 	sts	0x0196, r19
     11a:	20 93 95 01 	sts	0x0195, r18
		}
	
		/* ROW 2 READ */
		if(button_pin[ROW_2_ID]==0x01) {
     11e:	91 81       	ldd	r25, Z+1	; 0x01
     120:	91 30       	cpi	r25, 0x01	; 1
     122:	c9 f4       	brne	.+50     	; 0x156 <button_read_col+0x72>
			button_pressed_current|=((0x01))<<(1+col*BUTTON_ROW_NUMBER);
     124:	48 2f       	mov	r20, r24
     126:	50 e0       	ldi	r21, 0x00	; 0
     128:	44 0f       	add	r20, r20
     12a:	55 1f       	adc	r21, r21
     12c:	44 0f       	add	r20, r20
     12e:	55 1f       	adc	r21, r21
     130:	4f 5f       	subi	r20, 0xFF	; 255
     132:	5f 4f       	sbci	r21, 0xFF	; 255
     134:	21 e0       	ldi	r18, 0x01	; 1
     136:	30 e0       	ldi	r19, 0x00	; 0
     138:	02 c0       	rjmp	.+4      	; 0x13e <button_read_col+0x5a>
     13a:	22 0f       	add	r18, r18
     13c:	33 1f       	adc	r19, r19
     13e:	4a 95       	dec	r20
     140:	e2 f7       	brpl	.-8      	; 0x13a <button_read_col+0x56>
     142:	40 91 95 01 	lds	r20, 0x0195
     146:	50 91 96 01 	lds	r21, 0x0196
     14a:	24 2b       	or	r18, r20
     14c:	35 2b       	or	r19, r21
     14e:	30 93 96 01 	sts	0x0196, r19
     152:	20 93 95 01 	sts	0x0195, r18
		}
		
		/* ROW 3 READ */
		if(button_pin[ROW_3_ID]==0x01) {
     156:	92 81       	ldd	r25, Z+2	; 0x02
     158:	91 30       	cpi	r25, 0x01	; 1
     15a:	c9 f4       	brne	.+50     	; 0x18e <button_read_col+0xaa>
			button_pressed_current|=((0x01))<<(2+col*BUTTON_ROW_NUMBER);
     15c:	48 2f       	mov	r20, r24
     15e:	50 e0       	ldi	r21, 0x00	; 0
     160:	44 0f       	add	r20, r20
     162:	55 1f       	adc	r21, r21
     164:	44 0f       	add	r20, r20
     166:	55 1f       	adc	r21, r21
     168:	4e 5f       	subi	r20, 0xFE	; 254
     16a:	5f 4f       	sbci	r21, 0xFF	; 255
     16c:	21 e0       	ldi	r18, 0x01	; 1
     16e:	30 e0       	ldi	r19, 0x00	; 0
     170:	02 c0       	rjmp	.+4      	; 0x176 <button_read_col+0x92>
     172:	22 0f       	add	r18, r18
     174:	33 1f       	adc	r19, r19
     176:	4a 95       	dec	r20
     178:	e2 f7       	brpl	.-8      	; 0x172 <button_read_col+0x8e>
     17a:	40 91 95 01 	lds	r20, 0x0195
     17e:	50 91 96 01 	lds	r21, 0x0196
     182:	24 2b       	or	r18, r20
     184:	35 2b       	or	r19, r21
     186:	30 93 96 01 	sts	0x0196, r19
     18a:	20 93 95 01 	sts	0x0195, r18
		}
		
		/* ROW 4 READ */
		if(button_pin[ROW_4_ID]==0x01) {
     18e:	93 81       	ldd	r25, Z+3	; 0x03
     190:	91 30       	cpi	r25, 0x01	; 1
     192:	b9 f4       	brne	.+46     	; 0x1c2 <button_read_col+0xde>
			button_pressed_current|=((0x01))<<(3+col*BUTTON_ROW_NUMBER);
     194:	90 e0       	ldi	r25, 0x00	; 0
     196:	88 0f       	add	r24, r24
     198:	99 1f       	adc	r25, r25
     19a:	88 0f       	add	r24, r24
     19c:	99 1f       	adc	r25, r25
     19e:	03 96       	adiw	r24, 0x03	; 3
     1a0:	21 e0       	ldi	r18, 0x01	; 1
     1a2:	30 e0       	ldi	r19, 0x00	; 0
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <button_read_col+0xc6>
     1a6:	22 0f       	add	r18, r18
     1a8:	33 1f       	adc	r19, r19
     1aa:	8a 95       	dec	r24
     1ac:	e2 f7       	brpl	.-8      	; 0x1a6 <button_read_col+0xc2>
     1ae:	80 91 95 01 	lds	r24, 0x0195
     1b2:	90 91 96 01 	lds	r25, 0x0196
     1b6:	82 2b       	or	r24, r18
     1b8:	93 2b       	or	r25, r19
     1ba:	90 93 96 01 	sts	0x0196, r25
     1be:	80 93 95 01 	sts	0x0195, r24
     1c2:	08 95       	ret

000001c4 <button_init>:
#include <avr/io.h>
#include "../includes/Button.h"


void button_init( void )
{
     1c4:	cf 93       	push	r28
     1c6:	df 93       	push	r29
     1c8:	cd b7       	in	r28, 0x3d	; 61
     1ca:	de b7       	in	r29, 0x3e	; 62
     1cc:	65 97       	sbiw	r28, 0x15	; 21
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	f8 94       	cli
     1d2:	de bf       	out	0x3e, r29	; 62
     1d4:	0f be       	out	0x3f, r0	; 63
     1d6:	cd bf       	out	0x3d, r28	; 61
	uint8_t port[]={
		[ROW_1_ID] = PORTE,
     1d8:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     1da:	89 83       	std	Y+1, r24	; 0x01
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
     1dc:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     1de:	8a 83       	std	Y+2, r24	; 0x02
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
     1e0:	88 b1       	in	r24, 0x08	; 8
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     1e2:	8b 83       	std	Y+3, r24	; 0x03
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
     1e4:	88 b1       	in	r24, 0x08	; 8
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     1e6:	8c 83       	std	Y+4, r24	; 0x04
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
		[COLOUMN_1_ID] = PORTE,
     1e8:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     1ea:	8d 83       	std	Y+5, r24	; 0x05
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
		[COLOUMN_1_ID] = PORTE,
		[COLOUMN_2_ID] = PORTE,
     1ec:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     1ee:	8e 83       	std	Y+6, r24	; 0x06
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
		[COLOUMN_1_ID] = PORTE,
		[COLOUMN_2_ID] = PORTE,
		[COLOUMN_3_ID] =PORTB
     1f0:	85 b1       	in	r24, 0x05	; 5
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     1f2:	8f 83       	std	Y+7, r24	; 0x07
		[COLOUMN_1_ID] = PORTE,
		[COLOUMN_2_ID] = PORTE,
		[COLOUMN_3_ID] =PORTB
	};
	
	uint8_t pin[]={
     1f4:	de 01       	movw	r26, r28
     1f6:	18 96       	adiw	r26, 0x08	; 8
     1f8:	e0 e0       	ldi	r30, 0x00	; 0
     1fa:	f1 e0       	ldi	r31, 0x01	; 1
     1fc:	87 e0       	ldi	r24, 0x07	; 7
     1fe:	01 90       	ld	r0, Z+
     200:	0d 92       	st	X+, r0
     202:	81 50       	subi	r24, 0x01	; 1
     204:	e1 f7       	brne	.-8      	; 0x1fe <button_init+0x3a>
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
		[ROW_1_ID] = DDRE,
     206:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     208:	8f 87       	std	Y+15, r24	; 0x0f
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
     20a:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     20c:	88 8b       	std	Y+16, r24	; 0x10
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
     20e:	87 b1       	in	r24, 0x07	; 7
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     210:	89 8b       	std	Y+17, r24	; 0x11
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
     212:	87 b1       	in	r24, 0x07	; 7
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     214:	8a 8b       	std	Y+18, r24	; 0x12
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
		[COLOUMN_1_ID] = DDRE,
     216:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     218:	8b 8b       	std	Y+19, r24	; 0x13
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
		[COLOUMN_1_ID] = DDRE,
		[COLOUMN_2_ID] = DDRE,
     21a:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     21c:	8c 8b       	std	Y+20, r24	; 0x14
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
		[COLOUMN_1_ID] = DDRE,
		[COLOUMN_2_ID] = DDRE,
		[COLOUMN_3_ID] = DDRB
     21e:	84 b1       	in	r24, 0x04	; 4
	};

	
	button_port=port;
     220:	ce 01       	movw	r24, r28
     222:	01 96       	adiw	r24, 0x01	; 1
     224:	90 93 94 01 	sts	0x0194, r25
     228:	80 93 93 01 	sts	0x0193, r24
	button_pin=pin;
     22c:	ce 01       	movw	r24, r28
     22e:	08 96       	adiw	r24, 0x08	; 8
     230:	90 93 8e 01 	sts	0x018E, r25
     234:	80 93 8d 01 	sts	0x018D, r24
	button_dd=dd;
     238:	ce 01       	movw	r24, r28
     23a:	0f 96       	adiw	r24, 0x0f	; 15
     23c:	90 93 90 01 	sts	0x0190, r25
     240:	80 93 8f 01 	sts	0x018F, r24
	

	button_pressed_previous=0x0000;
     244:	10 92 92 01 	sts	0x0192, r1
     248:	10 92 91 01 	sts	0x0191, r1
	button_dd[ROW_3_ID]&=~((0x01)<<button_pin[ROW_3_ID]);
	button_port[ROW_3_ID]|=((0x01)<<button_pin[ROW_3_ID]);
	/* ROW 4 INPUT, PULLUP */
	button_dd[ROW_4_ID]&=~((0x01)<<button_pin[ROW_4_ID]);
	button_port[ROW_4_ID]|=((0x01)<<button_pin[ROW_4_ID]);
} /* end button_init */
     24c:	65 96       	adiw	r28, 0x15	; 21
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	f8 94       	cli
     252:	de bf       	out	0x3e, r29	; 62
     254:	0f be       	out	0x3f, r0	; 63
     256:	cd bf       	out	0x3d, r28	; 61
     258:	df 91       	pop	r29
     25a:	cf 91       	pop	r28
     25c:	08 95       	ret

0000025e <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     25e:	0f 93       	push	r16
     260:	1f 93       	push	r17
     262:	cf 93       	push	r28
     264:	df 93       	push	r29
		
	/* COL 1 LOW */
	button_port[COLOUMN_1_ID]&=~((0x01)<<button_pin[COLOUMN_1_ID]);
     266:	e0 91 93 01 	lds	r30, 0x0193
     26a:	f0 91 94 01 	lds	r31, 0x0194
     26e:	a0 91 8d 01 	lds	r26, 0x018D
     272:	b0 91 8e 01 	lds	r27, 0x018E
     276:	c1 e0       	ldi	r28, 0x01	; 1
     278:	d0 e0       	ldi	r29, 0x00	; 0
     27a:	ce 01       	movw	r24, r28
     27c:	14 96       	adiw	r26, 0x04	; 4
     27e:	0c 90       	ld	r0, X
     280:	02 c0       	rjmp	.+4      	; 0x286 <button_multiplex_cycle+0x28>
     282:	88 0f       	add	r24, r24
     284:	99 1f       	adc	r25, r25
     286:	0a 94       	dec	r0
     288:	e2 f7       	brpl	.-8      	; 0x282 <button_multiplex_cycle+0x24>
     28a:	80 95       	com	r24
     28c:	94 81       	ldd	r25, Z+4	; 0x04
     28e:	89 23       	and	r24, r25
     290:	84 83       	std	Z+4, r24	; 0x04
	/* COL 2 HIGH */
	/* already HIGH */
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(0);
     292:	02 e7       	ldi	r16, 0x72	; 114
     294:	10 e0       	ldi	r17, 0x00	; 0
     296:	80 e0       	ldi	r24, 0x00	; 0
     298:	90 e0       	ldi	r25, 0x00	; 0
     29a:	f8 01       	movw	r30, r16
     29c:	09 95       	icall
	
	/* COL 1 HIGH */
	button_port[COLOUMN_1_ID]|=((0x01)<<button_pin[COLOUMN_1_ID]);
     29e:	e0 91 93 01 	lds	r30, 0x0193
     2a2:	f0 91 94 01 	lds	r31, 0x0194
     2a6:	a0 91 8d 01 	lds	r26, 0x018D
     2aa:	b0 91 8e 01 	lds	r27, 0x018E
     2ae:	ce 01       	movw	r24, r28
     2b0:	14 96       	adiw	r26, 0x04	; 4
     2b2:	0c 90       	ld	r0, X
     2b4:	14 97       	sbiw	r26, 0x04	; 4
     2b6:	02 c0       	rjmp	.+4      	; 0x2bc <button_multiplex_cycle+0x5e>
     2b8:	88 0f       	add	r24, r24
     2ba:	99 1f       	adc	r25, r25
     2bc:	0a 94       	dec	r0
     2be:	e2 f7       	brpl	.-8      	; 0x2b8 <button_multiplex_cycle+0x5a>
     2c0:	94 81       	ldd	r25, Z+4	; 0x04
     2c2:	89 2b       	or	r24, r25
     2c4:	84 83       	std	Z+4, r24	; 0x04
	/* COL 2 LOW */
	button_port[COLOUMN_2_ID]&=~((0x01)<<button_pin[COLOUMN_2_ID]);
     2c6:	ce 01       	movw	r24, r28
     2c8:	15 96       	adiw	r26, 0x05	; 5
     2ca:	0c 90       	ld	r0, X
     2cc:	02 c0       	rjmp	.+4      	; 0x2d2 <button_multiplex_cycle+0x74>
     2ce:	88 0f       	add	r24, r24
     2d0:	99 1f       	adc	r25, r25
     2d2:	0a 94       	dec	r0
     2d4:	e2 f7       	brpl	.-8      	; 0x2ce <button_multiplex_cycle+0x70>
     2d6:	80 95       	com	r24
     2d8:	95 81       	ldd	r25, Z+5	; 0x05
     2da:	89 23       	and	r24, r25
     2dc:	85 83       	std	Z+5, r24	; 0x05
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(1);
     2de:	81 e0       	ldi	r24, 0x01	; 1
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	f8 01       	movw	r30, r16
     2e4:	09 95       	icall
		
	/* COL 1 HIGH */
	/* already high */
	/* COL 2 HIGH */
	button_port[COLOUMN_2_ID]|=((0x01)<<button_pin[COLOUMN_2_ID]);
     2e6:	e0 91 93 01 	lds	r30, 0x0193
     2ea:	f0 91 94 01 	lds	r31, 0x0194
     2ee:	a0 91 8d 01 	lds	r26, 0x018D
     2f2:	b0 91 8e 01 	lds	r27, 0x018E
     2f6:	ce 01       	movw	r24, r28
     2f8:	15 96       	adiw	r26, 0x05	; 5
     2fa:	0c 90       	ld	r0, X
     2fc:	15 97       	sbiw	r26, 0x05	; 5
     2fe:	02 c0       	rjmp	.+4      	; 0x304 <button_multiplex_cycle+0xa6>
     300:	88 0f       	add	r24, r24
     302:	99 1f       	adc	r25, r25
     304:	0a 94       	dec	r0
     306:	e2 f7       	brpl	.-8      	; 0x300 <button_multiplex_cycle+0xa2>
     308:	95 81       	ldd	r25, Z+5	; 0x05
     30a:	89 2b       	or	r24, r25
     30c:	85 83       	std	Z+5, r24	; 0x05
	/* COL 3 LOW  */
	button_port[COLOUMN_3_ID]&=~((0x01)<<button_pin[COLOUMN_3_ID]);
     30e:	ce 01       	movw	r24, r28
     310:	16 96       	adiw	r26, 0x06	; 6
     312:	0c 90       	ld	r0, X
     314:	02 c0       	rjmp	.+4      	; 0x31a <button_multiplex_cycle+0xbc>
     316:	88 0f       	add	r24, r24
     318:	99 1f       	adc	r25, r25
     31a:	0a 94       	dec	r0
     31c:	e2 f7       	brpl	.-8      	; 0x316 <button_multiplex_cycle+0xb8>
     31e:	80 95       	com	r24
     320:	96 81       	ldd	r25, Z+6	; 0x06
     322:	89 23       	and	r24, r25
     324:	86 83       	std	Z+6, r24	; 0x06

	button_read_col(2);
     326:	82 e0       	ldi	r24, 0x02	; 2
     328:	90 e0       	ldi	r25, 0x00	; 0
     32a:	f8 01       	movw	r30, r16
     32c:	09 95       	icall
	
	/* set COL 3 HIGH, so that all are high again*/
	button_port[COLOUMN_3_ID]|=((0x01)<<button_pin[COLOUMN_3_ID]);
     32e:	e0 91 93 01 	lds	r30, 0x0193
     332:	f0 91 94 01 	lds	r31, 0x0194
     336:	a0 91 8d 01 	lds	r26, 0x018D
     33a:	b0 91 8e 01 	lds	r27, 0x018E
     33e:	16 96       	adiw	r26, 0x06	; 6
     340:	0c 90       	ld	r0, X
     342:	16 97       	sbiw	r26, 0x06	; 6
     344:	02 c0       	rjmp	.+4      	; 0x34a <button_multiplex_cycle+0xec>
     346:	cc 0f       	add	r28, r28
     348:	dd 1f       	adc	r29, r29
     34a:	0a 94       	dec	r0
     34c:	e2 f7       	brpl	.-8      	; 0x346 <button_multiplex_cycle+0xe8>
     34e:	86 81       	ldd	r24, Z+6	; 0x06
     350:	c8 2b       	or	r28, r24
     352:	c6 83       	std	Z+6, r28	; 0x06
	
	
	/* debounce: check if button states are the same since last cycle*/
	
	button_pressed_current&=button_pressed_previous;
     354:	80 91 95 01 	lds	r24, 0x0195
     358:	90 91 96 01 	lds	r25, 0x0196
     35c:	20 91 91 01 	lds	r18, 0x0191
     360:	30 91 92 01 	lds	r19, 0x0192
     364:	82 23       	and	r24, r18
     366:	93 23       	and	r25, r19
     368:	90 93 96 01 	sts	0x0196, r25
     36c:	80 93 95 01 	sts	0x0195, r24
	
} /* end button_multiplex_cycle */
     370:	df 91       	pop	r29
     372:	cf 91       	pop	r28
     374:	1f 91       	pop	r17
     376:	0f 91       	pop	r16
     378:	08 95       	ret

0000037a <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return (0x01)&(button_pressed_current>>(button_id));
     37a:	20 91 95 01 	lds	r18, 0x0195
     37e:	30 91 96 01 	lds	r19, 0x0196
     382:	a9 01       	movw	r20, r18
     384:	02 c0       	rjmp	.+4      	; 0x38a <button_get_button_state+0x10>
     386:	56 95       	lsr	r21
     388:	47 95       	ror	r20
     38a:	8a 95       	dec	r24
     38c:	e2 f7       	brpl	.-8      	; 0x386 <button_get_button_state+0xc>
     38e:	ca 01       	movw	r24, r20
     390:	81 70       	andi	r24, 0x01	; 1
     392:	08 95       	ret

00000394 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
     394:	08 9a       	sbi	0x01, 0	; 1
}
     396:	08 95       	ret

00000398 <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
     398:	10 9a       	sbi	0x02, 0	; 2
}
     39a:	08 95       	ret

0000039c <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     39c:	10 98       	cbi	0x02, 0	; 2
}
     39e:	08 95       	ret

000003a0 <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     3a0:	cf 93       	push	r28
     3a2:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     3a4:	0e 94 cc 01 	call	0x398	; 0x398 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     3a8:	8c 2f       	mov	r24, r28
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	44 e6       	ldi	r20, 0x64	; 100
     3ae:	50 e0       	ldi	r21, 0x00	; 0
     3b0:	84 9f       	mul	r24, r20
     3b2:	90 01       	movw	r18, r0
     3b4:	85 9f       	mul	r24, r21
     3b6:	30 0d       	add	r19, r0
     3b8:	94 9f       	mul	r25, r20
     3ba:	30 0d       	add	r19, r0
     3bc:	11 24       	eor	r1, r1
     3be:	12 16       	cp	r1, r18
     3c0:	13 06       	cpc	r1, r19
     3c2:	34 f4       	brge	.+12     	; 0x3d0 <buzzer_buzz+0x30>
     3c4:	80 e0       	ldi	r24, 0x00	; 0
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	01 96       	adiw	r24, 0x01	; 1
     3ca:	82 17       	cp	r24, r18
     3cc:	93 07       	cpc	r25, r19
     3ce:	e1 f7       	brne	.-8      	; 0x3c8 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     3d0:	0e 94 ce 01 	call	0x39c	; 0x39c <buzzer_off>
}
     3d4:	cf 91       	pop	r28
     3d6:	08 95       	ret

000003d8 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     3d8:	08 95       	ret

000003da <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     3da:	1f 92       	push	r1
     3dc:	0f 92       	push	r0
     3de:	0f b6       	in	r0, 0x3f	; 63
     3e0:	0f 92       	push	r0
     3e2:	0b b6       	in	r0, 0x3b	; 59
     3e4:	0f 92       	push	r0
     3e6:	11 24       	eor	r1, r1
     3e8:	2f 93       	push	r18
     3ea:	3f 93       	push	r19
     3ec:	4f 93       	push	r20
     3ee:	5f 93       	push	r21
     3f0:	6f 93       	push	r22
     3f2:	7f 93       	push	r23
     3f4:	8f 93       	push	r24
     3f6:	9f 93       	push	r25
     3f8:	af 93       	push	r26
     3fa:	bf 93       	push	r27
     3fc:	cf 93       	push	r28
     3fe:	ef 93       	push	r30
     400:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     402:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     406:	c0 ff       	sbrs	r28, 0
     408:	08 c0       	rjmp	.+16     	; 0x41a <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     40a:	89 e0       	ldi	r24, 0x09	; 9
     40c:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     410:	ee ee       	ldi	r30, 0xEE	; 238
     412:	f0 e0       	ldi	r31, 0x00	; 0
     414:	80 81       	ld	r24, Z
     416:	8e 7f       	andi	r24, 0xFE	; 254
     418:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     41a:	c6 ff       	sbrs	r28, 6
     41c:	08 c0       	rjmp	.+16     	; 0x42e <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     41e:	8a e0       	ldi	r24, 0x0A	; 10
     420:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     424:	ee ee       	ldi	r30, 0xEE	; 238
     426:	f0 e0       	ldi	r31, 0x00	; 0
     428:	80 81       	ld	r24, Z
     42a:	8f 7b       	andi	r24, 0xBF	; 191
     42c:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     42e:	c5 ff       	sbrs	r28, 5
     430:	08 c0       	rjmp	.+16     	; 0x442 <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     432:	8b e0       	ldi	r24, 0x0B	; 11
     434:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     438:	eb ed       	ldi	r30, 0xDB	; 219
     43a:	f0 e0       	ldi	r31, 0x00	; 0
     43c:	80 81       	ld	r24, Z
     43e:	8f 77       	andi	r24, 0x7F	; 127
     440:	80 83       	st	Z, r24
	}
	return;
}
     442:	ff 91       	pop	r31
     444:	ef 91       	pop	r30
     446:	cf 91       	pop	r28
     448:	bf 91       	pop	r27
     44a:	af 91       	pop	r26
     44c:	9f 91       	pop	r25
     44e:	8f 91       	pop	r24
     450:	7f 91       	pop	r23
     452:	6f 91       	pop	r22
     454:	5f 91       	pop	r21
     456:	4f 91       	pop	r20
     458:	3f 91       	pop	r19
     45a:	2f 91       	pop	r18
     45c:	0f 90       	pop	r0
     45e:	0b be       	out	0x3b, r0	; 59
     460:	0f 90       	pop	r0
     462:	0f be       	out	0x3f, r0	; 63
     464:	0f 90       	pop	r0
     466:	1f 90       	pop	r1
     468:	18 95       	reti

0000046a <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     46a:	85 e0       	ldi	r24, 0x05	; 5
     46c:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <can_init>
	CANSTMOB=0;
     470:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     474:	eb ed       	ldi	r30, 0xDB	; 219
     476:	f0 e0       	ldi	r31, 0x00	; 0
     478:	80 81       	ld	r24, Z
     47a:	88 6b       	ori	r24, 0xB8	; 184
     47c:	80 83       	st	Z, r24
	CANIE1=0x7F;
     47e:	8f e7       	ldi	r24, 0x7F	; 127
     480:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     484:	8f ef       	ldi	r24, 0xFF	; 255
     486:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     48a:	10 92 a1 01 	sts	0x01A1, r1
	can_queue_tail=0;
     48e:	10 92 a3 01 	sts	0x01A3, r1
	can_Status=CAN_Ready;
     492:	10 92 a2 01 	sts	0x01A2, r1
	can_rx=0;
     496:	10 92 a5 01 	sts	0x01A5, r1
     49a:	10 92 a4 01 	sts	0x01A4, r1
}
     49e:	08 95       	ret

000004a0 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     4a0:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     4a2:	70 87       	std	Z+8, r23	; 0x08
     4a4:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     4a6:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     4a8:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     4aa:	53 83       	std	Z+3, r21	; 0x03
     4ac:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     4ae:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     4b0:	8f ef       	ldi	r24, 0xFF	; 255
     4b2:	97 e0       	ldi	r25, 0x07	; 7
     4b4:	a0 e0       	ldi	r26, 0x00	; 0
     4b6:	b0 e0       	ldi	r27, 0x00	; 0
     4b8:	82 87       	std	Z+10, r24	; 0x0a
     4ba:	93 87       	std	Z+11, r25	; 0x0b
     4bc:	a4 87       	std	Z+12, r26	; 0x0c
     4be:	b5 87       	std	Z+13, r27	; 0x0d
}
     4c0:	08 95       	ret

000004c2 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     4c2:	90 93 a5 01 	sts	0x01A5, r25
     4c6:	80 93 a4 01 	sts	0x01A4, r24
	can_rx->cmd=CMD_RX_DATA;
     4ca:	25 e0       	ldi	r18, 0x05	; 5
     4cc:	fc 01       	movw	r30, r24
     4ce:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     4d0:	80 91 a4 01 	lds	r24, 0x01A4
     4d4:	90 91 a5 01 	lds	r25, 0x01A5
     4d8:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
}
     4dc:	08 95       	ret

000004de <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     4de:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <can_get_status>
	CANGIE|=(1<<ENIT);
     4e2:	eb ed       	ldi	r30, 0xDB	; 219
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	80 81       	ld	r24, Z
     4e8:	80 68       	ori	r24, 0x80	; 128
     4ea:	80 83       	st	Z, r24
}
     4ec:	08 95       	ret

000004ee <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     4ee:	90 91 a1 01 	lds	r25, 0x01A1
     4f2:	80 91 a3 01 	lds	r24, 0x01A3
     4f6:	98 17       	cp	r25, r24
     4f8:	41 f1       	breq	.+80     	; 0x54a <CANSendData+0x5c>
		if(can_rx!=0){
     4fa:	e0 91 a4 01 	lds	r30, 0x01A4
     4fe:	f0 91 a5 01 	lds	r31, 0x01A5
     502:	30 97       	sbiw	r30, 0x00	; 0
     504:	41 f0       	breq	.+16     	; 0x516 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     506:	8c e0       	ldi	r24, 0x0C	; 12
     508:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     50a:	80 91 a4 01 	lds	r24, 0x01A4
     50e:	90 91 a5 01 	lds	r25, 0x01A5
     512:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     516:	e0 91 a3 01 	lds	r30, 0x01A3
     51a:	f0 e0       	ldi	r31, 0x00	; 0
     51c:	ee 0f       	add	r30, r30
     51e:	ff 1f       	adc	r31, r31
     520:	e9 56       	subi	r30, 0x69	; 105
     522:	fe 4f       	sbci	r31, 0xFE	; 254
     524:	a0 81       	ld	r26, Z
     526:	b1 81       	ldd	r27, Z+1	; 0x01
     528:	82 e0       	ldi	r24, 0x02	; 2
     52a:	11 96       	adiw	r26, 0x01	; 1
     52c:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     52e:	80 81       	ld	r24, Z
     530:	91 81       	ldd	r25, Z+1	; 0x01
     532:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
     536:	88 23       	and	r24, r24
     538:	21 f0       	breq	.+8      	; 0x542 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	0e 94 91 0c 	call	0x1922	; 0x1922 <AddError>
     540:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     542:	81 e0       	ldi	r24, 0x01	; 1
     544:	80 93 a2 01 	sts	0x01A2, r24
     548:	08 95       	ret
		}		
	}else if(can_rx!=0){
     54a:	e0 91 a4 01 	lds	r30, 0x01A4
     54e:	f0 91 a5 01 	lds	r31, 0x01A5
     552:	30 97       	sbiw	r30, 0x00	; 0
     554:	41 f0       	breq	.+16     	; 0x566 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     556:	85 e0       	ldi	r24, 0x05	; 5
     558:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     55a:	80 91 a4 01 	lds	r24, 0x01A4
     55e:	90 91 a5 01 	lds	r25, 0x01A5
     562:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
     566:	08 95       	ret

00000568 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     568:	cf 93       	push	r28
     56a:	df 93       	push	r29
     56c:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     56e:	e0 91 a1 01 	lds	r30, 0x01A1
     572:	f0 e0       	ldi	r31, 0x00	; 0
     574:	cf 01       	movw	r24, r30
     576:	01 96       	adiw	r24, 0x01	; 1
     578:	65 e0       	ldi	r22, 0x05	; 5
     57a:	70 e0       	ldi	r23, 0x00	; 0
     57c:	0e 94 af 10 	call	0x215e	; 0x215e <__divmodhi4>
     580:	20 91 a3 01 	lds	r18, 0x01A3
     584:	30 e0       	ldi	r19, 0x00	; 0
     586:	82 17       	cp	r24, r18
     588:	93 07       	cpc	r25, r19
     58a:	49 f0       	breq	.+18     	; 0x59e <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     58c:	ee 0f       	add	r30, r30
     58e:	ff 1f       	adc	r31, r31
     590:	e9 56       	subi	r30, 0x69	; 105
     592:	fe 4f       	sbci	r31, 0xFE	; 254
     594:	d1 83       	std	Z+1, r29	; 0x01
     596:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     598:	80 93 a1 01 	sts	0x01A1, r24
     59c:	03 c0       	rjmp	.+6      	; 0x5a4 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     59e:	84 e0       	ldi	r24, 0x04	; 4
     5a0:	0e 94 91 0c 	call	0x1922	; 0x1922 <AddError>
	}
	if(can_Status==CAN_Ready){
     5a4:	80 91 a2 01 	lds	r24, 0x01A2
     5a8:	88 23       	and	r24, r24
     5aa:	11 f4       	brne	.+4      	; 0x5b0 <CANAddSendData+0x48>
		CANSendData();
     5ac:	0e 94 77 02 	call	0x4ee	; 0x4ee <CANSendData>
	}
}
     5b0:	df 91       	pop	r29
     5b2:	cf 91       	pop	r28
     5b4:	08 95       	ret

000005b6 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     5b6:	e0 91 a3 01 	lds	r30, 0x01A3
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	ee 0f       	add	r30, r30
     5be:	ff 1f       	adc	r31, r31
     5c0:	e9 56       	subi	r30, 0x69	; 105
     5c2:	fe 4f       	sbci	r31, 0xFE	; 254
}
     5c4:	80 81       	ld	r24, Z
     5c6:	91 81       	ldd	r25, Z+1	; 0x01
     5c8:	08 95       	ret

000005ca <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     5ca:	e0 91 a3 01 	lds	r30, 0x01A3
     5ce:	f0 e0       	ldi	r31, 0x00	; 0
     5d0:	ee 0f       	add	r30, r30
     5d2:	ff 1f       	adc	r31, r31
     5d4:	e9 56       	subi	r30, 0x69	; 105
     5d6:	fe 4f       	sbci	r31, 0xFE	; 254
     5d8:	a0 81       	ld	r26, Z
     5da:	b1 81       	ldd	r27, Z+1	; 0x01
     5dc:	8c e0       	ldi	r24, 0x0C	; 12
     5de:	11 96       	adiw	r26, 0x01	; 1
     5e0:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     5e2:	80 81       	ld	r24, Z
     5e4:	91 81       	ldd	r25, Z+1	; 0x01
     5e6:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
	can_Status=CAN_Ready;
     5ea:	10 92 a2 01 	sts	0x01A2, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     5ee:	80 91 a3 01 	lds	r24, 0x01A3
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	01 96       	adiw	r24, 0x01	; 1
     5f6:	65 e0       	ldi	r22, 0x05	; 5
     5f8:	70 e0       	ldi	r23, 0x00	; 0
     5fa:	0e 94 af 10 	call	0x215e	; 0x215e <__divmodhi4>
     5fe:	80 93 a3 01 	sts	0x01A3, r24
	CANSendData();
     602:	0e 94 77 02 	call	0x4ee	; 0x4ee <CANSendData>
}
     606:	08 95       	ret

00000608 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     608:	80 91 a2 01 	lds	r24, 0x01A2
     60c:	81 30       	cpi	r24, 0x01	; 1
     60e:	f9 f4       	brne	.+62     	; 0x64e <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     610:	e0 91 a3 01 	lds	r30, 0x01A3
     614:	f0 e0       	ldi	r31, 0x00	; 0
     616:	ee 0f       	add	r30, r30
     618:	ff 1f       	adc	r31, r31
     61a:	e9 56       	subi	r30, 0x69	; 105
     61c:	fe 4f       	sbci	r31, 0xFE	; 254
     61e:	a0 81       	ld	r26, Z
     620:	b1 81       	ldd	r27, Z+1	; 0x01
     622:	8c e0       	ldi	r24, 0x0C	; 12
     624:	11 96       	adiw	r26, 0x01	; 1
     626:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     628:	80 81       	ld	r24, Z
     62a:	91 81       	ldd	r25, Z+1	; 0x01
     62c:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
		AddError(ERROR_CAN_SEND);
     630:	82 e0       	ldi	r24, 0x02	; 2
     632:	0e 94 91 0c 	call	0x1922	; 0x1922 <AddError>
		can_Status=CAN_Ready;
     636:	10 92 a2 01 	sts	0x01A2, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     63a:	80 91 a3 01 	lds	r24, 0x01A3
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	01 96       	adiw	r24, 0x01	; 1
     642:	65 e0       	ldi	r22, 0x05	; 5
     644:	70 e0       	ldi	r23, 0x00	; 0
     646:	0e 94 af 10 	call	0x215e	; 0x215e <__divmodhi4>
     64a:	80 93 a3 01 	sts	0x01A3, r24
     64e:	08 95       	ret

00000650 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     650:	cf 93       	push	r28
     652:	df 93       	push	r29
     654:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     656:	8c e0       	ldi	r24, 0x0C	; 12
     658:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     65a:	ce 01       	movw	r24, r28
     65c:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     660:	ce 01       	movw	r24, r28
     662:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <can_get_status>
     666:	81 30       	cpi	r24, 0x01	; 1
     668:	d9 f3       	breq	.-10     	; 0x660 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     66a:	85 e0       	ldi	r24, 0x05	; 5
     66c:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     66e:	ce 01       	movw	r24, r28
     670:	0e 94 01 06 	call	0xc02	; 0xc02 <can_cmd>
}
     674:	df 91       	pop	r29
     676:	cf 91       	pop	r28
     678:	08 95       	ret

0000067a <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     67a:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     67c:	ad ee       	ldi	r26, 0xED	; 237
     67e:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     680:	8e ee       	ldi	r24, 0xEE	; 238
     682:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     684:	32 2f       	mov	r19, r18
     686:	32 95       	swap	r19
     688:	30 7f       	andi	r19, 0xF0	; 240
     68a:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     68c:	fc 01       	movw	r30, r24
     68e:	11 92       	st	Z+, r1
     690:	e8 3f       	cpi	r30, 0xF8	; 248
     692:	f1 05       	cpc	r31, r1
     694:	e1 f7       	brne	.-8      	; 0x68e <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     696:	2f 5f       	subi	r18, 0xFF	; 255
     698:	2f 30       	cpi	r18, 0x0F	; 15
     69a:	a1 f7       	brne	.-24     	; 0x684 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     69c:	08 95       	ret

0000069e <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     69e:	ed ee       	ldi	r30, 0xED	; 237
     6a0:	f0 e0       	ldi	r31, 0x00	; 0
     6a2:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     6a4:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     6a6:	80 91 ef 00 	lds	r24, 0x00EF
     6aa:	80 7c       	andi	r24, 0xC0	; 192
     6ac:	69 f0       	breq	.+26     	; 0x6c8 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6ae:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     6b0:	ad ee       	ldi	r26, 0xED	; 237
     6b2:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     6b4:	ef ee       	ldi	r30, 0xEF	; 239
     6b6:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     6b8:	98 2f       	mov	r25, r24
     6ba:	92 95       	swap	r25
     6bc:	90 7f       	andi	r25, 0xF0	; 240
     6be:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     6c0:	90 81       	ld	r25, Z
     6c2:	90 7c       	andi	r25, 0xC0	; 192
     6c4:	29 f4       	brne	.+10     	; 0x6d0 <can_get_mob_free+0x32>
     6c6:	01 c0       	rjmp	.+2      	; 0x6ca <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6c8:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     6ca:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     6ce:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6d0:	8f 5f       	subi	r24, 0xFF	; 255
     6d2:	8f 30       	cpi	r24, 0x0F	; 15
     6d4:	89 f7       	brne	.-30     	; 0x6b8 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     6d6:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     6da:	8f ef       	ldi	r24, 0xFF	; 255
}
     6dc:	08 95       	ret

000006de <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     6de:	80 91 ef 00 	lds	r24, 0x00EF
     6e2:	80 7c       	andi	r24, 0xC0	; 192
     6e4:	69 f0       	breq	.+26     	; 0x700 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     6e6:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     6ea:	89 2f       	mov	r24, r25
     6ec:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     6ee:	80 32       	cpi	r24, 0x20	; 32
     6f0:	41 f0       	breq	.+16     	; 0x702 <can_get_mob_status+0x24>
     6f2:	80 34       	cpi	r24, 0x40	; 64
     6f4:	31 f0       	breq	.+12     	; 0x702 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     6f6:	80 3a       	cpi	r24, 0xA0	; 160
     6f8:	21 f0       	breq	.+8      	; 0x702 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     6fa:	89 2f       	mov	r24, r25
     6fc:	8f 71       	andi	r24, 0x1F	; 31
     6fe:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     700:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     702:	08 95       	ret

00000704 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     704:	cf 93       	push	r28
     706:	df 93       	push	r29
     708:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     70a:	80 91 ef 00 	lds	r24, 0x00EF
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	8f 70       	andi	r24, 0x0F	; 15
     712:	90 70       	andi	r25, 0x00	; 0
     714:	18 16       	cp	r1, r24
     716:	19 06       	cpc	r1, r25
     718:	a4 f4       	brge	.+40     	; 0x742 <can_get_data+0x3e>
     71a:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     71c:	ea ef       	ldi	r30, 0xFA	; 250
     71e:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     720:	cf ee       	ldi	r28, 0xEF	; 239
     722:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     724:	80 81       	ld	r24, Z
     726:	da 01       	movw	r26, r20
     728:	a6 0f       	add	r26, r22
     72a:	b1 1d       	adc	r27, r1
     72c:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     72e:	6f 5f       	subi	r22, 0xFF	; 255
     730:	88 81       	ld	r24, Y
     732:	26 2f       	mov	r18, r22
     734:	30 e0       	ldi	r19, 0x00	; 0
     736:	90 e0       	ldi	r25, 0x00	; 0
     738:	8f 70       	andi	r24, 0x0F	; 15
     73a:	90 70       	andi	r25, 0x00	; 0
     73c:	28 17       	cp	r18, r24
     73e:	39 07       	cpc	r19, r25
     740:	8c f3       	brlt	.-30     	; 0x724 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     742:	df 91       	pop	r29
     744:	cf 91       	pop	r28
     746:	08 95       	ret

00000748 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     748:	2f 92       	push	r2
     74a:	3f 92       	push	r3
     74c:	4f 92       	push	r4
     74e:	5f 92       	push	r5
     750:	6f 92       	push	r6
     752:	7f 92       	push	r7
     754:	8f 92       	push	r8
     756:	9f 92       	push	r9
     758:	af 92       	push	r10
     75a:	bf 92       	push	r11
     75c:	cf 92       	push	r12
     75e:	df 92       	push	r13
     760:	ef 92       	push	r14
     762:	ff 92       	push	r15
     764:	0f 93       	push	r16
     766:	1f 93       	push	r17
     768:	cf 93       	push	r28
     76a:	df 93       	push	r29
     76c:	00 d0       	rcall	.+0      	; 0x76e <can_auto_baudrate+0x26>
     76e:	00 d0       	rcall	.+0      	; 0x770 <can_auto_baudrate+0x28>
     770:	00 d0       	rcall	.+0      	; 0x772 <can_auto_baudrate+0x2a>
     772:	cd b7       	in	r28, 0x3d	; 61
     774:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     776:	88 23       	and	r24, r24
     778:	09 f4       	brne	.+2      	; 0x77c <can_auto_baudrate+0x34>
     77a:	7c c0       	rjmp	.+248    	; 0x874 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     77c:	80 91 e2 00 	lds	r24, 0x00E2
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	8e 77       	andi	r24, 0x7E	; 126
     784:	90 70       	andi	r25, 0x00	; 0
     786:	95 95       	asr	r25
     788:	87 95       	ror	r24
     78a:	01 96       	adiw	r24, 0x01	; 1
     78c:	82 30       	cpi	r24, 0x02	; 2
     78e:	91 05       	cpc	r25, r1
     790:	5c f0       	brlt	.+22     	; 0x7a8 <can_auto_baudrate+0x60>
     792:	80 91 e2 00 	lds	r24, 0x00E2
     796:	90 e0       	ldi	r25, 0x00	; 0
     798:	8e 77       	andi	r24, 0x7E	; 126
     79a:	90 70       	andi	r25, 0x00	; 0
     79c:	95 95       	asr	r25
     79e:	87 95       	ror	r24
     7a0:	28 2f       	mov	r18, r24
     7a2:	2f 5f       	subi	r18, 0xFF	; 255
     7a4:	29 83       	std	Y+1, r18	; 0x01
     7a6:	02 c0       	rjmp	.+4      	; 0x7ac <can_auto_baudrate+0x64>
     7a8:	81 e0       	ldi	r24, 0x01	; 1
     7aa:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     7ac:	80 91 e3 00 	lds	r24, 0x00E3
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	8e 70       	andi	r24, 0x0E	; 14
     7b4:	90 70       	andi	r25, 0x00	; 0
     7b6:	95 95       	asr	r25
     7b8:	87 95       	ror	r24
     7ba:	01 96       	adiw	r24, 0x01	; 1
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	91 05       	cpc	r25, r1
     7c0:	54 f0       	brlt	.+20     	; 0x7d6 <can_auto_baudrate+0x8e>
     7c2:	80 91 e3 00 	lds	r24, 0x00E3
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	8e 70       	andi	r24, 0x0E	; 14
     7ca:	90 70       	andi	r25, 0x00	; 0
     7cc:	95 95       	asr	r25
     7ce:	87 95       	ror	r24
     7d0:	38 2e       	mov	r3, r24
     7d2:	33 94       	inc	r3
     7d4:	02 c0       	rjmp	.+4      	; 0x7da <can_auto_baudrate+0x92>
     7d6:	33 24       	eor	r3, r3
     7d8:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     7da:	80 91 e4 00 	lds	r24, 0x00E4
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	8e 70       	andi	r24, 0x0E	; 14
     7e2:	90 70       	andi	r25, 0x00	; 0
     7e4:	95 95       	asr	r25
     7e6:	87 95       	ror	r24
     7e8:	01 96       	adiw	r24, 0x01	; 1
     7ea:	83 30       	cpi	r24, 0x03	; 3
     7ec:	91 05       	cpc	r25, r1
     7ee:	54 f0       	brlt	.+20     	; 0x804 <can_auto_baudrate+0xbc>
     7f0:	80 91 e4 00 	lds	r24, 0x00E4
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	8e 70       	andi	r24, 0x0E	; 14
     7f8:	90 70       	andi	r25, 0x00	; 0
     7fa:	95 95       	asr	r25
     7fc:	87 95       	ror	r24
     7fe:	78 2e       	mov	r7, r24
     800:	73 94       	inc	r7
     802:	03 c0       	rjmp	.+6      	; 0x80a <can_auto_baudrate+0xc2>
     804:	77 24       	eor	r7, r7
     806:	68 94       	set
     808:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     80a:	80 91 e4 00 	lds	r24, 0x00E4
     80e:	90 e0       	ldi	r25, 0x00	; 0
     810:	80 77       	andi	r24, 0x70	; 112
     812:	90 70       	andi	r25, 0x00	; 0
     814:	95 95       	asr	r25
     816:	87 95       	ror	r24
     818:	95 95       	asr	r25
     81a:	87 95       	ror	r24
     81c:	95 95       	asr	r25
     81e:	87 95       	ror	r24
     820:	95 95       	asr	r25
     822:	87 95       	ror	r24
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	83 30       	cpi	r24, 0x03	; 3
     828:	91 05       	cpc	r25, r1
     82a:	84 f0       	brlt	.+32     	; 0x84c <can_auto_baudrate+0x104>
     82c:	80 91 e4 00 	lds	r24, 0x00E4
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	80 77       	andi	r24, 0x70	; 112
     834:	90 70       	andi	r25, 0x00	; 0
     836:	95 95       	asr	r25
     838:	87 95       	ror	r24
     83a:	95 95       	asr	r25
     83c:	87 95       	ror	r24
     83e:	95 95       	asr	r25
     840:	87 95       	ror	r24
     842:	95 95       	asr	r25
     844:	87 95       	ror	r24
     846:	68 2e       	mov	r6, r24
     848:	63 94       	inc	r6
     84a:	03 c0       	rjmp	.+6      	; 0x852 <can_auto_baudrate+0x10a>
     84c:	66 24       	eor	r6, r6
     84e:	68 94       	set
     850:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     852:	87 2d       	mov	r24, r7
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	83 0d       	add	r24, r3
     858:	91 1d       	adc	r25, r1
     85a:	86 0d       	add	r24, r6
     85c:	91 1d       	adc	r25, r1
     85e:	01 96       	adiw	r24, 0x01	; 1
     860:	88 30       	cpi	r24, 0x08	; 8
     862:	91 05       	cpc	r25, r1
     864:	14 f4       	brge	.+4      	; 0x86a <can_auto_baudrate+0x122>
     866:	88 e0       	ldi	r24, 0x08	; 8
     868:	90 e0       	ldi	r25, 0x00	; 0
     86a:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     86c:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     86e:	22 24       	eor	r2, r2
     870:	23 94       	inc	r2
     872:	10 c0       	rjmp	.+32     	; 0x894 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     874:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     876:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     878:	66 24       	eor	r6, r6
     87a:	68 94       	set
     87c:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     87e:	77 24       	eor	r7, r7
     880:	68 94       	set
     882:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     884:	98 e0       	ldi	r25, 0x08	; 8
     886:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     888:	0f 2e       	mov	r0, r31
     88a:	f3 e0       	ldi	r31, 0x03	; 3
     88c:	3f 2e       	mov	r3, r31
     88e:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     890:	a1 e0       	ldi	r26, 0x01	; 1
     892:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     894:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     896:	ad ee       	ldi	r26, 0xED	; 237
     898:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     89a:	8e ee       	ldi	r24, 0xEE	; 238
     89c:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     89e:	32 2f       	mov	r19, r18
     8a0:	32 95       	swap	r19
     8a2:	30 7f       	andi	r19, 0xF0	; 240
     8a4:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     8a6:	fc 01       	movw	r30, r24
     8a8:	11 92       	st	Z+, r1
     8aa:	e8 3f       	cpi	r30, 0xF8	; 248
     8ac:	f1 05       	cpc	r31, r1
     8ae:	e1 f7       	brne	.-8      	; 0x8a8 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     8b0:	2f 5f       	subi	r18, 0xFF	; 255
     8b2:	2f 30       	cpi	r18, 0x0F	; 15
     8b4:	a1 f7       	brne	.-24     	; 0x89e <can_auto_baudrate+0x156>
     8b6:	a4 2e       	mov	r10, r20
     8b8:	62 2d       	mov	r22, r2
     8ba:	dd 24       	eor	r13, r13
     8bc:	88 24       	eor	r8, r8
     8be:	99 24       	eor	r9, r9
     8c0:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     8c2:	0f 2e       	mov	r0, r31
     8c4:	f8 ed       	ldi	r31, 0xD8	; 216
     8c6:	ef 2e       	mov	r14, r31
     8c8:	ff 24       	eor	r15, r15
     8ca:	f0 2d       	mov	r31, r0
     8cc:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     8ce:	e9 ed       	ldi	r30, 0xD9	; 217
     8d0:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     8d2:	0a ed       	ldi	r16, 0xDA	; 218
     8d4:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     8d6:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     8d8:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     8da:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8dc:	b2 e0       	ldi	r27, 0x02	; 2
     8de:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8e0:	88 e0       	ldi	r24, 0x08	; 8
     8e2:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     8e4:	91 e0       	ldi	r25, 0x01	; 1
     8e6:	a9 16       	cp	r10, r25
     8e8:	09 f0       	breq	.+2      	; 0x8ec <can_auto_baudrate+0x1a4>
     8ea:	57 c0       	rjmp	.+174    	; 0x99a <can_auto_baudrate+0x252>
        {
            Can_reset();
     8ec:	d7 01       	movw	r26, r14
     8ee:	5c 93       	st	X, r21
            conf_index++;
     8f0:	08 94       	sec
     8f2:	81 1c       	adc	r8, r1
     8f4:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     8f6:	89 81       	ldd	r24, Y+1	; 0x01
     8f8:	81 50       	subi	r24, 0x01	; 1
     8fa:	88 0f       	add	r24, r24
     8fc:	a2 ee       	ldi	r26, 0xE2	; 226
     8fe:	b0 e0       	ldi	r27, 0x00	; 0
     900:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     902:	86 2d       	mov	r24, r6
     904:	86 95       	lsr	r24
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	01 97       	sbiw	r24, 0x01	; 1
     90a:	2c 01       	movw	r4, r24
     90c:	44 0c       	add	r4, r4
     90e:	55 1c       	adc	r5, r5
     910:	44 0c       	add	r4, r4
     912:	55 1c       	adc	r5, r5
     914:	44 0c       	add	r4, r4
     916:	55 1c       	adc	r5, r5
     918:	44 0c       	add	r4, r4
     91a:	55 1c       	adc	r5, r5
     91c:	44 0c       	add	r4, r4
     91e:	55 1c       	adc	r5, r5
     920:	83 2d       	mov	r24, r3
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	01 97       	sbiw	r24, 0x01	; 1
     926:	88 0f       	add	r24, r24
     928:	99 1f       	adc	r25, r25
     92a:	84 29       	or	r24, r4
     92c:	a3 ee       	ldi	r26, 0xE3	; 227
     92e:	b0 e0       	ldi	r27, 0x00	; 0
     930:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     932:	86 2d       	mov	r24, r6
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	01 97       	sbiw	r24, 0x01	; 1
     938:	2c 01       	movw	r4, r24
     93a:	44 0c       	add	r4, r4
     93c:	55 1c       	adc	r5, r5
     93e:	44 0c       	add	r4, r4
     940:	55 1c       	adc	r5, r5
     942:	44 0c       	add	r4, r4
     944:	55 1c       	adc	r5, r5
     946:	44 0c       	add	r4, r4
     948:	55 1c       	adc	r5, r5
     94a:	87 2d       	mov	r24, r7
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	01 97       	sbiw	r24, 0x01	; 1
     950:	88 0f       	add	r24, r24
     952:	99 1f       	adc	r25, r25
     954:	84 29       	or	r24, r4
     956:	81 60       	ori	r24, 0x01	; 1
     958:	a4 ee       	ldi	r26, 0xE4	; 228
     95a:	b0 e0       	ldi	r27, 0x00	; 0
     95c:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     95e:	c4 01       	movw	r24, r8
     960:	96 95       	lsr	r25
     962:	87 95       	ror	r24
     964:	96 95       	lsr	r25
     966:	87 95       	ror	r24
     968:	96 95       	lsr	r25
     96a:	87 95       	ror	r24
     96c:	a5 ee       	ldi	r26, 0xE5	; 229
     96e:	b0 e0       	ldi	r27, 0x00	; 0
     970:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     972:	ad ee       	ldi	r26, 0xED	; 237
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     978:	ae ee       	ldi	r26, 0xEE	; 238
     97a:	b0 e0       	ldi	r27, 0x00	; 0
     97c:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     97e:	80 e8       	ldi	r24, 0x80	; 128
     980:	af ee       	ldi	r26, 0xEF	; 239
     982:	b0 e0       	ldi	r27, 0x00	; 0
     984:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     986:	8a e0       	ldi	r24, 0x0A	; 10
     988:	d7 01       	movw	r26, r14
     98a:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     98c:	80 81       	ld	r24, Z
     98e:	82 ff       	sbrs	r24, 2
     990:	fd cf       	rjmp	.-6      	; 0x98c <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     992:	8f ef       	ldi	r24, 0xFF	; 255
     994:	d8 01       	movw	r26, r16
     996:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     998:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     99a:	41 30       	cpi	r20, 0x01	; 1
     99c:	b1 f5       	brne	.+108    	; 0xa0a <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     99e:	ae ee       	ldi	r26, 0xEE	; 238
     9a0:	b0 e0       	ldi	r27, 0x00	; 0
     9a2:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     9a4:	90 e0       	ldi	r25, 0x00	; 0
     9a6:	85 ff       	sbrs	r24, 5
     9a8:	0e c0       	rjmp	.+28     	; 0x9c6 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     9aa:	af ee       	ldi	r26, 0xEF	; 239
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	8c 91       	ld	r24, X
     9b0:	8f 73       	andi	r24, 0x3F	; 63
     9b2:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     9b4:	d7 01       	movw	r26, r14
     9b6:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     9b8:	80 81       	ld	r24, Z
     9ba:	82 fd       	sbrc	r24, 2
     9bc:	fd cf       	rjmp	.-6      	; 0x9b8 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     9be:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     9c0:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     9c2:	32 2f       	mov	r19, r18
     9c4:	be c0       	rjmp	.+380    	; 0xb42 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     9c6:	8f 71       	andi	r24, 0x1F	; 31
     9c8:	90 70       	andi	r25, 0x00	; 0
     9ca:	00 97       	sbiw	r24, 0x00	; 0
     9cc:	11 f0       	breq	.+4      	; 0x9d2 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     9ce:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     9d0:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     9d2:	d8 01       	movw	r26, r16
     9d4:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     9d6:	55 24       	eor	r5, r5
     9d8:	45 fe       	sbrs	r4, 5
     9da:	0d c0       	rjmp	.+26     	; 0x9f6 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     9dc:	77 23       	and	r23, r23
     9de:	29 f4       	brne	.+10     	; 0x9ea <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     9e0:	8c 91       	ld	r24, X
     9e2:	80 62       	ori	r24, 0x20	; 32
     9e4:	8c 93       	st	X, r24
                        ovrtim_flag++;
     9e6:	7c 2d       	mov	r23, r12
     9e8:	06 c0       	rjmp	.+12     	; 0x9f6 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     9ea:	d8 01       	movw	r26, r16
     9ec:	8c 91       	ld	r24, X
     9ee:	80 62       	ori	r24, 0x20	; 32
     9f0:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     9f2:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     9f4:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     9f6:	c2 01       	movw	r24, r4
     9f8:	8f 70       	andi	r24, 0x0F	; 15
     9fa:	90 70       	andi	r25, 0x00	; 0
     9fc:	00 97       	sbiw	r24, 0x00	; 0
     9fe:	09 f0       	breq	.+2      	; 0xa02 <can_auto_baudrate+0x2ba>
     a00:	9d c0       	rjmp	.+314    	; 0xb3c <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     a02:	41 30       	cpi	r20, 0x01	; 1
     a04:	61 f2       	breq	.-104    	; 0x99e <can_auto_baudrate+0x256>
     a06:	35 2f       	mov	r19, r21
     a08:	01 c0       	rjmp	.+2      	; 0xa0c <can_auto_baudrate+0x2c4>
     a0a:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     a0c:	61 30       	cpi	r22, 0x01	; 1
     a0e:	09 f0       	breq	.+2      	; 0xa12 <can_auto_baudrate+0x2ca>
     a10:	78 c0       	rjmp	.+240    	; 0xb02 <can_auto_baudrate+0x3ba>
     a12:	83 2f       	mov	r24, r19
     a14:	37 2d       	mov	r19, r7
     a16:	7a 2c       	mov	r7, r10
     a18:	ad 2c       	mov	r10, r13
     a1a:	d7 2e       	mov	r13, r23
     a1c:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     a1e:	21 10       	cpse	r2, r1
     a20:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     a22:	39 30       	cpi	r19, 0x09	; 9
     a24:	78 f1       	brcs	.+94     	; 0xa84 <can_auto_baudrate+0x33c>
     a26:	b7 e0       	ldi	r27, 0x07	; 7
     a28:	b6 15       	cp	r27, r6
     a2a:	60 f5       	brcc	.+88     	; 0xa84 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     a2c:	8a 81       	ldd	r24, Y+2	; 0x02
     a2e:	89 31       	cpi	r24, 0x19	; 25
     a30:	31 f0       	breq	.+12     	; 0xa3e <can_auto_baudrate+0x2f6>
     a32:	8f 5f       	subi	r24, 0xFF	; 255
     a34:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a36:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a38:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a3a:	36 2d       	mov	r19, r6
     a3c:	59 c0       	rjmp	.+178    	; 0xaf0 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     a3e:	99 81       	ldd	r25, Y+1	; 0x01
     a40:	90 34       	cpi	r25, 0x40	; 64
     a42:	41 f0       	breq	.+16     	; 0xa54 <can_auto_baudrate+0x30c>
     a44:	9f 5f       	subi	r25, 0xFF	; 255
     a46:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a48:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a4a:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a4c:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     a4e:	ae 81       	ldd	r26, Y+6	; 0x06
     a50:	aa 83       	std	Y+2, r26	; 0x02
     a52:	4e c0       	rjmp	.+156    	; 0xaf0 <can_auto_baudrate+0x3a8>
     a54:	a7 2c       	mov	r10, r7
     a56:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     a58:	af ee       	ldi	r26, 0xEF	; 239
     a5a:	b0 e0       	ldi	r27, 0x00	; 0
     a5c:	8c 91       	ld	r24, X
     a5e:	8f 73       	andi	r24, 0x3F	; 63
     a60:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     a62:	d7 01       	movw	r26, r14
     a64:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     a66:	80 81       	ld	r24, Z
     a68:	82 fd       	sbrc	r24, 2
     a6a:	fd cf       	rjmp	.-6      	; 0xa66 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     a6c:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     a6e:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a70:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a72:	66 24       	eor	r6, r6
     a74:	68 94       	set
     a76:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a78:	77 24       	eor	r7, r7
     a7a:	68 94       	set
     a7c:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     a7e:	b8 e0       	ldi	r27, 0x08	; 8
     a80:	ba 83       	std	Y+2, r27	; 0x02
     a82:	69 c0       	rjmp	.+210    	; 0xb56 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     a84:	36 30       	cpi	r19, 0x06	; 6
     a86:	58 f0       	brcs	.+22     	; 0xa9e <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     a88:	43 2e       	mov	r4, r19
     a8a:	55 24       	eor	r5, r5
     a8c:	86 2d       	mov	r24, r6
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	01 96       	adiw	r24, 0x01	; 1
     a92:	84 15       	cp	r24, r4
     a94:	95 05       	cpc	r25, r5
     a96:	24 f4       	brge	.+8      	; 0xaa0 <can_auto_baudrate+0x358>
     a98:	63 94       	inc	r6
     a9a:	36 2d       	mov	r19, r6
     a9c:	01 c0       	rjmp	.+2      	; 0xaa0 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     a9e:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     aa0:	36 2c       	mov	r3, r6
     aa2:	33 0e       	add	r3, r19
     aa4:	30 94       	com	r3
     aa6:	8a 81       	ldd	r24, Y+2	; 0x02
     aa8:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     aaa:	83 2d       	mov	r24, r3
     aac:	81 50       	subi	r24, 0x01	; 1
     aae:	88 30       	cpi	r24, 0x08	; 8
     ab0:	e0 f4       	brcc	.+56     	; 0xaea <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     ab2:	46 2c       	mov	r4, r6
     ab4:	55 24       	eor	r5, r5
     ab6:	83 2d       	mov	r24, r3
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	dc 01       	movw	r26, r24
     abc:	11 96       	adiw	r26, 0x01	; 1
     abe:	a3 0f       	add	r26, r19
     ac0:	b1 1d       	adc	r27, r1
     ac2:	bd 83       	std	Y+5, r27	; 0x05
     ac4:	ac 83       	std	Y+4, r26	; 0x04
     ac6:	c2 01       	movw	r24, r4
     ac8:	88 0f       	add	r24, r24
     aca:	99 1f       	adc	r25, r25
     acc:	88 0f       	add	r24, r24
     ace:	99 1f       	adc	r25, r25
     ad0:	8a 17       	cp	r24, r26
     ad2:	9b 07       	cpc	r25, r27
     ad4:	64 f0       	brlt	.+24     	; 0xaee <can_auto_baudrate+0x3a6>
     ad6:	c2 01       	movw	r24, r4
     ad8:	88 0f       	add	r24, r24
     ada:	99 1f       	adc	r25, r25
     adc:	84 0d       	add	r24, r4
     ade:	95 1d       	adc	r25, r5
     ae0:	a8 17       	cp	r26, r24
     ae2:	b9 07       	cpc	r27, r25
     ae4:	84 f5       	brge	.+96     	; 0xb46 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     ae6:	2c 2c       	mov	r2, r12
     ae8:	03 c0       	rjmp	.+6      	; 0xaf0 <can_auto_baudrate+0x3a8>
     aea:	2c 2c       	mov	r2, r12
     aec:	01 c0       	rjmp	.+2      	; 0xaf0 <can_auto_baudrate+0x3a8>
     aee:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     af0:	61 30       	cpi	r22, 0x01	; 1
     af2:	09 f4       	brne	.+2      	; 0xaf6 <can_auto_baudrate+0x3ae>
     af4:	94 cf       	rjmp	.-216    	; 0xa1e <can_auto_baudrate+0x2d6>
     af6:	87 2f       	mov	r24, r23
     af8:	7d 2d       	mov	r23, r13
     afa:	da 2c       	mov	r13, r10
     afc:	a7 2c       	mov	r10, r7
     afe:	73 2e       	mov	r7, r19
     b00:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     b02:	31 30       	cpi	r19, 0x01	; 1
     b04:	09 f4       	brne	.+2      	; 0xb08 <can_auto_baudrate+0x3c0>
     b06:	ee ce       	rjmp	.-548    	; 0x8e4 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     b08:	8d 2d       	mov	r24, r13
     b0a:	26 96       	adiw	r28, 0x06	; 6
     b0c:	0f b6       	in	r0, 0x3f	; 63
     b0e:	f8 94       	cli
     b10:	de bf       	out	0x3e, r29	; 62
     b12:	0f be       	out	0x3f, r0	; 63
     b14:	cd bf       	out	0x3d, r28	; 61
     b16:	df 91       	pop	r29
     b18:	cf 91       	pop	r28
     b1a:	1f 91       	pop	r17
     b1c:	0f 91       	pop	r16
     b1e:	ff 90       	pop	r15
     b20:	ef 90       	pop	r14
     b22:	df 90       	pop	r13
     b24:	cf 90       	pop	r12
     b26:	bf 90       	pop	r11
     b28:	af 90       	pop	r10
     b2a:	9f 90       	pop	r9
     b2c:	8f 90       	pop	r8
     b2e:	7f 90       	pop	r7
     b30:	6f 90       	pop	r6
     b32:	5f 90       	pop	r5
     b34:	4f 90       	pop	r4
     b36:	3f 90       	pop	r3
     b38:	2f 90       	pop	r2
     b3a:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     b3c:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     b3e:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     b40:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     b42:	42 2f       	mov	r20, r18
     b44:	63 cf       	rjmp	.-314    	; 0xa0c <can_auto_baudrate+0x2c4>
     b46:	87 2f       	mov	r24, r23
     b48:	7d 2d       	mov	r23, r13
     b4a:	da 2c       	mov	r13, r10
     b4c:	a7 2c       	mov	r10, r7
     b4e:	73 2e       	mov	r7, r19
     b50:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     b52:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     b54:	25 2e       	mov	r2, r21
     b56:	62 2f       	mov	r22, r18
     b58:	d4 cf       	rjmp	.-88     	; 0xb02 <can_auto_baudrate+0x3ba>

00000b5a <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     b5a:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     b5e:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     b62:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	08 95       	ret

00000b6a <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     b6a:	91 e0       	ldi	r25, 0x01	; 1
     b6c:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     b70:	85 30       	cpi	r24, 0x05	; 5
     b72:	31 f4       	brne	.+12     	; 0xb80 <can_fixed_baudrate+0x16>
     b74:	82 e0       	ldi	r24, 0x02	; 2
     b76:	68 e0       	ldi	r22, 0x08	; 8
     b78:	45 e2       	ldi	r20, 0x25	; 37
     b7a:	0e 94 ad 05 	call	0xb5a	; 0xb5a <Can_conf_bt_flex>
     b7e:	06 c0       	rjmp	.+12     	; 0xb8c <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     b80:	10 92 e2 00 	sts	0x00E2, r1
     b84:	10 92 e3 00 	sts	0x00E3, r1
     b88:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     b8c:	81 e0       	ldi	r24, 0x01	; 1
     b8e:	08 95       	ret

00000b90 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     b90:	0f 93       	push	r16
     b92:	1f 93       	push	r17
     b94:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     b96:	87 85       	ldd	r24, Z+15	; 0x0f
     b98:	88 23       	and	r24, r24
     b9a:	91 f4       	brne	.+36     	; 0xbc0 <get_idmask+0x30>
		mask = cmd->id_mask;
     b9c:	02 85       	ldd	r16, Z+10	; 0x0a
     b9e:	13 85       	ldd	r17, Z+11	; 0x0b
     ba0:	24 85       	ldd	r18, Z+12	; 0x0c
     ba2:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     ba4:	0f 2e       	mov	r0, r31
     ba6:	f2 e1       	ldi	r31, 0x12	; 18
     ba8:	00 0f       	add	r16, r16
     baa:	11 1f       	adc	r17, r17
     bac:	22 1f       	adc	r18, r18
     bae:	33 1f       	adc	r19, r19
     bb0:	fa 95       	dec	r31
     bb2:	d1 f7       	brne	.-12     	; 0xba8 <get_idmask+0x18>
     bb4:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     bb6:	0f 6f       	ori	r16, 0xFF	; 255
     bb8:	1f 6f       	ori	r17, 0xFF	; 255
     bba:	23 60       	ori	r18, 0x03	; 3
     bbc:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     bbe:	05 c0       	rjmp	.+10     	; 0xbca <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     bc0:	02 85       	ldd	r16, Z+10	; 0x0a
     bc2:	13 85       	ldd	r17, Z+11	; 0x0b
     bc4:	24 85       	ldd	r18, Z+12	; 0x0c
     bc6:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     bc8:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     bca:	60 2f       	mov	r22, r16
     bcc:	71 2f       	mov	r23, r17
     bce:	82 2f       	mov	r24, r18
     bd0:	93 2f       	mov	r25, r19
     bd2:	1f 91       	pop	r17
     bd4:	0f 91       	pop	r16
     bd6:	08 95       	ret

00000bd8 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     bd8:	0e 94 b5 05 	call	0xb6a	; 0xb6a <can_fixed_baudrate>
     bdc:	88 23       	and	r24, r24
     bde:	49 f0       	breq	.+18     	; 0xbf2 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     be0:	0e 94 3d 03 	call	0x67a	; 0x67a <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     be4:	e8 ed       	ldi	r30, 0xD8	; 216
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	80 81       	ld	r24, Z
     bea:	82 60       	ori	r24, 0x02	; 2
     bec:	80 83       	st	Z, r24
    return (1);
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     bf2:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     bf4:	08 95       	ret

00000bf6 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     bf6:	e8 ed       	ldi	r30, 0xD8	; 216
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	8d 7f       	andi	r24, 0xFD	; 253
     bfe:	80 83       	st	Z, r24
}
     c00:	08 95       	ret

00000c02 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     c02:	0f 93       	push	r16
     c04:	1f 93       	push	r17
     c06:	cf 93       	push	r28
     c08:	df 93       	push	r29
     c0a:	00 d0       	rcall	.+0      	; 0xc0c <can_cmd+0xa>
     c0c:	00 d0       	rcall	.+0      	; 0xc0e <can_cmd+0xc>
     c0e:	cd b7       	in	r28, 0x3d	; 61
     c10:	de b7       	in	r29, 0x3e	; 62
     c12:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     c14:	dc 01       	movw	r26, r24
     c16:	11 96       	adiw	r26, 0x01	; 1
     c18:	8c 91       	ld	r24, X
     c1a:	11 97       	sbiw	r26, 0x01	; 1
     c1c:	8c 30       	cpi	r24, 0x0C	; 12
     c1e:	b1 f4       	brne	.+44     	; 0xc4c <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     c20:	19 96       	adiw	r26, 0x09	; 9
     c22:	8c 91       	ld	r24, X
     c24:	19 97       	sbiw	r26, 0x09	; 9
     c26:	80 36       	cpi	r24, 0x60	; 96
     c28:	69 f4       	brne	.+26     	; 0xc44 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     c2a:	8c 91       	ld	r24, X
     c2c:	82 95       	swap	r24
     c2e:	80 7f       	andi	r24, 0xF0	; 240
     c30:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     c34:	ef ee       	ldi	r30, 0xEF	; 239
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	80 81       	ld	r24, Z
     c3a:	8f 73       	andi	r24, 0x3F	; 63
     c3c:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     c3e:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     c42:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     c44:	f8 01       	movw	r30, r16
     c46:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c48:	80 e0       	ldi	r24, 0x00	; 0
     c4a:	ac c5       	rjmp	.+2904   	; 0x17a4 <__stack+0x6a5>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     c4c:	0e 94 4f 03 	call	0x69e	; 0x69e <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     c50:	8f 3f       	cpi	r24, 0xFF	; 255
     c52:	09 f4       	brne	.+2      	; 0xc56 <can_cmd+0x54>
     c54:	a1 c5       	rjmp	.+2882   	; 0x1798 <__stack+0x699>
    {
      cmd->status = MOB_PENDING; 
     c56:	90 e6       	ldi	r25, 0x60	; 96
     c58:	d8 01       	movw	r26, r16
     c5a:	19 96       	adiw	r26, 0x09	; 9
     c5c:	9c 93       	st	X, r25
     c5e:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     c60:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     c62:	82 95       	swap	r24
     c64:	80 7f       	andi	r24, 0xF0	; 240
     c66:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     c6a:	ee ee       	ldi	r30, 0xEE	; 238
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	11 92       	st	Z+, r1
     c70:	e8 3f       	cpi	r30, 0xF8	; 248
     c72:	f1 05       	cpc	r31, r1
     c74:	e1 f7       	brne	.-8      	; 0xc6e <can_cmd+0x6c>
          
      switch (cmd->cmd)
     c76:	f8 01       	movw	r30, r16
     c78:	81 81       	ldd	r24, Z+1	; 0x01
     c7a:	86 30       	cpi	r24, 0x06	; 6
     c7c:	09 f4       	brne	.+2      	; 0xc80 <can_cmd+0x7e>
     c7e:	56 c2       	rjmp	.+1196   	; 0x112c <__stack+0x2d>
     c80:	87 30       	cpi	r24, 0x07	; 7
     c82:	90 f4       	brcc	.+36     	; 0xca8 <can_cmd+0xa6>
     c84:	83 30       	cpi	r24, 0x03	; 3
     c86:	09 f4       	brne	.+2      	; 0xc8a <can_cmd+0x88>
     c88:	12 c1       	rjmp	.+548    	; 0xeae <can_cmd+0x2ac>
     c8a:	84 30       	cpi	r24, 0x04	; 4
     c8c:	30 f4       	brcc	.+12     	; 0xc9a <can_cmd+0x98>
     c8e:	81 30       	cpi	r24, 0x01	; 1
     c90:	11 f1       	breq	.+68     	; 0xcd6 <can_cmd+0xd4>
     c92:	82 30       	cpi	r24, 0x02	; 2
     c94:	09 f0       	breq	.+2      	; 0xc98 <can_cmd+0x96>
     c96:	7c c5       	rjmp	.+2808   	; 0x1790 <__stack+0x691>
     c98:	98 c0       	rjmp	.+304    	; 0xdca <can_cmd+0x1c8>
     c9a:	84 30       	cpi	r24, 0x04	; 4
     c9c:	09 f4       	brne	.+2      	; 0xca0 <can_cmd+0x9e>
     c9e:	67 c1       	rjmp	.+718    	; 0xf6e <can_cmd+0x36c>
     ca0:	85 30       	cpi	r24, 0x05	; 5
     ca2:	09 f0       	breq	.+2      	; 0xca6 <can_cmd+0xa4>
     ca4:	75 c5       	rjmp	.+2794   	; 0x1790 <__stack+0x691>
     ca6:	aa c1       	rjmp	.+852    	; 0xffc <can_cmd+0x3fa>
     ca8:	89 30       	cpi	r24, 0x09	; 9
     caa:	09 f4       	brne	.+2      	; 0xcae <can_cmd+0xac>
     cac:	be c3       	rjmp	.+1916   	; 0x142a <__stack+0x32b>
     cae:	8a 30       	cpi	r24, 0x0A	; 10
     cb0:	38 f4       	brcc	.+14     	; 0xcc0 <can_cmd+0xbe>
     cb2:	87 30       	cpi	r24, 0x07	; 7
     cb4:	09 f4       	brne	.+2      	; 0xcb8 <can_cmd+0xb6>
     cb6:	8f c2       	rjmp	.+1310   	; 0x11d6 <__stack+0xd7>
     cb8:	88 30       	cpi	r24, 0x08	; 8
     cba:	09 f0       	breq	.+2      	; 0xcbe <can_cmd+0xbc>
     cbc:	69 c5       	rjmp	.+2770   	; 0x1790 <__stack+0x691>
     cbe:	1b c3       	rjmp	.+1590   	; 0x12f6 <__stack+0x1f7>
     cc0:	8a 30       	cpi	r24, 0x0A	; 10
     cc2:	21 f0       	breq	.+8      	; 0xccc <can_cmd+0xca>
     cc4:	8b 30       	cpi	r24, 0x0B	; 11
     cc6:	09 f0       	breq	.+2      	; 0xcca <can_cmd+0xc8>
     cc8:	63 c5       	rjmp	.+2758   	; 0x1790 <__stack+0x691>
     cca:	b1 c4       	rjmp	.+2402   	; 0x162e <__stack+0x52f>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     ccc:	86 81       	ldd	r24, Z+6	; 0x06
     cce:	88 23       	and	r24, r24
     cd0:	09 f0       	breq	.+2      	; 0xcd4 <can_cmd+0xd2>
     cd2:	49 c4       	rjmp	.+2194   	; 0x1566 <__stack+0x467>
     cd4:	57 c4       	rjmp	.+2222   	; 0x1584 <__stack+0x485>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     cd6:	f8 01       	movw	r30, r16
     cd8:	87 85       	ldd	r24, Z+15	; 0x0f
     cda:	88 23       	and	r24, r24
     cdc:	69 f1       	breq	.+90     	; 0xd38 <can_cmd+0x136>
     cde:	94 81       	ldd	r25, Z+4	; 0x04
     ce0:	92 95       	swap	r25
     ce2:	96 95       	lsr	r25
     ce4:	97 70       	andi	r25, 0x07	; 7
     ce6:	85 81       	ldd	r24, Z+5	; 0x05
     ce8:	88 0f       	add	r24, r24
     cea:	88 0f       	add	r24, r24
     cec:	88 0f       	add	r24, r24
     cee:	89 0f       	add	r24, r25
     cf0:	80 93 f3 00 	sts	0x00F3, r24
     cf4:	93 81       	ldd	r25, Z+3	; 0x03
     cf6:	92 95       	swap	r25
     cf8:	96 95       	lsr	r25
     cfa:	97 70       	andi	r25, 0x07	; 7
     cfc:	84 81       	ldd	r24, Z+4	; 0x04
     cfe:	88 0f       	add	r24, r24
     d00:	88 0f       	add	r24, r24
     d02:	88 0f       	add	r24, r24
     d04:	89 0f       	add	r24, r25
     d06:	80 93 f2 00 	sts	0x00F2, r24
     d0a:	92 81       	ldd	r25, Z+2	; 0x02
     d0c:	92 95       	swap	r25
     d0e:	96 95       	lsr	r25
     d10:	97 70       	andi	r25, 0x07	; 7
     d12:	83 81       	ldd	r24, Z+3	; 0x03
     d14:	88 0f       	add	r24, r24
     d16:	88 0f       	add	r24, r24
     d18:	88 0f       	add	r24, r24
     d1a:	89 0f       	add	r24, r25
     d1c:	80 93 f1 00 	sts	0x00F1, r24
     d20:	82 81       	ldd	r24, Z+2	; 0x02
     d22:	88 0f       	add	r24, r24
     d24:	88 0f       	add	r24, r24
     d26:	88 0f       	add	r24, r24
     d28:	80 93 f0 00 	sts	0x00F0, r24
     d2c:	ef ee       	ldi	r30, 0xEF	; 239
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	80 61       	ori	r24, 0x10	; 16
     d34:	80 83       	st	Z, r24
     d36:	16 c0       	rjmp	.+44     	; 0xd64 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     d38:	92 81       	ldd	r25, Z+2	; 0x02
     d3a:	96 95       	lsr	r25
     d3c:	96 95       	lsr	r25
     d3e:	96 95       	lsr	r25
     d40:	83 81       	ldd	r24, Z+3	; 0x03
     d42:	82 95       	swap	r24
     d44:	88 0f       	add	r24, r24
     d46:	80 7e       	andi	r24, 0xE0	; 224
     d48:	89 0f       	add	r24, r25
     d4a:	80 93 f3 00 	sts	0x00F3, r24
     d4e:	82 81       	ldd	r24, Z+2	; 0x02
     d50:	82 95       	swap	r24
     d52:	88 0f       	add	r24, r24
     d54:	80 7e       	andi	r24, 0xE0	; 224
     d56:	80 93 f2 00 	sts	0x00F2, r24
     d5a:	ef ee       	ldi	r30, 0xEF	; 239
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	8f 7e       	andi	r24, 0xEF	; 239
     d62:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     d64:	f8 01       	movw	r30, r16
     d66:	86 81       	ldd	r24, Z+6	; 0x06
     d68:	88 23       	and	r24, r24
     d6a:	79 f0       	breq	.+30     	; 0xd8a <can_cmd+0x188>
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	2a ef       	ldi	r18, 0xFA	; 250
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	f8 01       	movw	r30, r16
     d74:	a7 81       	ldd	r26, Z+7	; 0x07
     d76:	b0 85       	ldd	r27, Z+8	; 0x08
     d78:	a8 0f       	add	r26, r24
     d7a:	b1 1d       	adc	r27, r1
     d7c:	9c 91       	ld	r25, X
     d7e:	d9 01       	movw	r26, r18
     d80:	9c 93       	st	X, r25
     d82:	8f 5f       	subi	r24, 0xFF	; 255
     d84:	96 81       	ldd	r25, Z+6	; 0x06
     d86:	89 17       	cp	r24, r25
     d88:	a0 f3       	brcs	.-24     	; 0xd72 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     d8a:	f8 01       	movw	r30, r16
     d8c:	86 85       	ldd	r24, Z+14	; 0x0e
     d8e:	88 23       	and	r24, r24
     d90:	31 f0       	breq	.+12     	; 0xd9e <can_cmd+0x19c>
     d92:	e0 ef       	ldi	r30, 0xF0	; 240
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	84 60       	ori	r24, 0x04	; 4
     d9a:	80 83       	st	Z, r24
     d9c:	05 c0       	rjmp	.+10     	; 0xda8 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     d9e:	e0 ef       	ldi	r30, 0xF0	; 240
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	8b 7f       	andi	r24, 0xFB	; 251
     da6:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     da8:	ef ee       	ldi	r30, 0xEF	; 239
     daa:	f0 e0       	ldi	r31, 0x00	; 0
     dac:	90 81       	ld	r25, Z
     dae:	d8 01       	movw	r26, r16
     db0:	16 96       	adiw	r26, 0x06	; 6
     db2:	8c 91       	ld	r24, X
     db4:	16 97       	sbiw	r26, 0x06	; 6
     db6:	89 2b       	or	r24, r25
     db8:	80 83       	st	Z, r24
          Can_config_tx();
     dba:	80 81       	ld	r24, Z
     dbc:	8f 73       	andi	r24, 0x3F	; 63
     dbe:	80 83       	st	Z, r24
     dc0:	80 81       	ld	r24, Z
     dc2:	80 64       	ori	r24, 0x40	; 64
     dc4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dc6:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dc8:	ed c4       	rjmp	.+2522   	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     dca:	f8 01       	movw	r30, r16
     dcc:	87 85       	ldd	r24, Z+15	; 0x0f
     dce:	88 23       	and	r24, r24
     dd0:	69 f1       	breq	.+90     	; 0xe2c <can_cmd+0x22a>
     dd2:	94 81       	ldd	r25, Z+4	; 0x04
     dd4:	92 95       	swap	r25
     dd6:	96 95       	lsr	r25
     dd8:	97 70       	andi	r25, 0x07	; 7
     dda:	85 81       	ldd	r24, Z+5	; 0x05
     ddc:	88 0f       	add	r24, r24
     dde:	88 0f       	add	r24, r24
     de0:	88 0f       	add	r24, r24
     de2:	89 0f       	add	r24, r25
     de4:	80 93 f3 00 	sts	0x00F3, r24
     de8:	93 81       	ldd	r25, Z+3	; 0x03
     dea:	92 95       	swap	r25
     dec:	96 95       	lsr	r25
     dee:	97 70       	andi	r25, 0x07	; 7
     df0:	84 81       	ldd	r24, Z+4	; 0x04
     df2:	88 0f       	add	r24, r24
     df4:	88 0f       	add	r24, r24
     df6:	88 0f       	add	r24, r24
     df8:	89 0f       	add	r24, r25
     dfa:	80 93 f2 00 	sts	0x00F2, r24
     dfe:	92 81       	ldd	r25, Z+2	; 0x02
     e00:	92 95       	swap	r25
     e02:	96 95       	lsr	r25
     e04:	97 70       	andi	r25, 0x07	; 7
     e06:	83 81       	ldd	r24, Z+3	; 0x03
     e08:	88 0f       	add	r24, r24
     e0a:	88 0f       	add	r24, r24
     e0c:	88 0f       	add	r24, r24
     e0e:	89 0f       	add	r24, r25
     e10:	80 93 f1 00 	sts	0x00F1, r24
     e14:	82 81       	ldd	r24, Z+2	; 0x02
     e16:	88 0f       	add	r24, r24
     e18:	88 0f       	add	r24, r24
     e1a:	88 0f       	add	r24, r24
     e1c:	80 93 f0 00 	sts	0x00F0, r24
     e20:	ef ee       	ldi	r30, 0xEF	; 239
     e22:	f0 e0       	ldi	r31, 0x00	; 0
     e24:	80 81       	ld	r24, Z
     e26:	80 61       	ori	r24, 0x10	; 16
     e28:	80 83       	st	Z, r24
     e2a:	16 c0       	rjmp	.+44     	; 0xe58 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     e2c:	92 81       	ldd	r25, Z+2	; 0x02
     e2e:	96 95       	lsr	r25
     e30:	96 95       	lsr	r25
     e32:	96 95       	lsr	r25
     e34:	83 81       	ldd	r24, Z+3	; 0x03
     e36:	82 95       	swap	r24
     e38:	88 0f       	add	r24, r24
     e3a:	80 7e       	andi	r24, 0xE0	; 224
     e3c:	89 0f       	add	r24, r25
     e3e:	80 93 f3 00 	sts	0x00F3, r24
     e42:	82 81       	ldd	r24, Z+2	; 0x02
     e44:	82 95       	swap	r24
     e46:	88 0f       	add	r24, r24
     e48:	80 7e       	andi	r24, 0xE0	; 224
     e4a:	80 93 f2 00 	sts	0x00F2, r24
     e4e:	ef ee       	ldi	r30, 0xEF	; 239
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	8f 7e       	andi	r24, 0xEF	; 239
     e56:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     e58:	f8 01       	movw	r30, r16
     e5a:	86 81       	ldd	r24, Z+6	; 0x06
     e5c:	88 23       	and	r24, r24
     e5e:	79 f0       	breq	.+30     	; 0xe7e <can_cmd+0x27c>
     e60:	80 e0       	ldi	r24, 0x00	; 0
     e62:	2a ef       	ldi	r18, 0xFA	; 250
     e64:	30 e0       	ldi	r19, 0x00	; 0
     e66:	f8 01       	movw	r30, r16
     e68:	a7 81       	ldd	r26, Z+7	; 0x07
     e6a:	b0 85       	ldd	r27, Z+8	; 0x08
     e6c:	a8 0f       	add	r26, r24
     e6e:	b1 1d       	adc	r27, r1
     e70:	9c 91       	ld	r25, X
     e72:	d9 01       	movw	r26, r18
     e74:	9c 93       	st	X, r25
     e76:	8f 5f       	subi	r24, 0xFF	; 255
     e78:	96 81       	ldd	r25, Z+6	; 0x06
     e7a:	89 17       	cp	r24, r25
     e7c:	a0 f3       	brcs	.-24     	; 0xe66 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     e7e:	f8 01       	movw	r30, r16
     e80:	16 86       	std	Z+14, r1	; 0x0e
     e82:	e0 ef       	ldi	r30, 0xF0	; 240
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	8b 7f       	andi	r24, 0xFB	; 251
     e8a:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e8c:	ef ee       	ldi	r30, 0xEF	; 239
     e8e:	f0 e0       	ldi	r31, 0x00	; 0
     e90:	90 81       	ld	r25, Z
     e92:	d8 01       	movw	r26, r16
     e94:	16 96       	adiw	r26, 0x06	; 6
     e96:	8c 91       	ld	r24, X
     e98:	16 97       	sbiw	r26, 0x06	; 6
     e9a:	89 2b       	or	r24, r25
     e9c:	80 83       	st	Z, r24
          Can_config_tx();
     e9e:	80 81       	ld	r24, Z
     ea0:	8f 73       	andi	r24, 0x3F	; 63
     ea2:	80 83       	st	Z, r24
     ea4:	80 81       	ld	r24, Z
     ea6:	80 64       	ori	r24, 0x40	; 64
     ea8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     eaa:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     eac:	7b c4       	rjmp	.+2294   	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     eae:	f8 01       	movw	r30, r16
     eb0:	87 85       	ldd	r24, Z+15	; 0x0f
     eb2:	88 23       	and	r24, r24
     eb4:	69 f1       	breq	.+90     	; 0xf10 <can_cmd+0x30e>
     eb6:	94 81       	ldd	r25, Z+4	; 0x04
     eb8:	92 95       	swap	r25
     eba:	96 95       	lsr	r25
     ebc:	97 70       	andi	r25, 0x07	; 7
     ebe:	85 81       	ldd	r24, Z+5	; 0x05
     ec0:	88 0f       	add	r24, r24
     ec2:	88 0f       	add	r24, r24
     ec4:	88 0f       	add	r24, r24
     ec6:	89 0f       	add	r24, r25
     ec8:	80 93 f3 00 	sts	0x00F3, r24
     ecc:	93 81       	ldd	r25, Z+3	; 0x03
     ece:	92 95       	swap	r25
     ed0:	96 95       	lsr	r25
     ed2:	97 70       	andi	r25, 0x07	; 7
     ed4:	84 81       	ldd	r24, Z+4	; 0x04
     ed6:	88 0f       	add	r24, r24
     ed8:	88 0f       	add	r24, r24
     eda:	88 0f       	add	r24, r24
     edc:	89 0f       	add	r24, r25
     ede:	80 93 f2 00 	sts	0x00F2, r24
     ee2:	92 81       	ldd	r25, Z+2	; 0x02
     ee4:	92 95       	swap	r25
     ee6:	96 95       	lsr	r25
     ee8:	97 70       	andi	r25, 0x07	; 7
     eea:	83 81       	ldd	r24, Z+3	; 0x03
     eec:	88 0f       	add	r24, r24
     eee:	88 0f       	add	r24, r24
     ef0:	88 0f       	add	r24, r24
     ef2:	89 0f       	add	r24, r25
     ef4:	80 93 f1 00 	sts	0x00F1, r24
     ef8:	82 81       	ldd	r24, Z+2	; 0x02
     efa:	88 0f       	add	r24, r24
     efc:	88 0f       	add	r24, r24
     efe:	88 0f       	add	r24, r24
     f00:	80 93 f0 00 	sts	0x00F0, r24
     f04:	ef ee       	ldi	r30, 0xEF	; 239
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	80 61       	ori	r24, 0x10	; 16
     f0c:	80 83       	st	Z, r24
     f0e:	16 c0       	rjmp	.+44     	; 0xf3c <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     f10:	92 81       	ldd	r25, Z+2	; 0x02
     f12:	96 95       	lsr	r25
     f14:	96 95       	lsr	r25
     f16:	96 95       	lsr	r25
     f18:	83 81       	ldd	r24, Z+3	; 0x03
     f1a:	82 95       	swap	r24
     f1c:	88 0f       	add	r24, r24
     f1e:	80 7e       	andi	r24, 0xE0	; 224
     f20:	89 0f       	add	r24, r25
     f22:	80 93 f3 00 	sts	0x00F3, r24
     f26:	82 81       	ldd	r24, Z+2	; 0x02
     f28:	82 95       	swap	r24
     f2a:	88 0f       	add	r24, r24
     f2c:	80 7e       	andi	r24, 0xE0	; 224
     f2e:	80 93 f2 00 	sts	0x00F2, r24
     f32:	ef ee       	ldi	r30, 0xEF	; 239
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	8f 7e       	andi	r24, 0xEF	; 239
     f3a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	f8 01       	movw	r30, r16
     f40:	86 87       	std	Z+14, r24	; 0x0e
     f42:	e0 ef       	ldi	r30, 0xF0	; 240
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	84 60       	ori	r24, 0x04	; 4
     f4a:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     f4c:	ef ee       	ldi	r30, 0xEF	; 239
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	90 81       	ld	r25, Z
     f52:	d8 01       	movw	r26, r16
     f54:	16 96       	adiw	r26, 0x06	; 6
     f56:	8c 91       	ld	r24, X
     f58:	16 97       	sbiw	r26, 0x06	; 6
     f5a:	89 2b       	or	r24, r25
     f5c:	80 83       	st	Z, r24
          Can_config_tx();
     f5e:	80 81       	ld	r24, Z
     f60:	8f 73       	andi	r24, 0x3F	; 63
     f62:	80 83       	st	Z, r24
     f64:	80 81       	ld	r24, Z
     f66:	80 64       	ori	r24, 0x40	; 64
     f68:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f6a:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     f6c:	1b c4       	rjmp	.+2102   	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f6e:	8f ef       	ldi	r24, 0xFF	; 255
     f70:	9f ef       	ldi	r25, 0xFF	; 255
     f72:	dc 01       	movw	r26, r24
     f74:	89 83       	std	Y+1, r24	; 0x01
     f76:	9a 83       	std	Y+2, r25	; 0x02
     f78:	ab 83       	std	Y+3, r26	; 0x03
     f7a:	bc 83       	std	Y+4, r27	; 0x04
     f7c:	9b 81       	ldd	r25, Y+3	; 0x03
     f7e:	92 95       	swap	r25
     f80:	96 95       	lsr	r25
     f82:	97 70       	andi	r25, 0x07	; 7
     f84:	8c 81       	ldd	r24, Y+4	; 0x04
     f86:	88 0f       	add	r24, r24
     f88:	88 0f       	add	r24, r24
     f8a:	88 0f       	add	r24, r24
     f8c:	89 0f       	add	r24, r25
     f8e:	80 93 f7 00 	sts	0x00F7, r24
     f92:	9a 81       	ldd	r25, Y+2	; 0x02
     f94:	92 95       	swap	r25
     f96:	96 95       	lsr	r25
     f98:	97 70       	andi	r25, 0x07	; 7
     f9a:	8b 81       	ldd	r24, Y+3	; 0x03
     f9c:	88 0f       	add	r24, r24
     f9e:	88 0f       	add	r24, r24
     fa0:	88 0f       	add	r24, r24
     fa2:	89 0f       	add	r24, r25
     fa4:	80 93 f6 00 	sts	0x00F6, r24
     fa8:	99 81       	ldd	r25, Y+1	; 0x01
     faa:	92 95       	swap	r25
     fac:	96 95       	lsr	r25
     fae:	97 70       	andi	r25, 0x07	; 7
     fb0:	8a 81       	ldd	r24, Y+2	; 0x02
     fb2:	88 0f       	add	r24, r24
     fb4:	88 0f       	add	r24, r24
     fb6:	88 0f       	add	r24, r24
     fb8:	89 0f       	add	r24, r25
     fba:	80 93 f5 00 	sts	0x00F5, r24
     fbe:	89 81       	ldd	r24, Y+1	; 0x01
     fc0:	88 0f       	add	r24, r24
     fc2:	88 0f       	add	r24, r24
     fc4:	88 0f       	add	r24, r24
     fc6:	24 ef       	ldi	r18, 0xF4	; 244
     fc8:	30 e0       	ldi	r19, 0x00	; 0
     fca:	f9 01       	movw	r30, r18
     fcc:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     fce:	ef ee       	ldi	r30, 0xEF	; 239
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	90 81       	ld	r25, Z
     fd4:	d8 01       	movw	r26, r16
     fd6:	16 96       	adiw	r26, 0x06	; 6
     fd8:	8c 91       	ld	r24, X
     fda:	89 2b       	or	r24, r25
     fdc:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     fde:	d9 01       	movw	r26, r18
     fe0:	8c 91       	ld	r24, X
     fe2:	8b 7f       	andi	r24, 0xFB	; 251
     fe4:	8c 93       	st	X, r24
          Can_clear_idemsk();
     fe6:	8c 91       	ld	r24, X
     fe8:	8e 7f       	andi	r24, 0xFE	; 254
     fea:	8c 93       	st	X, r24
          Can_config_rx();       
     fec:	80 81       	ld	r24, Z
     fee:	8f 73       	andi	r24, 0x3F	; 63
     ff0:	80 83       	st	Z, r24
     ff2:	80 81       	ld	r24, Z
     ff4:	80 68       	ori	r24, 0x80	; 128
     ff6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ff8:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     ffa:	d4 c3       	rjmp	.+1960   	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     ffc:	f8 01       	movw	r30, r16
     ffe:	87 85       	ldd	r24, Z+15	; 0x0f
    1000:	88 23       	and	r24, r24
    1002:	69 f1       	breq	.+90     	; 0x105e <can_cmd+0x45c>
    1004:	94 81       	ldd	r25, Z+4	; 0x04
    1006:	92 95       	swap	r25
    1008:	96 95       	lsr	r25
    100a:	97 70       	andi	r25, 0x07	; 7
    100c:	85 81       	ldd	r24, Z+5	; 0x05
    100e:	88 0f       	add	r24, r24
    1010:	88 0f       	add	r24, r24
    1012:	88 0f       	add	r24, r24
    1014:	89 0f       	add	r24, r25
    1016:	80 93 f3 00 	sts	0x00F3, r24
    101a:	93 81       	ldd	r25, Z+3	; 0x03
    101c:	92 95       	swap	r25
    101e:	96 95       	lsr	r25
    1020:	97 70       	andi	r25, 0x07	; 7
    1022:	84 81       	ldd	r24, Z+4	; 0x04
    1024:	88 0f       	add	r24, r24
    1026:	88 0f       	add	r24, r24
    1028:	88 0f       	add	r24, r24
    102a:	89 0f       	add	r24, r25
    102c:	80 93 f2 00 	sts	0x00F2, r24
    1030:	92 81       	ldd	r25, Z+2	; 0x02
    1032:	92 95       	swap	r25
    1034:	96 95       	lsr	r25
    1036:	97 70       	andi	r25, 0x07	; 7
    1038:	83 81       	ldd	r24, Z+3	; 0x03
    103a:	88 0f       	add	r24, r24
    103c:	88 0f       	add	r24, r24
    103e:	88 0f       	add	r24, r24
    1040:	89 0f       	add	r24, r25
    1042:	80 93 f1 00 	sts	0x00F1, r24
    1046:	82 81       	ldd	r24, Z+2	; 0x02
    1048:	88 0f       	add	r24, r24
    104a:	88 0f       	add	r24, r24
    104c:	88 0f       	add	r24, r24
    104e:	80 93 f0 00 	sts	0x00F0, r24
    1052:	ef ee       	ldi	r30, 0xEF	; 239
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	80 81       	ld	r24, Z
    1058:	80 61       	ori	r24, 0x10	; 16
    105a:	80 83       	st	Z, r24
    105c:	16 c0       	rjmp	.+44     	; 0x108a <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    105e:	92 81       	ldd	r25, Z+2	; 0x02
    1060:	96 95       	lsr	r25
    1062:	96 95       	lsr	r25
    1064:	96 95       	lsr	r25
    1066:	83 81       	ldd	r24, Z+3	; 0x03
    1068:	82 95       	swap	r24
    106a:	88 0f       	add	r24, r24
    106c:	80 7e       	andi	r24, 0xE0	; 224
    106e:	89 0f       	add	r24, r25
    1070:	80 93 f3 00 	sts	0x00F3, r24
    1074:	82 81       	ldd	r24, Z+2	; 0x02
    1076:	82 95       	swap	r24
    1078:	88 0f       	add	r24, r24
    107a:	80 7e       	andi	r24, 0xE0	; 224
    107c:	80 93 f2 00 	sts	0x00F2, r24
    1080:	ef ee       	ldi	r30, 0xEF	; 239
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	80 81       	ld	r24, Z
    1086:	8f 7e       	andi	r24, 0xEF	; 239
    1088:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    108a:	8f ef       	ldi	r24, 0xFF	; 255
    108c:	9f ef       	ldi	r25, 0xFF	; 255
    108e:	dc 01       	movw	r26, r24
    1090:	89 83       	std	Y+1, r24	; 0x01
    1092:	9a 83       	std	Y+2, r25	; 0x02
    1094:	ab 83       	std	Y+3, r26	; 0x03
    1096:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1098:	9b 81       	ldd	r25, Y+3	; 0x03
    109a:	92 95       	swap	r25
    109c:	96 95       	lsr	r25
    109e:	97 70       	andi	r25, 0x07	; 7
    10a0:	8c 81       	ldd	r24, Y+4	; 0x04
    10a2:	88 0f       	add	r24, r24
    10a4:	88 0f       	add	r24, r24
    10a6:	88 0f       	add	r24, r24
    10a8:	89 0f       	add	r24, r25
    10aa:	80 93 f7 00 	sts	0x00F7, r24
    10ae:	9a 81       	ldd	r25, Y+2	; 0x02
    10b0:	92 95       	swap	r25
    10b2:	96 95       	lsr	r25
    10b4:	97 70       	andi	r25, 0x07	; 7
    10b6:	8b 81       	ldd	r24, Y+3	; 0x03
    10b8:	88 0f       	add	r24, r24
    10ba:	88 0f       	add	r24, r24
    10bc:	88 0f       	add	r24, r24
    10be:	89 0f       	add	r24, r25
    10c0:	80 93 f6 00 	sts	0x00F6, r24
    10c4:	99 81       	ldd	r25, Y+1	; 0x01
    10c6:	92 95       	swap	r25
    10c8:	96 95       	lsr	r25
    10ca:	97 70       	andi	r25, 0x07	; 7
    10cc:	8a 81       	ldd	r24, Y+2	; 0x02
    10ce:	88 0f       	add	r24, r24
    10d0:	88 0f       	add	r24, r24
    10d2:	88 0f       	add	r24, r24
    10d4:	89 0f       	add	r24, r25
    10d6:	80 93 f5 00 	sts	0x00F5, r24
    10da:	89 81       	ldd	r24, Y+1	; 0x01
    10dc:	88 0f       	add	r24, r24
    10de:	88 0f       	add	r24, r24
    10e0:	88 0f       	add	r24, r24
    10e2:	44 ef       	ldi	r20, 0xF4	; 244
    10e4:	50 e0       	ldi	r21, 0x00	; 0
    10e6:	fa 01       	movw	r30, r20
    10e8:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    10ea:	ef ee       	ldi	r30, 0xEF	; 239
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	90 81       	ld	r25, Z
    10f0:	d8 01       	movw	r26, r16
    10f2:	16 96       	adiw	r26, 0x06	; 6
    10f4:	8c 91       	ld	r24, X
    10f6:	16 97       	sbiw	r26, 0x06	; 6
    10f8:	89 2b       	or	r24, r25
    10fa:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    10fc:	1e 96       	adiw	r26, 0x0e	; 14
    10fe:	1c 92       	st	X, r1
    1100:	da 01       	movw	r26, r20
    1102:	8c 91       	ld	r24, X
    1104:	84 60       	ori	r24, 0x04	; 4
    1106:	8c 93       	st	X, r24
    1108:	80 ef       	ldi	r24, 0xF0	; 240
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	dc 01       	movw	r26, r24
    110e:	2c 91       	ld	r18, X
    1110:	2b 7f       	andi	r18, 0xFB	; 251
    1112:	2c 93       	st	X, r18
          Can_set_idemsk();
    1114:	da 01       	movw	r26, r20
    1116:	8c 91       	ld	r24, X
    1118:	81 60       	ori	r24, 0x01	; 1
    111a:	8c 93       	st	X, r24
          Can_config_rx()    
    111c:	80 81       	ld	r24, Z
    111e:	8f 73       	andi	r24, 0x3F	; 63
    1120:	80 83       	st	Z, r24
    1122:	80 81       	ld	r24, Z
    1124:	80 68       	ori	r24, 0x80	; 128
    1126:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1128:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    112a:	3c c3       	rjmp	.+1656   	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    112c:	8f ef       	ldi	r24, 0xFF	; 255
    112e:	9f ef       	ldi	r25, 0xFF	; 255
    1130:	dc 01       	movw	r26, r24
    1132:	89 83       	std	Y+1, r24	; 0x01
    1134:	9a 83       	std	Y+2, r25	; 0x02
    1136:	ab 83       	std	Y+3, r26	; 0x03
    1138:	bc 83       	std	Y+4, r27	; 0x04
    113a:	9b 81       	ldd	r25, Y+3	; 0x03
    113c:	92 95       	swap	r25
    113e:	96 95       	lsr	r25
    1140:	97 70       	andi	r25, 0x07	; 7
    1142:	8c 81       	ldd	r24, Y+4	; 0x04
    1144:	88 0f       	add	r24, r24
    1146:	88 0f       	add	r24, r24
    1148:	88 0f       	add	r24, r24
    114a:	89 0f       	add	r24, r25
    114c:	80 93 f7 00 	sts	0x00F7, r24
    1150:	9a 81       	ldd	r25, Y+2	; 0x02
    1152:	92 95       	swap	r25
    1154:	96 95       	lsr	r25
    1156:	97 70       	andi	r25, 0x07	; 7
    1158:	8b 81       	ldd	r24, Y+3	; 0x03
    115a:	88 0f       	add	r24, r24
    115c:	88 0f       	add	r24, r24
    115e:	88 0f       	add	r24, r24
    1160:	89 0f       	add	r24, r25
    1162:	80 93 f6 00 	sts	0x00F6, r24
    1166:	99 81       	ldd	r25, Y+1	; 0x01
    1168:	92 95       	swap	r25
    116a:	96 95       	lsr	r25
    116c:	97 70       	andi	r25, 0x07	; 7
    116e:	8a 81       	ldd	r24, Y+2	; 0x02
    1170:	88 0f       	add	r24, r24
    1172:	88 0f       	add	r24, r24
    1174:	88 0f       	add	r24, r24
    1176:	89 0f       	add	r24, r25
    1178:	80 93 f5 00 	sts	0x00F5, r24
    117c:	89 81       	ldd	r24, Y+1	; 0x01
    117e:	88 0f       	add	r24, r24
    1180:	88 0f       	add	r24, r24
    1182:	88 0f       	add	r24, r24
    1184:	44 ef       	ldi	r20, 0xF4	; 244
    1186:	50 e0       	ldi	r21, 0x00	; 0
    1188:	fa 01       	movw	r30, r20
    118a:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    118c:	ef ee       	ldi	r30, 0xEF	; 239
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	90 81       	ld	r25, Z
    1192:	d8 01       	movw	r26, r16
    1194:	16 96       	adiw	r26, 0x06	; 6
    1196:	8c 91       	ld	r24, X
    1198:	16 97       	sbiw	r26, 0x06	; 6
    119a:	89 2b       	or	r24, r25
    119c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    119e:	81 e0       	ldi	r24, 0x01	; 1
    11a0:	1e 96       	adiw	r26, 0x0e	; 14
    11a2:	8c 93       	st	X, r24
    11a4:	da 01       	movw	r26, r20
    11a6:	8c 91       	ld	r24, X
    11a8:	84 60       	ori	r24, 0x04	; 4
    11aa:	8c 93       	st	X, r24
    11ac:	80 ef       	ldi	r24, 0xF0	; 240
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	dc 01       	movw	r26, r24
    11b2:	2c 91       	ld	r18, X
    11b4:	24 60       	ori	r18, 0x04	; 4
    11b6:	2c 93       	st	X, r18
          Can_clear_rplv();
    11b8:	80 81       	ld	r24, Z
    11ba:	8f 7d       	andi	r24, 0xDF	; 223
    11bc:	80 83       	st	Z, r24
          Can_clear_idemsk();
    11be:	da 01       	movw	r26, r20
    11c0:	8c 91       	ld	r24, X
    11c2:	8e 7f       	andi	r24, 0xFE	; 254
    11c4:	8c 93       	st	X, r24
          Can_config_rx();       
    11c6:	80 81       	ld	r24, Z
    11c8:	8f 73       	andi	r24, 0x3F	; 63
    11ca:	80 83       	st	Z, r24
    11cc:	80 81       	ld	r24, Z
    11ce:	80 68       	ori	r24, 0x80	; 128
    11d0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11d2:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    11d4:	e7 c2       	rjmp	.+1486   	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    11d6:	f8 01       	movw	r30, r16
    11d8:	87 85       	ldd	r24, Z+15	; 0x0f
    11da:	88 23       	and	r24, r24
    11dc:	69 f1       	breq	.+90     	; 0x1238 <__stack+0x139>
    11de:	94 81       	ldd	r25, Z+4	; 0x04
    11e0:	92 95       	swap	r25
    11e2:	96 95       	lsr	r25
    11e4:	97 70       	andi	r25, 0x07	; 7
    11e6:	85 81       	ldd	r24, Z+5	; 0x05
    11e8:	88 0f       	add	r24, r24
    11ea:	88 0f       	add	r24, r24
    11ec:	88 0f       	add	r24, r24
    11ee:	89 0f       	add	r24, r25
    11f0:	80 93 f3 00 	sts	0x00F3, r24
    11f4:	93 81       	ldd	r25, Z+3	; 0x03
    11f6:	92 95       	swap	r25
    11f8:	96 95       	lsr	r25
    11fa:	97 70       	andi	r25, 0x07	; 7
    11fc:	84 81       	ldd	r24, Z+4	; 0x04
    11fe:	88 0f       	add	r24, r24
    1200:	88 0f       	add	r24, r24
    1202:	88 0f       	add	r24, r24
    1204:	89 0f       	add	r24, r25
    1206:	80 93 f2 00 	sts	0x00F2, r24
    120a:	92 81       	ldd	r25, Z+2	; 0x02
    120c:	92 95       	swap	r25
    120e:	96 95       	lsr	r25
    1210:	97 70       	andi	r25, 0x07	; 7
    1212:	83 81       	ldd	r24, Z+3	; 0x03
    1214:	88 0f       	add	r24, r24
    1216:	88 0f       	add	r24, r24
    1218:	88 0f       	add	r24, r24
    121a:	89 0f       	add	r24, r25
    121c:	80 93 f1 00 	sts	0x00F1, r24
    1220:	82 81       	ldd	r24, Z+2	; 0x02
    1222:	88 0f       	add	r24, r24
    1224:	88 0f       	add	r24, r24
    1226:	88 0f       	add	r24, r24
    1228:	80 93 f0 00 	sts	0x00F0, r24
    122c:	ef ee       	ldi	r30, 0xEF	; 239
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	80 61       	ori	r24, 0x10	; 16
    1234:	80 83       	st	Z, r24
    1236:	16 c0       	rjmp	.+44     	; 0x1264 <__stack+0x165>
          else              { Can_set_std_id(cmd->id.std);}
    1238:	92 81       	ldd	r25, Z+2	; 0x02
    123a:	96 95       	lsr	r25
    123c:	96 95       	lsr	r25
    123e:	96 95       	lsr	r25
    1240:	83 81       	ldd	r24, Z+3	; 0x03
    1242:	82 95       	swap	r24
    1244:	88 0f       	add	r24, r24
    1246:	80 7e       	andi	r24, 0xE0	; 224
    1248:	89 0f       	add	r24, r25
    124a:	80 93 f3 00 	sts	0x00F3, r24
    124e:	82 81       	ldd	r24, Z+2	; 0x02
    1250:	82 95       	swap	r24
    1252:	88 0f       	add	r24, r24
    1254:	80 7e       	andi	r24, 0xE0	; 224
    1256:	80 93 f2 00 	sts	0x00F2, r24
    125a:	ef ee       	ldi	r30, 0xEF	; 239
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	80 81       	ld	r24, Z
    1260:	8f 7e       	andi	r24, 0xEF	; 239
    1262:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1264:	c8 01       	movw	r24, r16
    1266:	0e 94 c8 05 	call	0xb90	; 0xb90 <get_idmask>
    126a:	dc 01       	movw	r26, r24
    126c:	cb 01       	movw	r24, r22
    126e:	89 83       	std	Y+1, r24	; 0x01
    1270:	9a 83       	std	Y+2, r25	; 0x02
    1272:	ab 83       	std	Y+3, r26	; 0x03
    1274:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1276:	9b 81       	ldd	r25, Y+3	; 0x03
    1278:	92 95       	swap	r25
    127a:	96 95       	lsr	r25
    127c:	97 70       	andi	r25, 0x07	; 7
    127e:	8c 81       	ldd	r24, Y+4	; 0x04
    1280:	88 0f       	add	r24, r24
    1282:	88 0f       	add	r24, r24
    1284:	88 0f       	add	r24, r24
    1286:	89 0f       	add	r24, r25
    1288:	80 93 f7 00 	sts	0x00F7, r24
    128c:	9a 81       	ldd	r25, Y+2	; 0x02
    128e:	92 95       	swap	r25
    1290:	96 95       	lsr	r25
    1292:	97 70       	andi	r25, 0x07	; 7
    1294:	8b 81       	ldd	r24, Y+3	; 0x03
    1296:	88 0f       	add	r24, r24
    1298:	88 0f       	add	r24, r24
    129a:	88 0f       	add	r24, r24
    129c:	89 0f       	add	r24, r25
    129e:	80 93 f6 00 	sts	0x00F6, r24
    12a2:	99 81       	ldd	r25, Y+1	; 0x01
    12a4:	92 95       	swap	r25
    12a6:	96 95       	lsr	r25
    12a8:	97 70       	andi	r25, 0x07	; 7
    12aa:	8a 81       	ldd	r24, Y+2	; 0x02
    12ac:	88 0f       	add	r24, r24
    12ae:	88 0f       	add	r24, r24
    12b0:	88 0f       	add	r24, r24
    12b2:	89 0f       	add	r24, r25
    12b4:	80 93 f5 00 	sts	0x00F5, r24
    12b8:	89 81       	ldd	r24, Y+1	; 0x01
    12ba:	88 0f       	add	r24, r24
    12bc:	88 0f       	add	r24, r24
    12be:	88 0f       	add	r24, r24
    12c0:	24 ef       	ldi	r18, 0xF4	; 244
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	f9 01       	movw	r30, r18
    12c6:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    12c8:	ef ee       	ldi	r30, 0xEF	; 239
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	90 81       	ld	r25, Z
    12ce:	d8 01       	movw	r26, r16
    12d0:	16 96       	adiw	r26, 0x06	; 6
    12d2:	8c 91       	ld	r24, X
    12d4:	89 2b       	or	r24, r25
    12d6:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    12d8:	d9 01       	movw	r26, r18
    12da:	8c 91       	ld	r24, X
    12dc:	8b 7f       	andi	r24, 0xFB	; 251
    12de:	8c 93       	st	X, r24
          Can_set_idemsk();
    12e0:	8c 91       	ld	r24, X
    12e2:	81 60       	ori	r24, 0x01	; 1
    12e4:	8c 93       	st	X, r24
          Can_config_rx();       
    12e6:	80 81       	ld	r24, Z
    12e8:	8f 73       	andi	r24, 0x3F	; 63
    12ea:	80 83       	st	Z, r24
    12ec:	80 81       	ld	r24, Z
    12ee:	80 68       	ori	r24, 0x80	; 128
    12f0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12f2:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    12f4:	57 c2       	rjmp	.+1198   	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    12f6:	f8 01       	movw	r30, r16
    12f8:	87 85       	ldd	r24, Z+15	; 0x0f
    12fa:	88 23       	and	r24, r24
    12fc:	69 f1       	breq	.+90     	; 0x1358 <__stack+0x259>
    12fe:	94 81       	ldd	r25, Z+4	; 0x04
    1300:	92 95       	swap	r25
    1302:	96 95       	lsr	r25
    1304:	97 70       	andi	r25, 0x07	; 7
    1306:	85 81       	ldd	r24, Z+5	; 0x05
    1308:	88 0f       	add	r24, r24
    130a:	88 0f       	add	r24, r24
    130c:	88 0f       	add	r24, r24
    130e:	89 0f       	add	r24, r25
    1310:	80 93 f3 00 	sts	0x00F3, r24
    1314:	93 81       	ldd	r25, Z+3	; 0x03
    1316:	92 95       	swap	r25
    1318:	96 95       	lsr	r25
    131a:	97 70       	andi	r25, 0x07	; 7
    131c:	84 81       	ldd	r24, Z+4	; 0x04
    131e:	88 0f       	add	r24, r24
    1320:	88 0f       	add	r24, r24
    1322:	88 0f       	add	r24, r24
    1324:	89 0f       	add	r24, r25
    1326:	80 93 f2 00 	sts	0x00F2, r24
    132a:	92 81       	ldd	r25, Z+2	; 0x02
    132c:	92 95       	swap	r25
    132e:	96 95       	lsr	r25
    1330:	97 70       	andi	r25, 0x07	; 7
    1332:	83 81       	ldd	r24, Z+3	; 0x03
    1334:	88 0f       	add	r24, r24
    1336:	88 0f       	add	r24, r24
    1338:	88 0f       	add	r24, r24
    133a:	89 0f       	add	r24, r25
    133c:	80 93 f1 00 	sts	0x00F1, r24
    1340:	82 81       	ldd	r24, Z+2	; 0x02
    1342:	88 0f       	add	r24, r24
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	80 93 f0 00 	sts	0x00F0, r24
    134c:	ef ee       	ldi	r30, 0xEF	; 239
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	80 81       	ld	r24, Z
    1352:	80 61       	ori	r24, 0x10	; 16
    1354:	80 83       	st	Z, r24
    1356:	16 c0       	rjmp	.+44     	; 0x1384 <__stack+0x285>
          else              { Can_set_std_id(cmd->id.std);}
    1358:	92 81       	ldd	r25, Z+2	; 0x02
    135a:	96 95       	lsr	r25
    135c:	96 95       	lsr	r25
    135e:	96 95       	lsr	r25
    1360:	83 81       	ldd	r24, Z+3	; 0x03
    1362:	82 95       	swap	r24
    1364:	88 0f       	add	r24, r24
    1366:	80 7e       	andi	r24, 0xE0	; 224
    1368:	89 0f       	add	r24, r25
    136a:	80 93 f3 00 	sts	0x00F3, r24
    136e:	82 81       	ldd	r24, Z+2	; 0x02
    1370:	82 95       	swap	r24
    1372:	88 0f       	add	r24, r24
    1374:	80 7e       	andi	r24, 0xE0	; 224
    1376:	80 93 f2 00 	sts	0x00F2, r24
    137a:	ef ee       	ldi	r30, 0xEF	; 239
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	80 81       	ld	r24, Z
    1380:	8f 7e       	andi	r24, 0xEF	; 239
    1382:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1384:	c8 01       	movw	r24, r16
    1386:	0e 94 c8 05 	call	0xb90	; 0xb90 <get_idmask>
    138a:	dc 01       	movw	r26, r24
    138c:	cb 01       	movw	r24, r22
    138e:	89 83       	std	Y+1, r24	; 0x01
    1390:	9a 83       	std	Y+2, r25	; 0x02
    1392:	ab 83       	std	Y+3, r26	; 0x03
    1394:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1396:	9b 81       	ldd	r25, Y+3	; 0x03
    1398:	92 95       	swap	r25
    139a:	96 95       	lsr	r25
    139c:	97 70       	andi	r25, 0x07	; 7
    139e:	8c 81       	ldd	r24, Y+4	; 0x04
    13a0:	88 0f       	add	r24, r24
    13a2:	88 0f       	add	r24, r24
    13a4:	88 0f       	add	r24, r24
    13a6:	89 0f       	add	r24, r25
    13a8:	80 93 f7 00 	sts	0x00F7, r24
    13ac:	9a 81       	ldd	r25, Y+2	; 0x02
    13ae:	92 95       	swap	r25
    13b0:	96 95       	lsr	r25
    13b2:	97 70       	andi	r25, 0x07	; 7
    13b4:	8b 81       	ldd	r24, Y+3	; 0x03
    13b6:	88 0f       	add	r24, r24
    13b8:	88 0f       	add	r24, r24
    13ba:	88 0f       	add	r24, r24
    13bc:	89 0f       	add	r24, r25
    13be:	80 93 f6 00 	sts	0x00F6, r24
    13c2:	99 81       	ldd	r25, Y+1	; 0x01
    13c4:	92 95       	swap	r25
    13c6:	96 95       	lsr	r25
    13c8:	97 70       	andi	r25, 0x07	; 7
    13ca:	8a 81       	ldd	r24, Y+2	; 0x02
    13cc:	88 0f       	add	r24, r24
    13ce:	88 0f       	add	r24, r24
    13d0:	88 0f       	add	r24, r24
    13d2:	89 0f       	add	r24, r25
    13d4:	80 93 f5 00 	sts	0x00F5, r24
    13d8:	89 81       	ldd	r24, Y+1	; 0x01
    13da:	88 0f       	add	r24, r24
    13dc:	88 0f       	add	r24, r24
    13de:	88 0f       	add	r24, r24
    13e0:	44 ef       	ldi	r20, 0xF4	; 244
    13e2:	50 e0       	ldi	r21, 0x00	; 0
    13e4:	fa 01       	movw	r30, r20
    13e6:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    13e8:	ef ee       	ldi	r30, 0xEF	; 239
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	90 81       	ld	r25, Z
    13ee:	d8 01       	movw	r26, r16
    13f0:	16 96       	adiw	r26, 0x06	; 6
    13f2:	8c 91       	ld	r24, X
    13f4:	16 97       	sbiw	r26, 0x06	; 6
    13f6:	89 2b       	or	r24, r25
    13f8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    13fa:	1e 96       	adiw	r26, 0x0e	; 14
    13fc:	1c 92       	st	X, r1
    13fe:	da 01       	movw	r26, r20
    1400:	8c 91       	ld	r24, X
    1402:	84 60       	ori	r24, 0x04	; 4
    1404:	8c 93       	st	X, r24
    1406:	80 ef       	ldi	r24, 0xF0	; 240
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	dc 01       	movw	r26, r24
    140c:	2c 91       	ld	r18, X
    140e:	2b 7f       	andi	r18, 0xFB	; 251
    1410:	2c 93       	st	X, r18
          Can_set_idemsk();
    1412:	da 01       	movw	r26, r20
    1414:	8c 91       	ld	r24, X
    1416:	81 60       	ori	r24, 0x01	; 1
    1418:	8c 93       	st	X, r24
          Can_config_rx();       
    141a:	80 81       	ld	r24, Z
    141c:	8f 73       	andi	r24, 0x3F	; 63
    141e:	80 83       	st	Z, r24
    1420:	80 81       	ld	r24, Z
    1422:	80 68       	ori	r24, 0x80	; 128
    1424:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1426:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1428:	bd c1       	rjmp	.+890    	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    142a:	f8 01       	movw	r30, r16
    142c:	87 85       	ldd	r24, Z+15	; 0x0f
    142e:	88 23       	and	r24, r24
    1430:	69 f1       	breq	.+90     	; 0x148c <__stack+0x38d>
    1432:	94 81       	ldd	r25, Z+4	; 0x04
    1434:	92 95       	swap	r25
    1436:	96 95       	lsr	r25
    1438:	97 70       	andi	r25, 0x07	; 7
    143a:	85 81       	ldd	r24, Z+5	; 0x05
    143c:	88 0f       	add	r24, r24
    143e:	88 0f       	add	r24, r24
    1440:	88 0f       	add	r24, r24
    1442:	89 0f       	add	r24, r25
    1444:	80 93 f3 00 	sts	0x00F3, r24
    1448:	93 81       	ldd	r25, Z+3	; 0x03
    144a:	92 95       	swap	r25
    144c:	96 95       	lsr	r25
    144e:	97 70       	andi	r25, 0x07	; 7
    1450:	84 81       	ldd	r24, Z+4	; 0x04
    1452:	88 0f       	add	r24, r24
    1454:	88 0f       	add	r24, r24
    1456:	88 0f       	add	r24, r24
    1458:	89 0f       	add	r24, r25
    145a:	80 93 f2 00 	sts	0x00F2, r24
    145e:	92 81       	ldd	r25, Z+2	; 0x02
    1460:	92 95       	swap	r25
    1462:	96 95       	lsr	r25
    1464:	97 70       	andi	r25, 0x07	; 7
    1466:	83 81       	ldd	r24, Z+3	; 0x03
    1468:	88 0f       	add	r24, r24
    146a:	88 0f       	add	r24, r24
    146c:	88 0f       	add	r24, r24
    146e:	89 0f       	add	r24, r25
    1470:	80 93 f1 00 	sts	0x00F1, r24
    1474:	82 81       	ldd	r24, Z+2	; 0x02
    1476:	88 0f       	add	r24, r24
    1478:	88 0f       	add	r24, r24
    147a:	88 0f       	add	r24, r24
    147c:	80 93 f0 00 	sts	0x00F0, r24
    1480:	ef ee       	ldi	r30, 0xEF	; 239
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	80 61       	ori	r24, 0x10	; 16
    1488:	80 83       	st	Z, r24
    148a:	16 c0       	rjmp	.+44     	; 0x14b8 <__stack+0x3b9>
          else              { Can_set_std_id(cmd->id.std);}
    148c:	92 81       	ldd	r25, Z+2	; 0x02
    148e:	96 95       	lsr	r25
    1490:	96 95       	lsr	r25
    1492:	96 95       	lsr	r25
    1494:	83 81       	ldd	r24, Z+3	; 0x03
    1496:	82 95       	swap	r24
    1498:	88 0f       	add	r24, r24
    149a:	80 7e       	andi	r24, 0xE0	; 224
    149c:	89 0f       	add	r24, r25
    149e:	80 93 f3 00 	sts	0x00F3, r24
    14a2:	82 81       	ldd	r24, Z+2	; 0x02
    14a4:	82 95       	swap	r24
    14a6:	88 0f       	add	r24, r24
    14a8:	80 7e       	andi	r24, 0xE0	; 224
    14aa:	80 93 f2 00 	sts	0x00F2, r24
    14ae:	ef ee       	ldi	r30, 0xEF	; 239
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
    14b4:	8f 7e       	andi	r24, 0xEF	; 239
    14b6:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    14b8:	c8 01       	movw	r24, r16
    14ba:	0e 94 c8 05 	call	0xb90	; 0xb90 <get_idmask>
    14be:	dc 01       	movw	r26, r24
    14c0:	cb 01       	movw	r24, r22
    14c2:	89 83       	std	Y+1, r24	; 0x01
    14c4:	9a 83       	std	Y+2, r25	; 0x02
    14c6:	ab 83       	std	Y+3, r26	; 0x03
    14c8:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    14ca:	9b 81       	ldd	r25, Y+3	; 0x03
    14cc:	92 95       	swap	r25
    14ce:	96 95       	lsr	r25
    14d0:	97 70       	andi	r25, 0x07	; 7
    14d2:	8c 81       	ldd	r24, Y+4	; 0x04
    14d4:	88 0f       	add	r24, r24
    14d6:	88 0f       	add	r24, r24
    14d8:	88 0f       	add	r24, r24
    14da:	89 0f       	add	r24, r25
    14dc:	80 93 f7 00 	sts	0x00F7, r24
    14e0:	9a 81       	ldd	r25, Y+2	; 0x02
    14e2:	92 95       	swap	r25
    14e4:	96 95       	lsr	r25
    14e6:	97 70       	andi	r25, 0x07	; 7
    14e8:	8b 81       	ldd	r24, Y+3	; 0x03
    14ea:	88 0f       	add	r24, r24
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	89 0f       	add	r24, r25
    14f2:	80 93 f6 00 	sts	0x00F6, r24
    14f6:	99 81       	ldd	r25, Y+1	; 0x01
    14f8:	92 95       	swap	r25
    14fa:	96 95       	lsr	r25
    14fc:	97 70       	andi	r25, 0x07	; 7
    14fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1500:	88 0f       	add	r24, r24
    1502:	88 0f       	add	r24, r24
    1504:	88 0f       	add	r24, r24
    1506:	89 0f       	add	r24, r25
    1508:	80 93 f5 00 	sts	0x00F5, r24
    150c:	89 81       	ldd	r24, Y+1	; 0x01
    150e:	88 0f       	add	r24, r24
    1510:	88 0f       	add	r24, r24
    1512:	88 0f       	add	r24, r24
    1514:	44 ef       	ldi	r20, 0xF4	; 244
    1516:	50 e0       	ldi	r21, 0x00	; 0
    1518:	fa 01       	movw	r30, r20
    151a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    151c:	ef ee       	ldi	r30, 0xEF	; 239
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	90 81       	ld	r25, Z
    1522:	d8 01       	movw	r26, r16
    1524:	16 96       	adiw	r26, 0x06	; 6
    1526:	8c 91       	ld	r24, X
    1528:	16 97       	sbiw	r26, 0x06	; 6
    152a:	89 2b       	or	r24, r25
    152c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    152e:	81 e0       	ldi	r24, 0x01	; 1
    1530:	1e 96       	adiw	r26, 0x0e	; 14
    1532:	8c 93       	st	X, r24
    1534:	da 01       	movw	r26, r20
    1536:	8c 91       	ld	r24, X
    1538:	84 60       	ori	r24, 0x04	; 4
    153a:	8c 93       	st	X, r24
    153c:	80 ef       	ldi	r24, 0xF0	; 240
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	dc 01       	movw	r26, r24
    1542:	2c 91       	ld	r18, X
    1544:	24 60       	ori	r18, 0x04	; 4
    1546:	2c 93       	st	X, r18
          Can_clear_rplv();
    1548:	80 81       	ld	r24, Z
    154a:	8f 7d       	andi	r24, 0xDF	; 223
    154c:	80 83       	st	Z, r24
          Can_set_idemsk();
    154e:	da 01       	movw	r26, r20
    1550:	8c 91       	ld	r24, X
    1552:	81 60       	ori	r24, 0x01	; 1
    1554:	8c 93       	st	X, r24
          Can_config_rx();       
    1556:	80 81       	ld	r24, Z
    1558:	8f 73       	andi	r24, 0x3F	; 63
    155a:	80 83       	st	Z, r24
    155c:	80 81       	ld	r24, Z
    155e:	80 68       	ori	r24, 0x80	; 128
    1560:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1562:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1564:	1f c1       	rjmp	.+574    	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1566:	80 e0       	ldi	r24, 0x00	; 0
    1568:	2a ef       	ldi	r18, 0xFA	; 250
    156a:	30 e0       	ldi	r19, 0x00	; 0
    156c:	f8 01       	movw	r30, r16
    156e:	a7 81       	ldd	r26, Z+7	; 0x07
    1570:	b0 85       	ldd	r27, Z+8	; 0x08
    1572:	a8 0f       	add	r26, r24
    1574:	b1 1d       	adc	r27, r1
    1576:	9c 91       	ld	r25, X
    1578:	d9 01       	movw	r26, r18
    157a:	9c 93       	st	X, r25
    157c:	8f 5f       	subi	r24, 0xFF	; 255
    157e:	96 81       	ldd	r25, Z+6	; 0x06
    1580:	89 17       	cp	r24, r25
    1582:	a0 f3       	brcs	.-24     	; 0x156c <__stack+0x46d>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1584:	8f ef       	ldi	r24, 0xFF	; 255
    1586:	9f ef       	ldi	r25, 0xFF	; 255
    1588:	dc 01       	movw	r26, r24
    158a:	89 83       	std	Y+1, r24	; 0x01
    158c:	9a 83       	std	Y+2, r25	; 0x02
    158e:	ab 83       	std	Y+3, r26	; 0x03
    1590:	bc 83       	std	Y+4, r27	; 0x04
    1592:	9b 81       	ldd	r25, Y+3	; 0x03
    1594:	92 95       	swap	r25
    1596:	96 95       	lsr	r25
    1598:	97 70       	andi	r25, 0x07	; 7
    159a:	8c 81       	ldd	r24, Y+4	; 0x04
    159c:	88 0f       	add	r24, r24
    159e:	88 0f       	add	r24, r24
    15a0:	88 0f       	add	r24, r24
    15a2:	89 0f       	add	r24, r25
    15a4:	80 93 f7 00 	sts	0x00F7, r24
    15a8:	9a 81       	ldd	r25, Y+2	; 0x02
    15aa:	92 95       	swap	r25
    15ac:	96 95       	lsr	r25
    15ae:	97 70       	andi	r25, 0x07	; 7
    15b0:	8b 81       	ldd	r24, Y+3	; 0x03
    15b2:	88 0f       	add	r24, r24
    15b4:	88 0f       	add	r24, r24
    15b6:	88 0f       	add	r24, r24
    15b8:	89 0f       	add	r24, r25
    15ba:	80 93 f6 00 	sts	0x00F6, r24
    15be:	99 81       	ldd	r25, Y+1	; 0x01
    15c0:	92 95       	swap	r25
    15c2:	96 95       	lsr	r25
    15c4:	97 70       	andi	r25, 0x07	; 7
    15c6:	8a 81       	ldd	r24, Y+2	; 0x02
    15c8:	88 0f       	add	r24, r24
    15ca:	88 0f       	add	r24, r24
    15cc:	88 0f       	add	r24, r24
    15ce:	89 0f       	add	r24, r25
    15d0:	80 93 f5 00 	sts	0x00F5, r24
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	88 0f       	add	r24, r24
    15d8:	88 0f       	add	r24, r24
    15da:	88 0f       	add	r24, r24
    15dc:	44 ef       	ldi	r20, 0xF4	; 244
    15de:	50 e0       	ldi	r21, 0x00	; 0
    15e0:	fa 01       	movw	r30, r20
    15e2:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    15e4:	ef ee       	ldi	r30, 0xEF	; 239
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	90 81       	ld	r25, Z
    15ea:	d8 01       	movw	r26, r16
    15ec:	16 96       	adiw	r26, 0x06	; 6
    15ee:	8c 91       	ld	r24, X
    15f0:	16 97       	sbiw	r26, 0x06	; 6
    15f2:	89 2b       	or	r24, r25
    15f4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	1e 96       	adiw	r26, 0x0e	; 14
    15fa:	8c 93       	st	X, r24
    15fc:	da 01       	movw	r26, r20
    15fe:	8c 91       	ld	r24, X
    1600:	84 60       	ori	r24, 0x04	; 4
    1602:	8c 93       	st	X, r24
    1604:	80 ef       	ldi	r24, 0xF0	; 240
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	dc 01       	movw	r26, r24
    160a:	2c 91       	ld	r18, X
    160c:	24 60       	ori	r18, 0x04	; 4
    160e:	2c 93       	st	X, r18
          Can_set_rplv();
    1610:	80 81       	ld	r24, Z
    1612:	80 62       	ori	r24, 0x20	; 32
    1614:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1616:	da 01       	movw	r26, r20
    1618:	8c 91       	ld	r24, X
    161a:	8e 7f       	andi	r24, 0xFE	; 254
    161c:	8c 93       	st	X, r24
          Can_config_rx();       
    161e:	80 81       	ld	r24, Z
    1620:	8f 73       	andi	r24, 0x3F	; 63
    1622:	80 83       	st	Z, r24
    1624:	80 81       	ld	r24, Z
    1626:	80 68       	ori	r24, 0x80	; 128
    1628:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    162a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    162c:	bb c0       	rjmp	.+374    	; 0x17a4 <__stack+0x6a5>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    162e:	f8 01       	movw	r30, r16
    1630:	87 85       	ldd	r24, Z+15	; 0x0f
    1632:	88 23       	and	r24, r24
    1634:	69 f1       	breq	.+90     	; 0x1690 <__stack+0x591>
    1636:	94 81       	ldd	r25, Z+4	; 0x04
    1638:	92 95       	swap	r25
    163a:	96 95       	lsr	r25
    163c:	97 70       	andi	r25, 0x07	; 7
    163e:	85 81       	ldd	r24, Z+5	; 0x05
    1640:	88 0f       	add	r24, r24
    1642:	88 0f       	add	r24, r24
    1644:	88 0f       	add	r24, r24
    1646:	89 0f       	add	r24, r25
    1648:	80 93 f3 00 	sts	0x00F3, r24
    164c:	93 81       	ldd	r25, Z+3	; 0x03
    164e:	92 95       	swap	r25
    1650:	96 95       	lsr	r25
    1652:	97 70       	andi	r25, 0x07	; 7
    1654:	84 81       	ldd	r24, Z+4	; 0x04
    1656:	88 0f       	add	r24, r24
    1658:	88 0f       	add	r24, r24
    165a:	88 0f       	add	r24, r24
    165c:	89 0f       	add	r24, r25
    165e:	80 93 f2 00 	sts	0x00F2, r24
    1662:	92 81       	ldd	r25, Z+2	; 0x02
    1664:	92 95       	swap	r25
    1666:	96 95       	lsr	r25
    1668:	97 70       	andi	r25, 0x07	; 7
    166a:	83 81       	ldd	r24, Z+3	; 0x03
    166c:	88 0f       	add	r24, r24
    166e:	88 0f       	add	r24, r24
    1670:	88 0f       	add	r24, r24
    1672:	89 0f       	add	r24, r25
    1674:	80 93 f1 00 	sts	0x00F1, r24
    1678:	82 81       	ldd	r24, Z+2	; 0x02
    167a:	88 0f       	add	r24, r24
    167c:	88 0f       	add	r24, r24
    167e:	88 0f       	add	r24, r24
    1680:	80 93 f0 00 	sts	0x00F0, r24
    1684:	ef ee       	ldi	r30, 0xEF	; 239
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	80 61       	ori	r24, 0x10	; 16
    168c:	80 83       	st	Z, r24
    168e:	16 c0       	rjmp	.+44     	; 0x16bc <__stack+0x5bd>
          else              { Can_set_std_id(cmd->id.std);}
    1690:	92 81       	ldd	r25, Z+2	; 0x02
    1692:	96 95       	lsr	r25
    1694:	96 95       	lsr	r25
    1696:	96 95       	lsr	r25
    1698:	83 81       	ldd	r24, Z+3	; 0x03
    169a:	82 95       	swap	r24
    169c:	88 0f       	add	r24, r24
    169e:	80 7e       	andi	r24, 0xE0	; 224
    16a0:	89 0f       	add	r24, r25
    16a2:	80 93 f3 00 	sts	0x00F3, r24
    16a6:	82 81       	ldd	r24, Z+2	; 0x02
    16a8:	82 95       	swap	r24
    16aa:	88 0f       	add	r24, r24
    16ac:	80 7e       	andi	r24, 0xE0	; 224
    16ae:	80 93 f2 00 	sts	0x00F2, r24
    16b2:	ef ee       	ldi	r30, 0xEF	; 239
    16b4:	f0 e0       	ldi	r31, 0x00	; 0
    16b6:	80 81       	ld	r24, Z
    16b8:	8f 7e       	andi	r24, 0xEF	; 239
    16ba:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    16bc:	f8 01       	movw	r30, r16
    16be:	86 81       	ldd	r24, Z+6	; 0x06
    16c0:	88 23       	and	r24, r24
    16c2:	79 f0       	breq	.+30     	; 0x16e2 <__stack+0x5e3>
    16c4:	80 e0       	ldi	r24, 0x00	; 0
    16c6:	2a ef       	ldi	r18, 0xFA	; 250
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	f8 01       	movw	r30, r16
    16cc:	a7 81       	ldd	r26, Z+7	; 0x07
    16ce:	b0 85       	ldd	r27, Z+8	; 0x08
    16d0:	a8 0f       	add	r26, r24
    16d2:	b1 1d       	adc	r27, r1
    16d4:	9c 91       	ld	r25, X
    16d6:	d9 01       	movw	r26, r18
    16d8:	9c 93       	st	X, r25
    16da:	8f 5f       	subi	r24, 0xFF	; 255
    16dc:	96 81       	ldd	r25, Z+6	; 0x06
    16de:	89 17       	cp	r24, r25
    16e0:	a0 f3       	brcs	.-24     	; 0x16ca <__stack+0x5cb>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    16e2:	c8 01       	movw	r24, r16
    16e4:	0e 94 c8 05 	call	0xb90	; 0xb90 <get_idmask>
    16e8:	dc 01       	movw	r26, r24
    16ea:	cb 01       	movw	r24, r22
    16ec:	89 83       	std	Y+1, r24	; 0x01
    16ee:	9a 83       	std	Y+2, r25	; 0x02
    16f0:	ab 83       	std	Y+3, r26	; 0x03
    16f2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    16f4:	9b 81       	ldd	r25, Y+3	; 0x03
    16f6:	92 95       	swap	r25
    16f8:	96 95       	lsr	r25
    16fa:	97 70       	andi	r25, 0x07	; 7
    16fc:	8c 81       	ldd	r24, Y+4	; 0x04
    16fe:	88 0f       	add	r24, r24
    1700:	88 0f       	add	r24, r24
    1702:	88 0f       	add	r24, r24
    1704:	89 0f       	add	r24, r25
    1706:	80 93 f7 00 	sts	0x00F7, r24
    170a:	9a 81       	ldd	r25, Y+2	; 0x02
    170c:	92 95       	swap	r25
    170e:	96 95       	lsr	r25
    1710:	97 70       	andi	r25, 0x07	; 7
    1712:	8b 81       	ldd	r24, Y+3	; 0x03
    1714:	88 0f       	add	r24, r24
    1716:	88 0f       	add	r24, r24
    1718:	88 0f       	add	r24, r24
    171a:	89 0f       	add	r24, r25
    171c:	80 93 f6 00 	sts	0x00F6, r24
    1720:	99 81       	ldd	r25, Y+1	; 0x01
    1722:	92 95       	swap	r25
    1724:	96 95       	lsr	r25
    1726:	97 70       	andi	r25, 0x07	; 7
    1728:	8a 81       	ldd	r24, Y+2	; 0x02
    172a:	88 0f       	add	r24, r24
    172c:	88 0f       	add	r24, r24
    172e:	88 0f       	add	r24, r24
    1730:	89 0f       	add	r24, r25
    1732:	80 93 f5 00 	sts	0x00F5, r24
    1736:	89 81       	ldd	r24, Y+1	; 0x01
    1738:	88 0f       	add	r24, r24
    173a:	88 0f       	add	r24, r24
    173c:	88 0f       	add	r24, r24
    173e:	44 ef       	ldi	r20, 0xF4	; 244
    1740:	50 e0       	ldi	r21, 0x00	; 0
    1742:	fa 01       	movw	r30, r20
    1744:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1746:	ef ee       	ldi	r30, 0xEF	; 239
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	90 81       	ld	r25, Z
    174c:	d8 01       	movw	r26, r16
    174e:	16 96       	adiw	r26, 0x06	; 6
    1750:	8c 91       	ld	r24, X
    1752:	16 97       	sbiw	r26, 0x06	; 6
    1754:	89 2b       	or	r24, r25
    1756:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1758:	81 e0       	ldi	r24, 0x01	; 1
    175a:	1e 96       	adiw	r26, 0x0e	; 14
    175c:	8c 93       	st	X, r24
    175e:	da 01       	movw	r26, r20
    1760:	8c 91       	ld	r24, X
    1762:	84 60       	ori	r24, 0x04	; 4
    1764:	8c 93       	st	X, r24
    1766:	80 ef       	ldi	r24, 0xF0	; 240
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	dc 01       	movw	r26, r24
    176c:	2c 91       	ld	r18, X
    176e:	24 60       	ori	r18, 0x04	; 4
    1770:	2c 93       	st	X, r18
          Can_set_rplv();
    1772:	80 81       	ld	r24, Z
    1774:	80 62       	ori	r24, 0x20	; 32
    1776:	80 83       	st	Z, r24
          Can_set_idemsk();
    1778:	da 01       	movw	r26, r20
    177a:	8c 91       	ld	r24, X
    177c:	81 60       	ori	r24, 0x01	; 1
    177e:	8c 93       	st	X, r24
          Can_config_rx();       
    1780:	80 81       	ld	r24, Z
    1782:	8f 73       	andi	r24, 0x3F	; 63
    1784:	80 83       	st	Z, r24
    1786:	80 81       	ld	r24, Z
    1788:	80 68       	ori	r24, 0x80	; 128
    178a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    178c:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    178e:	0a c0       	rjmp	.+20     	; 0x17a4 <__stack+0x6a5>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1790:	f8 01       	movw	r30, r16
    1792:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1794:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1796:	06 c0       	rjmp	.+12     	; 0x17a4 <__stack+0x6a5>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1798:	8f e1       	ldi	r24, 0x1F	; 31
    179a:	d8 01       	movw	r26, r16
    179c:	19 96       	adiw	r26, 0x09	; 9
    179e:	8c 93       	st	X, r24
    17a0:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    17a2:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    17a4:	0f 90       	pop	r0
    17a6:	0f 90       	pop	r0
    17a8:	0f 90       	pop	r0
    17aa:	0f 90       	pop	r0
    17ac:	df 91       	pop	r29
    17ae:	cf 91       	pop	r28
    17b0:	1f 91       	pop	r17
    17b2:	0f 91       	pop	r16
    17b4:	08 95       	ret

000017b6 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    17b6:	ef 92       	push	r14
    17b8:	ff 92       	push	r15
    17ba:	1f 93       	push	r17
    17bc:	cf 93       	push	r28
    17be:	df 93       	push	r29
    17c0:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    17c2:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    17c4:	88 23       	and	r24, r24
    17c6:	09 f4       	brne	.+2      	; 0x17ca <can_get_status+0x14>
    17c8:	96 c0       	rjmp	.+300    	; 0x18f6 <can_get_status+0x140>
    17ca:	8f 31       	cpi	r24, 0x1F	; 31
    17cc:	09 f4       	brne	.+2      	; 0x17d0 <can_get_status+0x1a>
    17ce:	95 c0       	rjmp	.+298    	; 0x18fa <can_get_status+0x144>
    17d0:	8f 3f       	cpi	r24, 0xFF	; 255
    17d2:	09 f4       	brne	.+2      	; 0x17d6 <can_get_status+0x20>
    17d4:	94 c0       	rjmp	.+296    	; 0x18fe <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    17d6:	88 81       	ld	r24, Y
    17d8:	82 95       	swap	r24
    17da:	80 7f       	andi	r24, 0xF0	; 240
    17dc:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    17e0:	0e 94 6f 03 	call	0x6de	; 0x6de <can_get_mob_status>
    17e4:	18 2f       	mov	r17, r24
    
    switch (a_status)
    17e6:	80 32       	cpi	r24, 0x20	; 32
    17e8:	61 f0       	breq	.+24     	; 0x1802 <can_get_status+0x4c>
    17ea:	81 32       	cpi	r24, 0x21	; 33
    17ec:	20 f4       	brcc	.+8      	; 0x17f6 <can_get_status+0x40>
    17ee:	88 23       	and	r24, r24
    17f0:	09 f4       	brne	.+2      	; 0x17f4 <can_get_status+0x3e>
    17f2:	87 c0       	rjmp	.+270    	; 0x1902 <can_get_status+0x14c>
    17f4:	76 c0       	rjmp	.+236    	; 0x18e2 <can_get_status+0x12c>
    17f6:	80 34       	cpi	r24, 0x40	; 64
    17f8:	09 f4       	brne	.+2      	; 0x17fc <can_get_status+0x46>
    17fa:	68 c0       	rjmp	.+208    	; 0x18cc <can_get_status+0x116>
    17fc:	80 3a       	cpi	r24, 0xA0	; 160
    17fe:	09 f0       	breq	.+2      	; 0x1802 <can_get_status+0x4c>
    1800:	70 c0       	rjmp	.+224    	; 0x18e2 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1802:	0f 2e       	mov	r0, r31
    1804:	ff ee       	ldi	r31, 0xEF	; 239
    1806:	ef 2e       	mov	r14, r31
    1808:	ff 24       	eor	r15, r15
    180a:	f0 2d       	mov	r31, r0
    180c:	f7 01       	movw	r30, r14
    180e:	80 81       	ld	r24, Z
    1810:	8f 70       	andi	r24, 0x0F	; 15
    1812:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1814:	8f 81       	ldd	r24, Y+7	; 0x07
    1816:	98 85       	ldd	r25, Y+8	; 0x08
    1818:	0e 94 82 03 	call	0x704	; 0x704 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    181c:	80 91 f0 00 	lds	r24, 0x00F0
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	84 70       	andi	r24, 0x04	; 4
    1824:	90 70       	andi	r25, 0x00	; 0
    1826:	95 95       	asr	r25
    1828:	87 95       	ror	r24
    182a:	95 95       	asr	r25
    182c:	87 95       	ror	r24
    182e:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1830:	f7 01       	movw	r30, r14
    1832:	80 81       	ld	r24, Z
    1834:	84 ff       	sbrs	r24, 4
    1836:	2d c0       	rjmp	.+90     	; 0x1892 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1838:	81 e0       	ldi	r24, 0x01	; 1
    183a:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    183c:	e3 ef       	ldi	r30, 0xF3	; 243
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	80 81       	ld	r24, Z
    1842:	86 95       	lsr	r24
    1844:	86 95       	lsr	r24
    1846:	86 95       	lsr	r24
    1848:	8d 83       	std	Y+5, r24	; 0x05
    184a:	a2 ef       	ldi	r26, 0xF2	; 242
    184c:	b0 e0       	ldi	r27, 0x00	; 0
    184e:	8c 91       	ld	r24, X
    1850:	90 81       	ld	r25, Z
    1852:	92 95       	swap	r25
    1854:	99 0f       	add	r25, r25
    1856:	90 7e       	andi	r25, 0xE0	; 224
    1858:	86 95       	lsr	r24
    185a:	86 95       	lsr	r24
    185c:	86 95       	lsr	r24
    185e:	89 0f       	add	r24, r25
    1860:	8c 83       	std	Y+4, r24	; 0x04
    1862:	e1 ef       	ldi	r30, 0xF1	; 241
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	80 81       	ld	r24, Z
    1868:	9c 91       	ld	r25, X
    186a:	92 95       	swap	r25
    186c:	99 0f       	add	r25, r25
    186e:	90 7e       	andi	r25, 0xE0	; 224
    1870:	86 95       	lsr	r24
    1872:	86 95       	lsr	r24
    1874:	86 95       	lsr	r24
    1876:	89 0f       	add	r24, r25
    1878:	8b 83       	std	Y+3, r24	; 0x03
    187a:	80 91 f0 00 	lds	r24, 0x00F0
    187e:	90 81       	ld	r25, Z
    1880:	92 95       	swap	r25
    1882:	99 0f       	add	r25, r25
    1884:	90 7e       	andi	r25, 0xE0	; 224
    1886:	86 95       	lsr	r24
    1888:	86 95       	lsr	r24
    188a:	86 95       	lsr	r24
    188c:	89 0f       	add	r24, r25
    188e:	8a 83       	std	Y+2, r24	; 0x02
    1890:	13 c0       	rjmp	.+38     	; 0x18b8 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1892:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1894:	e3 ef       	ldi	r30, 0xF3	; 243
    1896:	f0 e0       	ldi	r31, 0x00	; 0
    1898:	80 81       	ld	r24, Z
    189a:	82 95       	swap	r24
    189c:	86 95       	lsr	r24
    189e:	87 70       	andi	r24, 0x07	; 7
    18a0:	8b 83       	std	Y+3, r24	; 0x03
    18a2:	80 91 f2 00 	lds	r24, 0x00F2
    18a6:	90 81       	ld	r25, Z
    18a8:	99 0f       	add	r25, r25
    18aa:	99 0f       	add	r25, r25
    18ac:	99 0f       	add	r25, r25
    18ae:	82 95       	swap	r24
    18b0:	86 95       	lsr	r24
    18b2:	87 70       	andi	r24, 0x07	; 7
    18b4:	89 0f       	add	r24, r25
    18b6:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    18b8:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    18ba:	ef ee       	ldi	r30, 0xEF	; 239
    18bc:	f0 e0       	ldi	r31, 0x00	; 0
    18be:	80 81       	ld	r24, Z
    18c0:	8f 73       	andi	r24, 0x3F	; 63
    18c2:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    18c4:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    18c8:	80 e0       	ldi	r24, 0x00	; 0
            break;
    18ca:	1c c0       	rjmp	.+56     	; 0x1904 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    18cc:	80 e4       	ldi	r24, 0x40	; 64
    18ce:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    18d0:	ef ee       	ldi	r30, 0xEF	; 239
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	8f 73       	andi	r24, 0x3F	; 63
    18d8:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    18da:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    18de:	80 e0       	ldi	r24, 0x00	; 0
            break;
    18e0:	11 c0       	rjmp	.+34     	; 0x1904 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    18e2:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    18e4:	ef ee       	ldi	r30, 0xEF	; 239
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	80 81       	ld	r24, Z
    18ea:	8f 73       	andi	r24, 0x3F	; 63
    18ec:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    18ee:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    18f2:	82 e0       	ldi	r24, 0x02	; 2
            break;
    18f4:	07 c0       	rjmp	.+14     	; 0x1904 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    18f6:	82 e0       	ldi	r24, 0x02	; 2
    18f8:	05 c0       	rjmp	.+10     	; 0x1904 <can_get_status+0x14e>
    18fa:	82 e0       	ldi	r24, 0x02	; 2
    18fc:	03 c0       	rjmp	.+6      	; 0x1904 <can_get_status+0x14e>
    18fe:	82 e0       	ldi	r24, 0x02	; 2
    1900:	01 c0       	rjmp	.+2      	; 0x1904 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1902:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1904:	df 91       	pop	r29
    1906:	cf 91       	pop	r28
    1908:	1f 91       	pop	r17
    190a:	ff 90       	pop	r15
    190c:	ef 90       	pop	r14
    190e:	08 95       	ret

00001910 <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    1910:	08 95       	ret

00001912 <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    1912:	08 95       	ret

00001914 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1914:	90 93 1d 01 	sts	0x011D, r25
    1918:	80 93 1c 01 	sts	0x011C, r24
	CheckWDT();
    191c:	0e 94 a5 10 	call	0x214a	; 0x214a <CheckWDT>
}
    1920:	08 95       	ret

00001922 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1922:	e0 91 1c 01 	lds	r30, 0x011C
    1926:	f0 91 1d 01 	lds	r31, 0x011D
    192a:	90 81       	ld	r25, Z
    192c:	89 2b       	or	r24, r25
    192e:	80 83       	st	Z, r24
}
    1930:	08 95       	ret

00001932 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    1932:	e0 91 1c 01 	lds	r30, 0x011C
    1936:	f0 91 1d 01 	lds	r31, 0x011D
    193a:	10 82       	st	Z, r1
    193c:	08 95       	ret

0000193e <EventInit>:
#include "../includes/Led.h"
EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    193e:	10 92 ef 01 	sts	0x01EF, r1
	event_queue_tail=0;
    1942:	10 92 f0 01 	sts	0x01F0, r1
}
    1946:	08 95       	ret

00001948 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    1948:	cf 93       	push	r28
    194a:	df 93       	push	r29
    194c:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    194e:	c0 91 ef 01 	lds	r28, 0x01EF
    1952:	d0 e0       	ldi	r29, 0x00	; 0
    1954:	ce 01       	movw	r24, r28
    1956:	01 96       	adiw	r24, 0x01	; 1
    1958:	60 e1       	ldi	r22, 0x10	; 16
    195a:	70 e0       	ldi	r23, 0x00	; 0
    195c:	0e 94 af 10 	call	0x215e	; 0x215e <__divmodhi4>
    1960:	40 91 f0 01 	lds	r20, 0x01F0
    1964:	50 e0       	ldi	r21, 0x00	; 0
    1966:	84 17       	cp	r24, r20
    1968:	95 07       	cpc	r25, r21
    196a:	31 f0       	breq	.+12     	; 0x1978 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    196c:	c1 52       	subi	r28, 0x21	; 33
    196e:	de 4f       	sbci	r29, 0xFE	; 254
    1970:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    1972:	80 93 ef 01 	sts	0x01EF, r24
    1976:	03 c0       	rjmp	.+6      	; 0x197e <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    1978:	88 e0       	ldi	r24, 0x08	; 8
    197a:	0e 94 91 0c 	call	0x1922	; 0x1922 <AddError>
	}
}
    197e:	df 91       	pop	r29
    1980:	cf 91       	pop	r28
    1982:	08 95       	ret

00001984 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    1984:	80 91 f0 01 	lds	r24, 0x01F0
    1988:	90 91 ef 01 	lds	r25, 0x01EF
    198c:	98 17       	cp	r25, r24
    198e:	31 f0       	breq	.+12     	; 0x199c <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    1990:	ef ed       	ldi	r30, 0xDF	; 223
    1992:	f1 e0       	ldi	r31, 0x01	; 1
    1994:	e8 0f       	add	r30, r24
    1996:	f1 1d       	adc	r31, r1
    1998:	80 81       	ld	r24, Z
    199a:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    199c:	8c e0       	ldi	r24, 0x0C	; 12
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    199e:	08 95       	ret

000019a0 <EventHandleEvent>:
		break;
	}
}


void EventHandleEvent(void){
    19a0:	cf 93       	push	r28
    19a2:	df 93       	push	r29
	if(event_queue_head!=event_queue_tail){
    19a4:	80 91 f0 01 	lds	r24, 0x01F0
    19a8:	90 91 ef 01 	lds	r25, 0x01EF
    19ac:	98 17       	cp	r25, r24
    19ae:	09 f4       	brne	.+2      	; 0x19b2 <EventHandleEvent+0x12>
    19b0:	7f c0       	rjmp	.+254    	; 0x1ab0 <EventHandleEvent+0x110>
	}
}
#endif

static void Dashboard(void){
	switch(event_queue[event_queue_tail]){
    19b2:	ef ed       	ldi	r30, 0xDF	; 223
    19b4:	f1 e0       	ldi	r31, 0x01	; 1
    19b6:	e8 0f       	add	r30, r24
    19b8:	f1 1d       	adc	r31, r1
    19ba:	80 81       	ld	r24, Z
    19bc:	89 30       	cpi	r24, 0x09	; 9
    19be:	09 f4       	brne	.+2      	; 0x19c2 <EventHandleEvent+0x22>
    19c0:	5b c0       	rjmp	.+182    	; 0x1a78 <EventHandleEvent+0xd8>
    19c2:	8a 30       	cpi	r24, 0x0A	; 10
    19c4:	40 f4       	brcc	.+16     	; 0x19d6 <EventHandleEvent+0x36>
    19c6:	81 30       	cpi	r24, 0x01	; 1
    19c8:	89 f1       	breq	.+98     	; 0x1a2c <EventHandleEvent+0x8c>
    19ca:	81 30       	cpi	r24, 0x01	; 1
    19cc:	70 f0       	brcs	.+28     	; 0x19ea <EventHandleEvent+0x4a>
    19ce:	83 30       	cpi	r24, 0x03	; 3
    19d0:	09 f0       	breq	.+2      	; 0x19d4 <EventHandleEvent+0x34>
    19d2:	64 c0       	rjmp	.+200    	; 0x1a9c <EventHandleEvent+0xfc>
    19d4:	30 c0       	rjmp	.+96     	; 0x1a36 <EventHandleEvent+0x96>
    19d6:	8b 30       	cpi	r24, 0x0B	; 11
    19d8:	09 f4       	brne	.+2      	; 0x19dc <EventHandleEvent+0x3c>
    19da:	5c c0       	rjmp	.+184    	; 0x1a94 <EventHandleEvent+0xf4>
    19dc:	8b 30       	cpi	r24, 0x0B	; 11
    19de:	08 f4       	brcc	.+2      	; 0x19e2 <EventHandleEvent+0x42>
    19e0:	4e c0       	rjmp	.+156    	; 0x1a7e <EventHandleEvent+0xde>
    19e2:	8d 30       	cpi	r24, 0x0D	; 13
    19e4:	09 f0       	breq	.+2      	; 0x19e8 <EventHandleEvent+0x48>
    19e6:	5a c0       	rjmp	.+180    	; 0x1a9c <EventHandleEvent+0xfc>
    19e8:	47 c0       	rjmp	.+142    	; 0x1a78 <EventHandleEvent+0xd8>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_50_tx,dashboard_50_data.dataBuf,CAN_TX_50_ID,CAN_TX_50_LEN);
    19ea:	8e e1       	ldi	r24, 0x1E	; 30
    19ec:	91 e0       	ldi	r25, 0x01	; 1
    19ee:	6e e2       	ldi	r22, 0x2E	; 46
    19f0:	71 e0       	ldi	r23, 0x01	; 1
    19f2:	43 e0       	ldi	r20, 0x03	; 3
    19f4:	55 e0       	ldi	r21, 0x05	; 5
    19f6:	22 e0       	ldi	r18, 0x02	; 2
    19f8:	0e 94 50 02 	call	0x4a0	; 0x4a0 <CANGetStruct>
			/* Tx Frame 2 */
			CANGetStruct(&dashboard_200_tx,dashboard_200_data.dataBuf,CAN_TX_200_ID,CAN_TX_200_LEN);
    19fc:	86 e3       	ldi	r24, 0x36	; 54
    19fe:	91 e0       	ldi	r25, 0x01	; 1
    1a00:	66 e4       	ldi	r22, 0x46	; 70
    1a02:	71 e0       	ldi	r23, 0x01	; 1
    1a04:	44 e0       	ldi	r20, 0x04	; 4
    1a06:	55 e0       	ldi	r21, 0x05	; 5
    1a08:	22 e0       	ldi	r18, 0x02	; 2
    1a0a:	0e 94 50 02 	call	0x4a0	; 0x4a0 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    1a0e:	ce e4       	ldi	r28, 0x4E	; 78
    1a10:	d1 e0       	ldi	r29, 0x01	; 1
    1a12:	ce 01       	movw	r24, r28
    1a14:	6e e5       	ldi	r22, 0x5E	; 94
    1a16:	71 e0       	ldi	r23, 0x01	; 1
    1a18:	41 e0       	ldi	r20, 0x01	; 1
    1a1a:	55 e0       	ldi	r21, 0x05	; 5
    1a1c:	21 e0       	ldi	r18, 0x01	; 1
    1a1e:	0e 94 50 02 	call	0x4a0	; 0x4a0 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    1a22:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    1a24:	ce 01       	movw	r24, r28
    1a26:	0e 94 61 02 	call	0x4c2	; 0x4c2 <CANStartRx>
    1a2a:	38 c0       	rjmp	.+112    	; 0x1a9c <EventHandleEvent+0xfc>
		break;
		case EVENT_200HZ:
			/* Timer Stuff mit 200 Hz */
			
			/* 200 Hz CAN Tx, do your thing */
			CANAddSendData(&dashboard_200_tx);
    1a2c:	86 e3       	ldi	r24, 0x36	; 54
    1a2e:	91 e0       	ldi	r25, 0x01	; 1
    1a30:	0e 94 b4 02 	call	0x568	; 0x568 <CANAddSendData>
    1a34:	33 c0       	rjmp	.+102    	; 0x1a9c <EventHandleEvent+0xfc>
		break;
		case EVENT_50HZ:
			/* Timer Stuff mit 50 Hz */

			/* turn on led */
			led_port[LED_ID_RECUP]|=((0x01)<<led_pins[LED_ID_RECUP]);
    1a36:	c1 e0       	ldi	r28, 0x01	; 1
    1a38:	d0 e0       	ldi	r29, 0x00	; 0
    1a3a:	ce 01       	movw	r24, r28
    1a3c:	00 90 71 01 	lds	r0, 0x0171
    1a40:	02 c0       	rjmp	.+4      	; 0x1a46 <EventHandleEvent+0xa6>
    1a42:	88 0f       	add	r24, r24
    1a44:	99 1f       	adc	r25, r25
    1a46:	0a 94       	dec	r0
    1a48:	e2 f7       	brpl	.-8      	; 0x1a42 <EventHandleEvent+0xa2>
    1a4a:	90 91 7e 01 	lds	r25, 0x017E
    1a4e:	89 2b       	or	r24, r25
    1a50:	80 93 7e 01 	sts	0x017E, r24
			CANAddSendData(&dashboard_50_tx);
    1a54:	8e e1       	ldi	r24, 0x1E	; 30
    1a56:	91 e0       	ldi	r25, 0x01	; 1
    1a58:	0e 94 b4 02 	call	0x568	; 0x568 <CANAddSendData>
			led_port[LED_ID_RECUP]&=~((0x01)<<led_pins[LED_ID_RECUP]);
    1a5c:	00 90 71 01 	lds	r0, 0x0171
    1a60:	02 c0       	rjmp	.+4      	; 0x1a66 <EventHandleEvent+0xc6>
    1a62:	cc 0f       	add	r28, r28
    1a64:	dd 1f       	adc	r29, r29
    1a66:	0a 94       	dec	r0
    1a68:	e2 f7       	brpl	.-8      	; 0x1a62 <EventHandleEvent+0xc2>
    1a6a:	c0 95       	com	r28
    1a6c:	80 91 7e 01 	lds	r24, 0x017E
    1a70:	c8 23       	and	r28, r24
    1a72:	c0 93 7e 01 	sts	0x017E, r28
    1a76:	12 c0       	rjmp	.+36     	; 0x1a9c <EventHandleEvent+0xfc>
		case EVENT_10KHZ:
			/* Multiplex */
			
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    1a78:	0e 94 04 03 	call	0x608	; 0x608 <CANAbortCMD>
    1a7c:	0f c0       	rjmp	.+30     	; 0x1a9c <EventHandleEvent+0xfc>
		break;
		case EVENT_CANTX:
			if(CANGetCurrentTx()==&dashboard_200_tx){//ErrorCode gesendet
    1a7e:	0e 94 db 02 	call	0x5b6	; 0x5b6 <CANGetCurrentTx>
    1a82:	21 e0       	ldi	r18, 0x01	; 1
    1a84:	86 33       	cpi	r24, 0x36	; 54
    1a86:	92 07       	cpc	r25, r18
    1a88:	11 f4       	brne	.+4      	; 0x1a8e <EventHandleEvent+0xee>
				ClearErrors();
    1a8a:	0e 94 99 0c 	call	0x1932	; 0x1932 <ClearErrors>
			}
			CANSendNext();
    1a8e:	0e 94 e5 02 	call	0x5ca	; 0x5ca <CANSendNext>
    1a92:	04 c0       	rjmp	.+8      	; 0x1a9c <EventHandleEvent+0xfc>
		break;
			case EVENT_CANRX:
			CANGetData(&dashboard_rx);
    1a94:	8e e4       	ldi	r24, 0x4E	; 78
    1a96:	91 e0       	ldi	r25, 0x01	; 1
    1a98:	0e 94 6f 02 	call	0x4de	; 0x4de <CANGetData>


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
		Dashboard();		
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    1a9c:	80 91 f0 01 	lds	r24, 0x01F0
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	01 96       	adiw	r24, 0x01	; 1
    1aa4:	60 e1       	ldi	r22, 0x10	; 16
    1aa6:	70 e0       	ldi	r23, 0x00	; 0
    1aa8:	0e 94 af 10 	call	0x215e	; 0x215e <__divmodhi4>
    1aac:	80 93 f0 01 	sts	0x01F0, r24
	}
}
    1ab0:	df 91       	pop	r29
    1ab2:	cf 91       	pop	r28
    1ab4:	08 95       	ret

00001ab6 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    1ab6:	8c 30       	cpi	r24, 0x0C	; 12
    1ab8:	90 f4       	brcc	.+36     	; 0x1ade <led_set+0x28>
	led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	fc 01       	movw	r30, r24
    1abe:	e9 58       	subi	r30, 0x89	; 137
    1ac0:	fe 4f       	sbci	r31, 0xFE	; 254
    1ac2:	dc 01       	movw	r26, r24
    1ac4:	a6 59       	subi	r26, 0x96	; 150
    1ac6:	be 4f       	sbci	r27, 0xFE	; 254
    1ac8:	81 e0       	ldi	r24, 0x01	; 1
    1aca:	90 e0       	ldi	r25, 0x00	; 0
    1acc:	0c 90       	ld	r0, X
    1ace:	02 c0       	rjmp	.+4      	; 0x1ad4 <led_set+0x1e>
    1ad0:	88 0f       	add	r24, r24
    1ad2:	99 1f       	adc	r25, r25
    1ad4:	0a 94       	dec	r0
    1ad6:	e2 f7       	brpl	.-8      	; 0x1ad0 <led_set+0x1a>
    1ad8:	90 81       	ld	r25, Z
    1ada:	89 2b       	or	r24, r25
    1adc:	80 83       	st	Z, r24
    1ade:	08 95       	ret

00001ae0 <led_clear>:
}

void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	fc 01       	movw	r30, r24
    1ae4:	e9 58       	subi	r30, 0x89	; 137
    1ae6:	fe 4f       	sbci	r31, 0xFE	; 254
    1ae8:	dc 01       	movw	r26, r24
    1aea:	a6 59       	subi	r26, 0x96	; 150
    1aec:	be 4f       	sbci	r27, 0xFE	; 254
    1aee:	81 e0       	ldi	r24, 0x01	; 1
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	0c 90       	ld	r0, X
    1af4:	02 c0       	rjmp	.+4      	; 0x1afa <led_clear+0x1a>
    1af6:	88 0f       	add	r24, r24
    1af8:	99 1f       	adc	r25, r25
    1afa:	0a 94       	dec	r0
    1afc:	e2 f7       	brpl	.-8      	; 0x1af6 <led_clear+0x16>
    1afe:	80 95       	com	r24
    1b00:	90 81       	ld	r25, Z
    1b02:	89 23       	and	r24, r25
    1b04:	80 83       	st	Z, r24
}
    1b06:	08 95       	ret

00001b08 <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    1b08:	ef 92       	push	r14
    1b0a:	ff 92       	push	r15
    1b0c:	0f 93       	push	r16
    1b0e:	1f 93       	push	r17
    1b10:	cf 93       	push	r28
    1b12:	df 93       	push	r29
    1b14:	7c 01       	movw	r14, r24
    1b16:	c0 e0       	ldi	r28, 0x00	; 0
    1b18:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1b1a:	01 e0       	ldi	r16, 0x01	; 1
    1b1c:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    1b1e:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1b20:	98 01       	movw	r18, r16
    1b22:	0c 2e       	mov	r0, r28
    1b24:	02 c0       	rjmp	.+4      	; 0x1b2a <led_state_set+0x22>
    1b26:	22 0f       	add	r18, r18
    1b28:	33 1f       	adc	r19, r19
    1b2a:	0a 94       	dec	r0
    1b2c:	e2 f7       	brpl	.-8      	; 0x1b26 <led_state_set+0x1e>
    1b2e:	2e 21       	and	r18, r14
    1b30:	3f 21       	and	r19, r15
    1b32:	21 15       	cp	r18, r1
    1b34:	31 05       	cpc	r19, r1
    1b36:	11 f0       	breq	.+4      	; 0x1b3c <led_state_set+0x34>
			led_set(i);
    1b38:	0e 94 5b 0d 	call	0x1ab6	; 0x1ab6 <led_set>
    1b3c:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    1b3e:	cb 30       	cpi	r28, 0x0B	; 11
    1b40:	d1 05       	cpc	r29, r1
    1b42:	69 f7       	brne	.-38     	; 0x1b1e <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    1b44:	df 91       	pop	r29
    1b46:	cf 91       	pop	r28
    1b48:	1f 91       	pop	r17
    1b4a:	0f 91       	pop	r16
    1b4c:	ff 90       	pop	r15
    1b4e:	ef 90       	pop	r14
    1b50:	08 95       	ret

00001b52 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1b52:	cf 93       	push	r28
    1b54:	df 93       	push	r29
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    1b56:	2a e6       	ldi	r18, 0x6A	; 106
    1b58:	31 e0       	ldi	r19, 0x01	; 1
    1b5a:	41 e0       	ldi	r20, 0x01	; 1
    1b5c:	40 93 6a 01 	sts	0x016A, r20
	led_pins[LED_ID_TV]=LED_PIN_TV;
    1b60:	40 93 6f 01 	sts	0x016F, r20
	led_pins[LED_ID_TC]=LED_PIN_TC;
    1b64:	92 e0       	ldi	r25, 0x02	; 2
    1b66:	90 93 70 01 	sts	0x0170, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    1b6a:	63 e0       	ldi	r22, 0x03	; 3
    1b6c:	60 93 71 01 	sts	0x0171, r22
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    1b70:	84 e0       	ldi	r24, 0x04	; 4
    1b72:	80 93 72 01 	sts	0x0172, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    1b76:	90 93 73 01 	sts	0x0173, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1b7a:	80 93 6b 01 	sts	0x016B, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    1b7e:	10 92 6c 01 	sts	0x016C, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    1b82:	10 92 6e 01 	sts	0x016E, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    1b86:	10 92 6d 01 	sts	0x016D, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    1b8a:	57 e0       	ldi	r21, 0x07	; 7
    1b8c:	50 93 74 01 	sts	0x0174, r21
	
	led_dd[LED_ID_AMS]=LED_PIN_AMS;
    1b90:	40 93 82 01 	sts	0x0182, r20
	led_dd[LED_ID_TV]=LED_PIN_TV;
    1b94:	40 93 87 01 	sts	0x0187, r20
	led_dd[LED_ID_TC]=LED_PIN_TC;
    1b98:	90 93 88 01 	sts	0x0188, r25
	led_dd[LED_ID_RECUP]=LED_PIN_RECUP;
    1b9c:	60 93 89 01 	sts	0x0189, r22
	led_dd[LED_ID_KOBI]=LED_PIN_KOBI;
    1ba0:	80 93 8a 01 	sts	0x018A, r24
	led_dd[LED_ID_AD]=LED_PIN_AD;
    1ba4:	90 93 8b 01 	sts	0x018B, r25
	led_dd[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1ba8:	80 93 83 01 	sts	0x0183, r24
	led_dd[LED_ID_IMD]=LED_PIN_IMD;
    1bac:	10 92 84 01 	sts	0x0184, r1
	led_dd[LED_ID_BRAKE]=LED_PIN_IMD;
    1bb0:	10 92 86 01 	sts	0x0186, r1
	led_dd[LED_ID_OK]=LED_PIN_OK;
    1bb4:	10 92 85 01 	sts	0x0185, r1
	led_dd[LED_ID_START]=LED_PIN_START;
    1bb8:	50 93 8c 01 	sts	0x018C, r21
	
	led_port[LED_ID_AMS]=LED_PIN_AMS;
    1bbc:	40 93 77 01 	sts	0x0177, r20
	led_port[LED_ID_TV]=LED_PIN_TV;
    1bc0:	40 93 7c 01 	sts	0x017C, r20
	led_port[LED_ID_TC]=LED_PIN_TC;
    1bc4:	90 93 7d 01 	sts	0x017D, r25
	led_port[LED_ID_RECUP]=LED_PIN_RECUP;
    1bc8:	60 93 7e 01 	sts	0x017E, r22
	led_port[LED_ID_KOBI]=LED_PIN_KOBI;
    1bcc:	80 93 7f 01 	sts	0x017F, r24
	led_port[LED_ID_AD]=LED_PIN_AD;
    1bd0:	90 93 80 01 	sts	0x0180, r25
	led_port[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1bd4:	80 93 78 01 	sts	0x0178, r24
	led_port[LED_ID_IMD]=LED_PIN_IMD;
    1bd8:	10 92 79 01 	sts	0x0179, r1
	led_port[LED_ID_BRAKE]=LED_PIN_IMD;
    1bdc:	10 92 7b 01 	sts	0x017B, r1
	led_port[LED_ID_OK]=LED_PIN_OK;
    1be0:	10 92 7a 01 	sts	0x017A, r1
	led_port[LED_ID_START]=LED_PIN_START;
    1be4:	50 93 81 01 	sts	0x0181, r21
    1be8:	f9 01       	movw	r30, r18
    1bea:	a2 e8       	ldi	r26, 0x82	; 130
    1bec:	b1 e0       	ldi	r27, 0x01	; 1
    1bee:	c7 e7       	ldi	r28, 0x77	; 119
    1bf0:	d1 e0       	ldi	r29, 0x01	; 1
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1bf2:	25 5f       	subi	r18, 0xF5	; 245
    1bf4:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		led_dd[led_id]|=((0x01)<<led_pins[led_id]);
    1bf6:	41 e0       	ldi	r20, 0x01	; 1
    1bf8:	50 e0       	ldi	r21, 0x00	; 0
    1bfa:	ca 01       	movw	r24, r20
    1bfc:	01 90       	ld	r0, Z+
    1bfe:	02 c0       	rjmp	.+4      	; 0x1c04 <led_init+0xb2>
    1c00:	88 0f       	add	r24, r24
    1c02:	99 1f       	adc	r25, r25
    1c04:	0a 94       	dec	r0
    1c06:	e2 f7       	brpl	.-8      	; 0x1c00 <led_init+0xae>
    1c08:	9c 91       	ld	r25, X
    1c0a:	98 2b       	or	r25, r24
    1c0c:	9d 93       	st	X+, r25
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1c0e:	98 81       	ld	r25, Y
    1c10:	89 2b       	or	r24, r25
    1c12:	89 93       	st	Y+, r24
	led_port[LED_ID_OK]=LED_PIN_OK;
	led_port[LED_ID_START]=LED_PIN_START;
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    1c14:	e2 17       	cp	r30, r18
    1c16:	f3 07       	cpc	r31, r19
    1c18:	81 f7       	brne	.-32     	; 0x1bfa <led_init+0xa8>
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    1c1a:	8f ef       	ldi	r24, 0xFF	; 255
    1c1c:	9f ef       	ldi	r25, 0xFF	; 255
    1c1e:	90 93 76 01 	sts	0x0176, r25
    1c22:	80 93 75 01 	sts	0x0175, r24
	led_state_set(led_state);
    1c26:	0e 94 84 0d 	call	0x1b08	; 0x1b08 <led_state_set>
	
}
    1c2a:	df 91       	pop	r29
    1c2c:	cf 91       	pop	r28
    1c2e:	08 95       	ret

00001c30 <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) led_port[led_id]&((0x01)<<led_pins[led_id]);
    1c30:	28 2f       	mov	r18, r24
    1c32:	30 e0       	ldi	r19, 0x00	; 0
    1c34:	f9 01       	movw	r30, r18
    1c36:	e6 59       	subi	r30, 0x96	; 150
    1c38:	fe 4f       	sbci	r31, 0xFE	; 254
    1c3a:	81 e0       	ldi	r24, 0x01	; 1
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	00 80       	ld	r0, Z
    1c40:	02 c0       	rjmp	.+4      	; 0x1c46 <led_is_set+0x16>
    1c42:	88 0f       	add	r24, r24
    1c44:	99 1f       	adc	r25, r25
    1c46:	0a 94       	dec	r0
    1c48:	e2 f7       	brpl	.-8      	; 0x1c42 <led_is_set+0x12>
    1c4a:	29 58       	subi	r18, 0x89	; 137
    1c4c:	3e 4f       	sbci	r19, 0xFE	; 254
    1c4e:	f9 01       	movw	r30, r18
    1c50:	90 81       	ld	r25, Z
}
    1c52:	89 23       	and	r24, r25
    1c54:	08 95       	ret

00001c56 <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    1c56:	0f 93       	push	r16
    1c58:	1f 93       	push	r17
    1c5a:	cf 93       	push	r28
    1c5c:	df 93       	push	r29
    1c5e:	c0 e0       	ldi	r28, 0x00	; 0
    1c60:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    1c62:	8c 2f       	mov	r24, r28
    1c64:	0e 94 18 0e 	call	0x1c30	; 0x1c30 <led_is_set>
    1c68:	90 e0       	ldi	r25, 0x00	; 0
    1c6a:	0c 2e       	mov	r0, r28
    1c6c:	02 c0       	rjmp	.+4      	; 0x1c72 <led_state_return+0x1c>
    1c6e:	88 0f       	add	r24, r24
    1c70:	99 1f       	adc	r25, r25
    1c72:	0a 94       	dec	r0
    1c74:	e2 f7       	brpl	.-8      	; 0x1c6e <led_state_return+0x18>
    1c76:	08 2b       	or	r16, r24
    1c78:	19 2b       	or	r17, r25
    1c7a:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    1c7c:	cb 30       	cpi	r28, 0x0B	; 11
    1c7e:	d1 05       	cpc	r29, r1
    1c80:	81 f7       	brne	.-32     	; 0x1c62 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    1c82:	80 2f       	mov	r24, r16
    1c84:	91 2f       	mov	r25, r17
    1c86:	df 91       	pop	r29
    1c88:	cf 91       	pop	r28
    1c8a:	1f 91       	pop	r17
    1c8c:	0f 91       	pop	r16
    1c8e:	08 95       	ret

00001c90 <led_toggle>:
void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    1c90:	cf 93       	push	r28
    1c92:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1c94:	0e 94 18 0e 	call	0x1c30	; 0x1c30 <led_is_set>
    1c98:	88 23       	and	r24, r24
    1c9a:	21 f0       	breq	.+8      	; 0x1ca4 <led_toggle+0x14>
		led_clear(led_id);
    1c9c:	8c 2f       	mov	r24, r28
    1c9e:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <led_clear>
    1ca2:	03 c0       	rjmp	.+6      	; 0x1caa <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1ca4:	8c 2f       	mov	r24, r28
    1ca6:	0e 94 5b 0d 	call	0x1ab6	; 0x1ab6 <led_set>
	}
	
}
    1caa:	cf 91       	pop	r28
    1cac:	08 95       	ret

00001cae <main_init>:



	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1cae:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1cb0:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1cb2:	87 b1       	in	r24, 0x07	; 7
    1cb4:	80 76       	andi	r24, 0x60	; 96
    1cb6:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    1cb8:	8f ef       	ldi	r24, 0xFF	; 255
    1cba:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    1cbc:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1cbe:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1cc0:	93 b3       	in	r25, 0x13	; 19
    1cc2:	90 7e       	andi	r25, 0xE0	; 224
    1cc4:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1cc6:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1cc8:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1cca:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    1ccc:	9b b1       	in	r25, 0x0b	; 11
    1cce:	9f 69       	ori	r25, 0x9F	; 159
    1cd0:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1cd2:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1cd4:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1cd6:	84 b3       	in	r24, 0x14	; 20
    1cd8:	8f 61       	ori	r24, 0x1F	; 31
    1cda:	84 bb       	out	0x14, r24	; 20
	
	CANInit();
    1cdc:	0e 94 35 02 	call	0x46a	; 0x46a <CANInit>

	#if HAS_200HZ|HAS_100HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1ce0:	82 e0       	ldi	r24, 0x02	; 2
    1ce2:	60 e0       	ldi	r22, 0x00	; 0
    1ce4:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <Timer1_init>
	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
	#endif

	#if HAS_200HZ
	TIMER_Timer1_OCR1A_on();
    1ce8:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <TIMER_Timer1_OCR1A_on>
	#if HAS_100HZ
	TIMER_Timer1_OCR1B_on();
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1C_on();
    1cec:	0e 94 18 10 	call	0x2030	; 0x2030 <TIMER_Timer1_OCR1C_on>
	#endif



	#if HAS_BUZZER
	buzzer_init();
    1cf0:	0e 94 ca 01 	call	0x394	; 0x394 <buzzer_init>
	#if HAS_LEDS
	led_init();
	#endif
	
	
	InitWDT();
    1cf4:	0e 94 99 10 	call	0x2132	; 0x2132 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1cf8:	80 e0       	ldi	r24, 0x00	; 0
    1cfa:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	
		
}
    1cfe:	08 95       	ret

00001d00 <main_deinit>:

void main_deinit(){
	
}
    1d00:	08 95       	ret

00001d02 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    1d02:	1f 92       	push	r1
    1d04:	0f 92       	push	r0
    1d06:	0f b6       	in	r0, 0x3f	; 63
    1d08:	0f 92       	push	r0
    1d0a:	11 24       	eor	r1, r1
	return;
}
    1d0c:	0f 90       	pop	r0
    1d0e:	0f be       	out	0x3f, r0	; 63
    1d10:	0f 90       	pop	r0
    1d12:	1f 90       	pop	r1
    1d14:	18 95       	reti

00001d16 <__vector_17>:

ISR(TIMER0_OVF_vect){
    1d16:	1f 92       	push	r1
    1d18:	0f 92       	push	r0
    1d1a:	0f b6       	in	r0, 0x3f	; 63
    1d1c:	0f 92       	push	r0
    1d1e:	0b b6       	in	r0, 0x3b	; 59
    1d20:	0f 92       	push	r0
    1d22:	11 24       	eor	r1, r1
    1d24:	2f 93       	push	r18
    1d26:	3f 93       	push	r19
    1d28:	4f 93       	push	r20
    1d2a:	5f 93       	push	r21
    1d2c:	6f 93       	push	r22
    1d2e:	7f 93       	push	r23
    1d30:	8f 93       	push	r24
    1d32:	9f 93       	push	r25
    1d34:	af 93       	push	r26
    1d36:	bf 93       	push	r27
    1d38:	ef 93       	push	r30
    1d3a:	ff 93       	push	r31
	EventAddEvent(EVENT_PWM);
    1d3c:	87 e0       	ldi	r24, 0x07	; 7
    1d3e:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	return;
}
    1d42:	ff 91       	pop	r31
    1d44:	ef 91       	pop	r30
    1d46:	bf 91       	pop	r27
    1d48:	af 91       	pop	r26
    1d4a:	9f 91       	pop	r25
    1d4c:	8f 91       	pop	r24
    1d4e:	7f 91       	pop	r23
    1d50:	6f 91       	pop	r22
    1d52:	5f 91       	pop	r21
    1d54:	4f 91       	pop	r20
    1d56:	3f 91       	pop	r19
    1d58:	2f 91       	pop	r18
    1d5a:	0f 90       	pop	r0
    1d5c:	0b be       	out	0x3b, r0	; 59
    1d5e:	0f 90       	pop	r0
    1d60:	0f be       	out	0x3f, r0	; 63
    1d62:	0f 90       	pop	r0
    1d64:	1f 90       	pop	r1
    1d66:	18 95       	reti

00001d68 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1d68:	1f 92       	push	r1
    1d6a:	0f 92       	push	r0
    1d6c:	0f b6       	in	r0, 0x3f	; 63
    1d6e:	0f 92       	push	r0
    1d70:	0b b6       	in	r0, 0x3b	; 59
    1d72:	0f 92       	push	r0
    1d74:	11 24       	eor	r1, r1
    1d76:	2f 93       	push	r18
    1d78:	3f 93       	push	r19
    1d7a:	4f 93       	push	r20
    1d7c:	5f 93       	push	r21
    1d7e:	6f 93       	push	r22
    1d80:	7f 93       	push	r23
    1d82:	8f 93       	push	r24
    1d84:	9f 93       	push	r25
    1d86:	af 93       	push	r26
    1d88:	bf 93       	push	r27
    1d8a:	ef 93       	push	r30
    1d8c:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1d8e:	e8 e8       	ldi	r30, 0x88	; 136
    1d90:	f0 e0       	ldi	r31, 0x00	; 0
    1d92:	80 81       	ld	r24, Z
    1d94:	91 81       	ldd	r25, Z+1	; 0x01
    1d96:	84 5b       	subi	r24, 0xB4	; 180
    1d98:	92 4e       	sbci	r25, 0xE2	; 226
    1d9a:	91 83       	std	Z+1, r25	; 0x01
    1d9c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1d9e:	81 e0       	ldi	r24, 0x01	; 1
    1da0:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	return;
}
    1da4:	ff 91       	pop	r31
    1da6:	ef 91       	pop	r30
    1da8:	bf 91       	pop	r27
    1daa:	af 91       	pop	r26
    1dac:	9f 91       	pop	r25
    1dae:	8f 91       	pop	r24
    1db0:	7f 91       	pop	r23
    1db2:	6f 91       	pop	r22
    1db4:	5f 91       	pop	r21
    1db6:	4f 91       	pop	r20
    1db8:	3f 91       	pop	r19
    1dba:	2f 91       	pop	r18
    1dbc:	0f 90       	pop	r0
    1dbe:	0b be       	out	0x3b, r0	; 59
    1dc0:	0f 90       	pop	r0
    1dc2:	0f be       	out	0x3f, r0	; 63
    1dc4:	0f 90       	pop	r0
    1dc6:	1f 90       	pop	r1
    1dc8:	18 95       	reti

00001dca <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1dca:	1f 92       	push	r1
    1dcc:	0f 92       	push	r0
    1dce:	0f b6       	in	r0, 0x3f	; 63
    1dd0:	0f 92       	push	r0
    1dd2:	0b b6       	in	r0, 0x3b	; 59
    1dd4:	0f 92       	push	r0
    1dd6:	11 24       	eor	r1, r1
    1dd8:	2f 93       	push	r18
    1dda:	3f 93       	push	r19
    1ddc:	4f 93       	push	r20
    1dde:	5f 93       	push	r21
    1de0:	6f 93       	push	r22
    1de2:	7f 93       	push	r23
    1de4:	8f 93       	push	r24
    1de6:	9f 93       	push	r25
    1de8:	af 93       	push	r26
    1dea:	bf 93       	push	r27
    1dec:	ef 93       	push	r30
    1dee:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1df0:	ea e8       	ldi	r30, 0x8A	; 138
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 81       	ld	r24, Z
    1df6:	91 81       	ldd	r25, Z+1	; 0x01
    1df8:	88 56       	subi	r24, 0x68	; 104
    1dfa:	95 4c       	sbci	r25, 0xC5	; 197
    1dfc:	91 83       	std	Z+1, r25	; 0x01
    1dfe:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1e00:	82 e0       	ldi	r24, 0x02	; 2
    1e02:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	return;
}
    1e06:	ff 91       	pop	r31
    1e08:	ef 91       	pop	r30
    1e0a:	bf 91       	pop	r27
    1e0c:	af 91       	pop	r26
    1e0e:	9f 91       	pop	r25
    1e10:	8f 91       	pop	r24
    1e12:	7f 91       	pop	r23
    1e14:	6f 91       	pop	r22
    1e16:	5f 91       	pop	r21
    1e18:	4f 91       	pop	r20
    1e1a:	3f 91       	pop	r19
    1e1c:	2f 91       	pop	r18
    1e1e:	0f 90       	pop	r0
    1e20:	0b be       	out	0x3b, r0	; 59
    1e22:	0f 90       	pop	r0
    1e24:	0f be       	out	0x3f, r0	; 63
    1e26:	0f 90       	pop	r0
    1e28:	1f 90       	pop	r1
    1e2a:	18 95       	reti

00001e2c <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1e2c:	1f 92       	push	r1
    1e2e:	0f 92       	push	r0
    1e30:	0f b6       	in	r0, 0x3f	; 63
    1e32:	0f 92       	push	r0
    1e34:	0b b6       	in	r0, 0x3b	; 59
    1e36:	0f 92       	push	r0
    1e38:	11 24       	eor	r1, r1
    1e3a:	2f 93       	push	r18
    1e3c:	3f 93       	push	r19
    1e3e:	4f 93       	push	r20
    1e40:	5f 93       	push	r21
    1e42:	6f 93       	push	r22
    1e44:	7f 93       	push	r23
    1e46:	8f 93       	push	r24
    1e48:	9f 93       	push	r25
    1e4a:	af 93       	push	r26
    1e4c:	bf 93       	push	r27
    1e4e:	ef 93       	push	r30
    1e50:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1e52:	ec e8       	ldi	r30, 0x8C	; 140
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	80 81       	ld	r24, Z
    1e58:	91 81       	ldd	r25, Z+1	; 0x01
    1e5a:	80 5d       	subi	r24, 0xD0	; 208
    1e5c:	9a 48       	sbci	r25, 0x8A	; 138
    1e5e:	91 83       	std	Z+1, r25	; 0x01
    1e60:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1e62:	83 e0       	ldi	r24, 0x03	; 3
    1e64:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	return;
}
    1e68:	ff 91       	pop	r31
    1e6a:	ef 91       	pop	r30
    1e6c:	bf 91       	pop	r27
    1e6e:	af 91       	pop	r26
    1e70:	9f 91       	pop	r25
    1e72:	8f 91       	pop	r24
    1e74:	7f 91       	pop	r23
    1e76:	6f 91       	pop	r22
    1e78:	5f 91       	pop	r21
    1e7a:	4f 91       	pop	r20
    1e7c:	3f 91       	pop	r19
    1e7e:	2f 91       	pop	r18
    1e80:	0f 90       	pop	r0
    1e82:	0b be       	out	0x3b, r0	; 59
    1e84:	0f 90       	pop	r0
    1e86:	0f be       	out	0x3f, r0	; 63
    1e88:	0f 90       	pop	r0
    1e8a:	1f 90       	pop	r1
    1e8c:	18 95       	reti

00001e8e <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1e8e:	1f 92       	push	r1
    1e90:	0f 92       	push	r0
    1e92:	0f b6       	in	r0, 0x3f	; 63
    1e94:	0f 92       	push	r0
    1e96:	0b b6       	in	r0, 0x3b	; 59
    1e98:	0f 92       	push	r0
    1e9a:	11 24       	eor	r1, r1
    1e9c:	2f 93       	push	r18
    1e9e:	3f 93       	push	r19
    1ea0:	4f 93       	push	r20
    1ea2:	5f 93       	push	r21
    1ea4:	6f 93       	push	r22
    1ea6:	7f 93       	push	r23
    1ea8:	8f 93       	push	r24
    1eaa:	9f 93       	push	r25
    1eac:	af 93       	push	r26
    1eae:	bf 93       	push	r27
    1eb0:	ef 93       	push	r30
    1eb2:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1eb4:	e8 e9       	ldi	r30, 0x98	; 152
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	91 81       	ldd	r25, Z+1	; 0x01
    1ebc:	82 5c       	subi	r24, 0xC2	; 194
    1ebe:	96 4b       	sbci	r25, 0xB6	; 182
    1ec0:	91 83       	std	Z+1, r25	; 0x01
    1ec2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1ec4:	84 e0       	ldi	r24, 0x04	; 4
    1ec6:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	return;
}
    1eca:	ff 91       	pop	r31
    1ecc:	ef 91       	pop	r30
    1ece:	bf 91       	pop	r27
    1ed0:	af 91       	pop	r26
    1ed2:	9f 91       	pop	r25
    1ed4:	8f 91       	pop	r24
    1ed6:	7f 91       	pop	r23
    1ed8:	6f 91       	pop	r22
    1eda:	5f 91       	pop	r21
    1edc:	4f 91       	pop	r20
    1ede:	3f 91       	pop	r19
    1ee0:	2f 91       	pop	r18
    1ee2:	0f 90       	pop	r0
    1ee4:	0b be       	out	0x3b, r0	; 59
    1ee6:	0f 90       	pop	r0
    1ee8:	0f be       	out	0x3f, r0	; 63
    1eea:	0f 90       	pop	r0
    1eec:	1f 90       	pop	r1
    1eee:	18 95       	reti

00001ef0 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1ef0:	1f 92       	push	r1
    1ef2:	0f 92       	push	r0
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	0f 92       	push	r0
    1ef8:	0b b6       	in	r0, 0x3b	; 59
    1efa:	0f 92       	push	r0
    1efc:	11 24       	eor	r1, r1
    1efe:	2f 93       	push	r18
    1f00:	3f 93       	push	r19
    1f02:	4f 93       	push	r20
    1f04:	5f 93       	push	r21
    1f06:	6f 93       	push	r22
    1f08:	7f 93       	push	r23
    1f0a:	8f 93       	push	r24
    1f0c:	9f 93       	push	r25
    1f0e:	af 93       	push	r26
    1f10:	bf 93       	push	r27
    1f12:	ef 93       	push	r30
    1f14:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    1f16:	ea e9       	ldi	r30, 0x9A	; 154
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	80 81       	ld	r24, Z
    1f1c:	91 81       	ldd	r25, Z+1	; 0x01
    1f1e:	84 58       	subi	r24, 0x84	; 132
    1f20:	9d 46       	sbci	r25, 0x6D	; 109
    1f22:	91 83       	std	Z+1, r25	; 0x01
    1f24:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1f26:	85 e0       	ldi	r24, 0x05	; 5
    1f28:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	return;
}
    1f2c:	ff 91       	pop	r31
    1f2e:	ef 91       	pop	r30
    1f30:	bf 91       	pop	r27
    1f32:	af 91       	pop	r26
    1f34:	9f 91       	pop	r25
    1f36:	8f 91       	pop	r24
    1f38:	7f 91       	pop	r23
    1f3a:	6f 91       	pop	r22
    1f3c:	5f 91       	pop	r21
    1f3e:	4f 91       	pop	r20
    1f40:	3f 91       	pop	r19
    1f42:	2f 91       	pop	r18
    1f44:	0f 90       	pop	r0
    1f46:	0b be       	out	0x3b, r0	; 59
    1f48:	0f 90       	pop	r0
    1f4a:	0f be       	out	0x3f, r0	; 63
    1f4c:	0f 90       	pop	r0
    1f4e:	1f 90       	pop	r1
    1f50:	18 95       	reti

00001f52 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1f52:	1f 92       	push	r1
    1f54:	0f 92       	push	r0
    1f56:	0f b6       	in	r0, 0x3f	; 63
    1f58:	0f 92       	push	r0
    1f5a:	0b b6       	in	r0, 0x3b	; 59
    1f5c:	0f 92       	push	r0
    1f5e:	11 24       	eor	r1, r1
    1f60:	2f 93       	push	r18
    1f62:	3f 93       	push	r19
    1f64:	4f 93       	push	r20
    1f66:	5f 93       	push	r21
    1f68:	6f 93       	push	r22
    1f6a:	7f 93       	push	r23
    1f6c:	8f 93       	push	r24
    1f6e:	9f 93       	push	r25
    1f70:	af 93       	push	r26
    1f72:	bf 93       	push	r27
    1f74:	ef 93       	push	r30
    1f76:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    1f78:	ec e9       	ldi	r30, 0x9C	; 156
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	80 81       	ld	r24, Z
    1f7e:	91 81       	ldd	r25, Z+1	; 0x01
    1f80:	80 5e       	subi	r24, 0xE0	; 224
    1f82:	98 44       	sbci	r25, 0x48	; 72
    1f84:	91 83       	std	Z+1, r25	; 0x01
    1f86:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1f88:	86 e0       	ldi	r24, 0x06	; 6
    1f8a:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EventAddEvent>
	return;
}
    1f8e:	ff 91       	pop	r31
    1f90:	ef 91       	pop	r30
    1f92:	bf 91       	pop	r27
    1f94:	af 91       	pop	r26
    1f96:	9f 91       	pop	r25
    1f98:	8f 91       	pop	r24
    1f9a:	7f 91       	pop	r23
    1f9c:	6f 91       	pop	r22
    1f9e:	5f 91       	pop	r21
    1fa0:	4f 91       	pop	r20
    1fa2:	3f 91       	pop	r19
    1fa4:	2f 91       	pop	r18
    1fa6:	0f 90       	pop	r0
    1fa8:	0b be       	out	0x3b, r0	; 59
    1faa:	0f 90       	pop	r0
    1fac:	0f be       	out	0x3f, r0	; 63
    1fae:	0f 90       	pop	r0
    1fb0:	1f 90       	pop	r1
    1fb2:	18 95       	reti

00001fb4 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1fb4:	1f 92       	push	r1
    1fb6:	0f 92       	push	r0
    1fb8:	0f b6       	in	r0, 0x3f	; 63
    1fba:	0f 92       	push	r0
    1fbc:	11 24       	eor	r1, r1
    1fbe:	0f 90       	pop	r0
    1fc0:	0f be       	out	0x3f, r0	; 63
    1fc2:	0f 90       	pop	r0
    1fc4:	1f 90       	pop	r1
    1fc6:	18 95       	reti

00001fc8 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1fc8:	1f 92       	push	r1
    1fca:	0f 92       	push	r0
    1fcc:	0f b6       	in	r0, 0x3f	; 63
    1fce:	0f 92       	push	r0
    1fd0:	11 24       	eor	r1, r1
    1fd2:	0f 90       	pop	r0
    1fd4:	0f be       	out	0x3f, r0	; 63
    1fd6:	0f 90       	pop	r0
    1fd8:	1f 90       	pop	r1
    1fda:	18 95       	reti

00001fdc <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1fdc:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    1fe0:	60 93 6f 00 	sts	0x006F, r22
}
    1fe4:	08 95       	ret

00001fe6 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1fe6:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow<<TOIE3);
    1fea:	60 93 71 00 	sts	0x0071, r22
}
    1fee:	08 95       	ret

00001ff0 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1ff0:	80 91 84 00 	lds	r24, 0x0084
    1ff4:	90 91 85 00 	lds	r25, 0x0085
    1ff8:	84 5b       	subi	r24, 0xB4	; 180
    1ffa:	92 4e       	sbci	r25, 0xE2	; 226
    1ffc:	90 93 89 00 	sts	0x0089, r25
    2000:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2004:	ef e6       	ldi	r30, 0x6F	; 111
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	82 60       	ori	r24, 0x02	; 2
    200c:	80 83       	st	Z, r24
}
    200e:	08 95       	ret

00002010 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2010:	80 91 84 00 	lds	r24, 0x0084
    2014:	90 91 85 00 	lds	r25, 0x0085
    2018:	88 56       	subi	r24, 0x68	; 104
    201a:	95 4c       	sbci	r25, 0xC5	; 197
    201c:	90 93 8b 00 	sts	0x008B, r25
    2020:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    2024:	ef e6       	ldi	r30, 0x6F	; 111
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	80 81       	ld	r24, Z
    202a:	84 60       	ori	r24, 0x04	; 4
    202c:	80 83       	st	Z, r24
}
    202e:	08 95       	ret

00002030 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2030:	80 91 84 00 	lds	r24, 0x0084
    2034:	90 91 85 00 	lds	r25, 0x0085
    2038:	80 5d       	subi	r24, 0xD0	; 208
    203a:	9a 48       	sbci	r25, 0x8A	; 138
    203c:	90 93 8d 00 	sts	0x008D, r25
    2040:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    2044:	ef e6       	ldi	r30, 0x6F	; 111
    2046:	f0 e0       	ldi	r31, 0x00	; 0
    2048:	80 81       	ld	r24, Z
    204a:	88 60       	ori	r24, 0x08	; 8
    204c:	80 83       	st	Z, r24
}
    204e:	08 95       	ret

00002050 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2050:	80 91 94 00 	lds	r24, 0x0094
    2054:	90 91 95 00 	lds	r25, 0x0095
    2058:	82 5c       	subi	r24, 0xC2	; 194
    205a:	96 4b       	sbci	r25, 0xB6	; 182
    205c:	90 93 99 00 	sts	0x0099, r25
    2060:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    2064:	e1 e7       	ldi	r30, 0x71	; 113
    2066:	f0 e0       	ldi	r31, 0x00	; 0
    2068:	80 81       	ld	r24, Z
    206a:	82 60       	ori	r24, 0x02	; 2
    206c:	80 83       	st	Z, r24
}
    206e:	08 95       	ret

00002070 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    2070:	80 91 94 00 	lds	r24, 0x0094
    2074:	90 91 95 00 	lds	r25, 0x0095
    2078:	84 58       	subi	r24, 0x84	; 132
    207a:	9d 46       	sbci	r25, 0x6D	; 109
    207c:	90 93 9b 00 	sts	0x009B, r25
    2080:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    2084:	e1 e7       	ldi	r30, 0x71	; 113
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	80 81       	ld	r24, Z
    208a:	84 60       	ori	r24, 0x04	; 4
    208c:	80 83       	st	Z, r24
}
    208e:	08 95       	ret

00002090 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    2090:	80 91 94 00 	lds	r24, 0x0094
    2094:	90 91 95 00 	lds	r25, 0x0095
    2098:	80 5e       	subi	r24, 0xE0	; 224
    209a:	98 44       	sbci	r25, 0x48	; 72
    209c:	90 93 9d 00 	sts	0x009D, r25
    20a0:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    20a4:	e1 e7       	ldi	r30, 0x71	; 113
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	88 60       	ori	r24, 0x08	; 8
    20ac:	80 83       	st	Z, r24
}
    20ae:	08 95       	ret

000020b0 <PWM_init>:

void PWM_init(void){
	pwmVal=0xFF;
    20b0:	8f ef       	ldi	r24, 0xFF	; 255
    20b2:	90 e0       	ldi	r25, 0x00	; 0
    20b4:	90 93 67 01 	sts	0x0167, r25
    20b8:	80 93 66 01 	sts	0x0166, r24
	OCR0A=0xFF;
    20bc:	8f ef       	ldi	r24, 0xFF	; 255
    20be:	87 bd       	out	0x27, r24	; 39
	TCCR0A=0b01111010;
    20c0:	8a e7       	ldi	r24, 0x7A	; 122
    20c2:	84 bd       	out	0x24, r24	; 36
	TIMSK0|=(0<<OCIE0A)|(1<<TOIE0);
    20c4:	ee e6       	ldi	r30, 0x6E	; 110
    20c6:	f0 e0       	ldi	r31, 0x00	; 0
    20c8:	80 81       	ld	r24, Z
    20ca:	81 60       	ori	r24, 0x01	; 1
    20cc:	80 83       	st	Z, r24
}
    20ce:	08 95       	ret

000020d0 <TIMER_SetPWMVal>:

void TIMER_SetPWMVal(U8 pwm){
	delta=((S16)pwm-pwmVal);
    20d0:	68 2f       	mov	r22, r24
    20d2:	70 e0       	ldi	r23, 0x00	; 0
    20d4:	40 91 66 01 	lds	r20, 0x0166
    20d8:	50 91 67 01 	lds	r21, 0x0167
    20dc:	cb 01       	movw	r24, r22
    20de:	84 1b       	sub	r24, r20
    20e0:	95 0b       	sbc	r25, r21
	pwmVal=pwmVal+delta/4;
    20e2:	9c 01       	movw	r18, r24
    20e4:	12 f4       	brpl	.+4      	; 0x20ea <TIMER_SetPWMVal+0x1a>
    20e6:	2d 5f       	subi	r18, 0xFD	; 253
    20e8:	3f 4f       	sbci	r19, 0xFF	; 255
    20ea:	35 95       	asr	r19
    20ec:	27 95       	ror	r18
    20ee:	35 95       	asr	r19
    20f0:	27 95       	ror	r18
    20f2:	24 0f       	add	r18, r20
    20f4:	35 1f       	adc	r19, r21
    20f6:	30 93 67 01 	sts	0x0167, r19
    20fa:	20 93 66 01 	sts	0x0166, r18
	delta=(S16)pwm+delta/2;
    20fe:	9c 01       	movw	r18, r24
    2100:	99 23       	and	r25, r25
    2102:	14 f4       	brge	.+4      	; 0x2108 <TIMER_SetPWMVal+0x38>
    2104:	2f 5f       	subi	r18, 0xFF	; 255
    2106:	3f 4f       	sbci	r19, 0xFF	; 255
    2108:	35 95       	asr	r19
    210a:	27 95       	ror	r18
    210c:	62 0f       	add	r22, r18
    210e:	73 1f       	adc	r23, r19
    2110:	70 93 69 01 	sts	0x0169, r23
    2114:	60 93 68 01 	sts	0x0168, r22
	if(delta>255){
    2118:	6f 3f       	cpi	r22, 0xFF	; 255
    211a:	71 05       	cpc	r23, r1
    211c:	21 f0       	breq	.+8      	; 0x2126 <TIMER_SetPWMVal+0x56>
    211e:	1c f0       	brlt	.+6      	; 0x2126 <TIMER_SetPWMVal+0x56>
		OCR0A=255;
    2120:	8f ef       	ldi	r24, 0xFF	; 255
    2122:	87 bd       	out	0x27, r24	; 39
    2124:	08 95       	ret
	}else if(delta<0){
    2126:	77 23       	and	r23, r23
    2128:	14 f4       	brge	.+4      	; 0x212e <TIMER_SetPWMVal+0x5e>
		OCR0A=0;
    212a:	17 bc       	out	0x27, r1	; 39
    212c:	08 95       	ret
	}else{
		OCR0A=delta;
    212e:	67 bd       	out	0x27, r22	; 39
    2130:	08 95       	ret

00002132 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    2132:	2b e0       	ldi	r18, 0x0B	; 11
    2134:	88 e1       	ldi	r24, 0x18	; 24
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	0f b6       	in	r0, 0x3f	; 63
    213a:	f8 94       	cli
    213c:	a8 95       	wdr
    213e:	80 93 60 00 	sts	0x0060, r24
    2142:	0f be       	out	0x3f, r0	; 63
    2144:	20 93 60 00 	sts	0x0060, r18
}
    2148:	08 95       	ret

0000214a <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    214a:	04 b6       	in	r0, 0x34	; 52
    214c:	03 fe       	sbrs	r0, 3
    214e:	06 c0       	rjmp	.+12     	; 0x215c <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2150:	84 b7       	in	r24, 0x34	; 52
    2152:	87 7f       	andi	r24, 0xF7	; 247
    2154:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2156:	80 e1       	ldi	r24, 0x10	; 16
    2158:	0e 94 91 0c 	call	0x1922	; 0x1922 <AddError>
	}
}
    215c:	08 95       	ret

0000215e <__divmodhi4>:
    215e:	97 fb       	bst	r25, 7
    2160:	09 2e       	mov	r0, r25
    2162:	07 26       	eor	r0, r23
    2164:	0a d0       	rcall	.+20     	; 0x217a <__divmodhi4_neg1>
    2166:	77 fd       	sbrc	r23, 7
    2168:	04 d0       	rcall	.+8      	; 0x2172 <__divmodhi4_neg2>
    216a:	0c d0       	rcall	.+24     	; 0x2184 <__udivmodhi4>
    216c:	06 d0       	rcall	.+12     	; 0x217a <__divmodhi4_neg1>
    216e:	00 20       	and	r0, r0
    2170:	1a f4       	brpl	.+6      	; 0x2178 <__divmodhi4_exit>

00002172 <__divmodhi4_neg2>:
    2172:	70 95       	com	r23
    2174:	61 95       	neg	r22
    2176:	7f 4f       	sbci	r23, 0xFF	; 255

00002178 <__divmodhi4_exit>:
    2178:	08 95       	ret

0000217a <__divmodhi4_neg1>:
    217a:	f6 f7       	brtc	.-4      	; 0x2178 <__divmodhi4_exit>
    217c:	90 95       	com	r25
    217e:	81 95       	neg	r24
    2180:	9f 4f       	sbci	r25, 0xFF	; 255
    2182:	08 95       	ret

00002184 <__udivmodhi4>:
    2184:	aa 1b       	sub	r26, r26
    2186:	bb 1b       	sub	r27, r27
    2188:	51 e1       	ldi	r21, 0x11	; 17
    218a:	07 c0       	rjmp	.+14     	; 0x219a <__udivmodhi4_ep>

0000218c <__udivmodhi4_loop>:
    218c:	aa 1f       	adc	r26, r26
    218e:	bb 1f       	adc	r27, r27
    2190:	a6 17       	cp	r26, r22
    2192:	b7 07       	cpc	r27, r23
    2194:	10 f0       	brcs	.+4      	; 0x219a <__udivmodhi4_ep>
    2196:	a6 1b       	sub	r26, r22
    2198:	b7 0b       	sbc	r27, r23

0000219a <__udivmodhi4_ep>:
    219a:	88 1f       	adc	r24, r24
    219c:	99 1f       	adc	r25, r25
    219e:	5a 95       	dec	r21
    21a0:	a9 f7       	brne	.-22     	; 0x218c <__udivmodhi4_loop>
    21a2:	80 95       	com	r24
    21a4:	90 95       	com	r25
    21a6:	bc 01       	movw	r22, r24
    21a8:	cd 01       	movw	r24, r26
    21aa:	08 95       	ret

000021ac <_exit>:
    21ac:	f8 94       	cli

000021ae <__stop_program>:
    21ae:	ff cf       	rjmp	.-2      	; 0x21ae <__stop_program>
