-- VHDL for IBM SMS ALD page 13.13.10.1
-- Title: 1401 OP DECODE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/24/2020 2:18:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_13_10_1_1401_OP_DECODE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_I_RING_OP_TIME:	 in STD_LOGIC;
		MS_I_RING_4_TIME:	 in STD_LOGIC;
		MS_I_RING_11_TIME:	 in STD_LOGIC;
		PS_OP_REG_1401_NOT_C_BIT:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B:	 in STD_LOGIC;
		PS_OP_REG_1401_C_BIT:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_8_B:	 in STD_LOGIC;
		MS_1401_COND_TEST_OP_CODE:	 out STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE:	 out STD_LOGIC;
		MS_1401_CHAR_TEST_OP_CODE:	 out STD_LOGIC;
		MS_1401_B_OP_CODE:	 out STD_LOGIC;
		PS_1401_POUND_SIGN_OP_CODE:	 out STD_LOGIC;
		MS_1401_POUND_SIGN_OP_CODE:	 out STD_LOGIC;
		MS_1401_STORE_A_AR_OP_CODE:	 out STD_LOGIC;
		PS_1401_STORE_A_AR_OP_CODE:	 out STD_LOGIC;
		MS_1401_STORE_B_AR_OP_CODE:	 out STD_LOGIC);
end ALD_13_13_10_1_1401_OP_DECODE_ACC;

architecture behavioral of ALD_13_13_10_1_1401_OP_DECODE_ACC is 

	signal OUT_5A_E: STD_LOGIC;
	signal OUT_5A_E_Latch: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_4A_C_Latch: STD_LOGIC;
	signal OUT_3A_K: STD_LOGIC;
	signal OUT_2A_L: STD_LOGIC;
	signal OUT_2B_B: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_K: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_1E_B: STD_LOGIC;
	signal OUT_4F_R: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_4G_B: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_5A_E_Latch <= NOT(OUT_4A_C AND MS_I_RING_11_TIME AND MS_I_RING_OP_TIME );
	OUT_4A_C_Latch <= NOT(OUT_5A_E AND MS_I_RING_4_TIME );
	OUT_3A_K <= NOT(OUT_4A_C AND OUT_4C_K );
	OUT_2A_L <= OUT_3A_K;
	OUT_2B_B <= NOT OUT_3A_K;
	OUT_5C_C <= NOT(PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B AND PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B AND PS_OP_REG_1401_NOT_C_BIT );
	OUT_4C_K <= NOT(OUT_5C_C );
	OUT_3C_P <= NOT(OUT_5A_E AND OUT_4C_K );
	OUT_4D_NoPin <= NOT(PS_OP_REG_1401_NOT_C_BIT AND PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B AND PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B );
	OUT_2D_R <= NOT OUT_4D_NoPin;
	OUT_4E_F <= NOT PS_OP_REG_1401_C_BIT;
	OUT_1E_B <= NOT OUT_2D_R;
	OUT_4F_R <= NOT PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B;
	OUT_2F_C <= NOT OUT_DOT_4F;
	OUT_4G_B <= NOT PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B;
	OUT_4H_E <= NOT(PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B AND PS_OP_DCDR_B_DOT_A_DOT_8_B AND PS_OP_REG_1401_NOT_C_BIT );
	OUT_DOT_4F <= OUT_4E_F OR OUT_4F_R OR OUT_4G_B;

	MS_1401_COND_TEST_OP_CODE <= OUT_2A_L;
	PS_1401_COND_TEST_OP_CODE <= OUT_2B_B;
	MS_1401_B_OP_CODE <= OUT_5C_C;
	MS_1401_CHAR_TEST_OP_CODE <= OUT_3C_P;
	PS_1401_POUND_SIGN_OP_CODE <= OUT_2D_R;
	MS_1401_POUND_SIGN_OP_CODE <= OUT_1E_B;
	PS_1401_STORE_A_AR_OP_CODE <= OUT_2F_C;
	MS_1401_STORE_B_AR_OP_CODE <= OUT_4H_E;
	MS_1401_STORE_A_AR_OP_CODE <= OUT_DOT_4F;

	Latch_5A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5A_E_Latch,
		Q => OUT_5A_E,
		QBar => OPEN );

	Latch_4A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4A_C_Latch,
		Q => OUT_4A_C,
		QBar => OPEN );


end;
