// Seed: 2666379764
module module_0 (
    output wor   id_0,
    output wor   id_1,
    output wand  id_2,
    input  tri1  id_3,
    input  wire  id_4,
    input  uwire id_5,
    output wand  id_6,
    output wire  id_7
);
  wire id_9;
  wire id_10;
  always force id_0 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri id_2,
    output logic id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri1 id_6
);
  wire id_8;
  wor  id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_5, id_5, id_9, id_9
  );
  always @(id_9 or posedge id_0) id_3 <= #id_8 1'b0;
endmodule
