Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Students/Downloads/EE17B062/LAB_2/dmem_tb_isim_beh.exe -prj C:/Users/Students/Downloads/EE17B062/LAB_2/dmem_tb_beh.prj work.dmem_tb work.glbl 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Students/Downloads/EE17B062/LAB_2/DMEM.v\" into library work
Analyzing Verilog file \"C:/Users/Students/Downloads/EE17B062/LAB_2/DMEM_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Students/Downloads/EE17B062/LAB_2/DMEM_tb.v" Line 19: Size mismatch in connection of port <we>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module DMEM
Compiling module dmem_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Students/Downloads/EE17B062/LAB_2/dmem_tb_isim_beh.exe
Fuse Memory Usage: 16648 KB
Fuse CPU Usage: 61 ms
