[13:40:12.913] <TB1>     INFO: *** Welcome to pxar ***
[13:40:12.914] <TB1>     INFO: *** Today: 2016/04/29
[13:40:12.922] <TB1>     INFO: *** Version: b2a7-dirty
[13:40:12.922] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:12.922] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:12.923] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//defaultMaskFile.dat
[13:40:12.923] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C15.dat
[13:40:12.000] <TB1>     INFO:         clk: 4
[13:40:12.000] <TB1>     INFO:         ctr: 4
[13:40:12.000] <TB1>     INFO:         sda: 19
[13:40:12.000] <TB1>     INFO:         tin: 9
[13:40:12.000] <TB1>     INFO:         level: 15
[13:40:12.000] <TB1>     INFO:         triggerdelay: 0
[13:40:12.000] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:40:12.000] <TB1>     INFO: Log level: DEBUG
[13:40:13.010] <TB1>     INFO: Found DTB DTB_WRECOM
[13:40:13.019] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:40:13.022] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:40:13.024] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:40:14.585] <TB1>     INFO: DUT info: 
[13:40:14.585] <TB1>     INFO: The DUT currently contains the following objects:
[13:40:14.585] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:40:14.585] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:40:14.585] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:40:14.585] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:40:14.585] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:14.585] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:40:14.586] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:14.587] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:14.596] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31322112
[13:40:14.596] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1d1af90
[13:40:14.596] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1c91770
[13:40:14.596] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8671d94010
[13:40:14.596] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8677fff510
[13:40:14.596] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31387648 fPxarMemory = 0x7f8671d94010
[13:40:14.597] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[13:40:14.598] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 474.3mA
[13:40:14.598] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:40:14.598] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:40:14.999] <TB1>     INFO: enter 'restricted' command line mode
[13:40:14.999] <TB1>     INFO: enter test to run
[13:40:14.000] <TB1>     INFO:   test: FPIXTest no parameter change
[13:40:14.000] <TB1>     INFO:   running: fpixtest
[13:40:14.000] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:40:14.003] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:40:14.003] <TB1>     INFO: ######################################################################
[13:40:14.003] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:40:14.003] <TB1>     INFO: ######################################################################
[13:40:15.006] <TB1>     INFO: ######################################################################
[13:40:15.006] <TB1>     INFO: PixTestPretest::doTest()
[13:40:15.006] <TB1>     INFO: ######################################################################
[13:40:15.010] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:15.010] <TB1>     INFO:    PixTestPretest::programROC() 
[13:40:15.010] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:33.027] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:40:33.027] <TB1>     INFO: IA differences per ROC:  19.3 19.3 20.1 16.9 17.7 17.7 18.5 18.5 18.5 18.5 20.1 19.3 20.1 20.1 20.1 18.5
[13:40:33.096] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:33.096] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:40:33.096] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:33.198] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:40:33.304] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[13:40:33.411] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 25.4188 mA
[13:40:33.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  77 Ia 23.0188 mA
[13:40:33.612] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 25.4188 mA
[13:40:33.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  76 Ia 23.0188 mA
[13:40:33.814] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  82 Ia 24.6187 mA
[13:40:33.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  79 Ia 23.8187 mA
[13:40:34.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 23.8187 mA
[13:40:34.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  81 Ia 24.6187 mA
[13:40:34.216] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  78 Ia 23.8187 mA
[13:40:34.317] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  79 Ia 23.8187 mA
[13:40:34.419] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.6187 mA
[13:40:34.520] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[13:40:34.620] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[13:40:34.721] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[13:40:34.822] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[13:40:34.924] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[13:40:35.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[13:40:35.126] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 24.6187 mA
[13:40:35.227] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[13:40:35.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 23.8187 mA
[13:40:35.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  79 Ia 23.8187 mA
[13:40:35.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 24.6187 mA
[13:40:35.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[13:40:35.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.6187 mA
[13:40:35.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  75 Ia 23.8187 mA
[13:40:35.933] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[13:40:36.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 24.6187 mA
[13:40:36.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  74 Ia 23.8187 mA
[13:40:36.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  75 Ia 24.6187 mA
[13:40:36.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  72 Ia 23.8187 mA
[13:40:36.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  73 Ia 23.8187 mA
[13:40:36.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  74 Ia 23.8187 mA
[13:40:36.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 24.6187 mA
[13:40:36.739] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  72 Ia 23.8187 mA
[13:40:36.840] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  73 Ia 23.8187 mA
[13:40:36.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[13:40:37.042] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[13:40:37.143] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  86 Ia 23.8187 mA
[13:40:37.244] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  87 Ia 23.8187 mA
[13:40:37.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  88 Ia 23.8187 mA
[13:40:37.445] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  89 Ia 23.8187 mA
[13:40:37.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  90 Ia 24.6187 mA
[13:40:37.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  87 Ia 23.8187 mA
[13:40:37.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  88 Ia 23.8187 mA
[13:40:37.853] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  89 Ia 23.8187 mA
[13:40:37.953] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  90 Ia 24.6187 mA
[13:40:38.054] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  87 Ia 23.8187 mA
[13:40:38.156] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[13:40:38.257] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[13:40:38.358] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[13:40:38.459] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 23.8187 mA
[13:40:38.559] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 24.6187 mA
[13:40:38.660] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[13:40:38.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[13:40:38.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 23.8187 mA
[13:40:38.962] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 24.6187 mA
[13:40:39.063] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 23.8187 mA
[13:40:39.164] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 23.8187 mA
[13:40:39.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  82 Ia 23.8187 mA
[13:40:39.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.2188 mA
[13:40:39.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.6187 mA
[13:40:39.568] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  86 Ia 24.6187 mA
[13:40:39.669] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 23.8187 mA
[13:40:39.769] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  84 Ia 23.8187 mA
[13:40:39.870] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 24.6187 mA
[13:40:39.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  82 Ia 23.8187 mA
[13:40:40.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  83 Ia 23.8187 mA
[13:40:40.180] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 23.8187 mA
[13:40:40.281] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 24.6187 mA
[13:40:40.382] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  82 Ia 23.8187 mA
[13:40:40.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  83 Ia 23.8187 mA
[13:40:40.584] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[13:40:40.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[13:40:40.786] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[13:40:40.886] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.8187 mA
[13:40:40.987] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 24.6187 mA
[13:40:41.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 23.8187 mA
[13:40:41.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  81 Ia 23.8187 mA
[13:40:41.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  82 Ia 23.8187 mA
[13:40:41.391] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  83 Ia 24.6187 mA
[13:40:41.492] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 23.8187 mA
[13:40:41.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 23.8187 mA
[13:40:41.693] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  82 Ia 23.8187 mA
[13:40:41.795] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[13:40:41.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[13:40:41.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[13:40:42.097] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[13:40:42.198] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.6187 mA
[13:40:42.299] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 23.8187 mA
[13:40:42.399] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[13:40:42.500] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[13:40:42.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.6187 mA
[13:40:42.702] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  80 Ia 23.8187 mA
[13:40:42.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 24.6187 mA
[13:40:42.903] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  78 Ia 23.0188 mA
[13:40:42.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[13:40:43.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[13:40:43.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[13:40:43.307] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[13:40:43.407] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 24.6187 mA
[13:40:43.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[13:40:43.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[13:40:43.710] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[13:40:43.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  83 Ia 24.6187 mA
[13:40:43.911] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 23.8187 mA
[13:40:44.012] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 23.8187 mA
[13:40:44.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 24.6187 mA
[13:40:44.218] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:40:44.319] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:40:44.420] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.8187 mA
[13:40:44.521] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 24.6187 mA
[13:40:44.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:40:44.723] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:40:44.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 23.8187 mA
[13:40:44.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 24.6187 mA
[13:40:45.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:40:45.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[13:40:45.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  80 Ia 23.8187 mA
[13:40:45.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  81 Ia 24.6187 mA
[13:40:45.431] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.4188 mA
[13:40:45.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  71 Ia 23.8187 mA
[13:40:45.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  72 Ia 23.8187 mA
[13:40:45.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  73 Ia 23.8187 mA
[13:40:45.834] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  74 Ia 24.6187 mA
[13:40:45.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  71 Ia 23.8187 mA
[13:40:46.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  72 Ia 23.8187 mA
[13:40:46.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  73 Ia 23.8187 mA
[13:40:46.237] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  74 Ia 23.8187 mA
[13:40:46.338] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  75 Ia 23.8187 mA
[13:40:46.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  76 Ia 23.8187 mA
[13:40:46.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 24.6187 mA
[13:40:46.640] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[13:40:46.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[13:40:46.843] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[13:40:46.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[13:40:47.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[13:40:47.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[13:40:47.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[13:40:47.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[13:40:47.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[13:40:47.549] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  79 Ia 23.8187 mA
[13:40:47.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  80 Ia 24.6187 mA
[13:40:47.755] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[13:40:47.857] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[13:40:47.959] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 24.6187 mA
[13:40:48.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  72 Ia 23.8187 mA
[13:40:48.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  73 Ia 23.8187 mA
[13:40:48.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  74 Ia 23.8187 mA
[13:40:48.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  75 Ia 23.8187 mA
[13:40:48.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[13:40:48.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 24.6187 mA
[13:40:48.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  74 Ia 23.8187 mA
[13:40:48.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  75 Ia 23.8187 mA
[13:40:48.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 24.6187 mA
[13:40:48.967] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  73 Ia 23.8187 mA
[13:40:49.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6187 mA
[13:40:49.170] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.8187 mA
[13:40:49.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[13:40:49.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[13:40:49.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 24.6187 mA
[13:40:49.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  75 Ia 23.8187 mA
[13:40:49.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[13:40:49.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 24.6187 mA
[13:40:49.874] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  74 Ia 23.8187 mA
[13:40:49.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[13:40:50.075] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[13:40:50.176] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 24.6187 mA
[13:40:50.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[13:40:50.378] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[13:40:50.479] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[13:40:50.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 24.6187 mA
[13:40:50.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  74 Ia 23.8187 mA
[13:40:50.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[13:40:50.882] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[13:40:50.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 24.6187 mA
[13:40:51.083] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[13:40:51.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[13:40:51.285] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[13:40:51.386] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 24.6187 mA
[13:40:51.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[13:40:51.588] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[13:40:51.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[13:40:51.789] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 23.8187 mA
[13:40:51.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.6187 mA
[13:40:51.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 23.8187 mA
[13:40:52.096] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  81 Ia 23.8187 mA
[13:40:52.197] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  82 Ia 24.6187 mA
[13:40:52.297] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  79 Ia 23.0188 mA
[13:40:52.398] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.6187 mA
[13:40:52.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  82 Ia 24.6187 mA
[13:40:52.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  79 Ia 23.8187 mA
[13:40:52.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:40:52.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  77
[13:40:52.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  73
[13:40:52.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  87
[13:40:52.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[13:40:52.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  83
[13:40:52.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[13:40:52.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[13:40:52.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[13:40:52.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[13:40:52.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[13:40:52.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[13:40:52.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  73
[13:40:52.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[13:40:52.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[13:40:52.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[13:40:54.466] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:40:54.467] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  19.3  19.3  20.1  18.5  19.3  20.1  20.1  19.3  19.3  20.1  20.1  19.3
[13:40:54.506] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:54.506] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:40:54.506] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:54.642] <TB1>     INFO: Expecting 231680 events.
[13:41:02.834] <TB1>     INFO: 231680 events read in total (7473ms).
[13:41:02.989] <TB1>     INFO: Test took 8480ms.
[13:41:03.190] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:41:03.194] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 84 and Delta(CalDel) = 68
[13:41:03.198] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 77 and Delta(CalDel) = 62
[13:41:03.201] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 56
[13:41:03.205] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:41:03.208] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:41:03.212] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 68 and Delta(CalDel) = 64
[13:41:03.216] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:41:03.220] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:41:03.223] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:41:03.227] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:41:03.231] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 69 and Delta(CalDel) = 63
[13:41:03.235] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 64
[13:41:03.239] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 65
[13:41:03.243] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 55
[13:41:03.247] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 62 and Delta(CalDel) = 68
[13:41:03.298] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:41:03.335] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:03.335] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:41:03.335] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:03.472] <TB1>     INFO: Expecting 231680 events.
[13:41:11.625] <TB1>     INFO: 231680 events read in total (7438ms).
[13:41:11.630] <TB1>     INFO: Test took 8291ms.
[13:41:11.658] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:41:11.971] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 33.5
[13:41:11.975] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:41:11.979] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29
[13:41:11.982] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 29.5
[13:41:11.986] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:41:11.990] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:41:11.993] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 31
[13:41:11.997] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29.5
[13:41:11.001] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:41:12.005] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 29
[13:41:12.009] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30.5
[13:41:12.012] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[13:41:12.017] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 32.5
[13:41:12.021] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 27.5
[13:41:12.025] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 170 +/- 34
[13:41:12.067] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:41:12.067] <TB1>     INFO: CalDel:      138   159   138   115   117   143   143   135   116   132   121   123   148   140   115   170
[13:41:12.067] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:41:12.072] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat
[13:41:12.072] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C1.dat
[13:41:12.072] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C2.dat
[13:41:12.072] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C3.dat
[13:41:12.072] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C4.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C5.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C6.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C7.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C8.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C9.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C10.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C11.dat
[13:41:12.073] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C12.dat
[13:41:12.074] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C13.dat
[13:41:12.074] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C14.dat
[13:41:12.074] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:41:12.074] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:12.074] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:12.074] <TB1>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:41:12.074] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:41:12.161] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:41:12.161] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:41:12.162] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:41:12.162] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:41:12.164] <TB1>     INFO: ######################################################################
[13:41:12.164] <TB1>     INFO: PixTestTiming::doTest()
[13:41:12.164] <TB1>     INFO: ######################################################################
[13:41:12.164] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:12.164] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:41:12.164] <TB1>     INFO:    ----------------------------------------------------------------------
[13:41:12.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:41:14.060] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:41:16.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:41:18.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:41:20.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:41:23.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:41:25.462] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:41:27.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:41:30.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:41:32.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:41:34.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:41:36.836] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:41:39.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:41:41.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:41:43.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:41:45.931] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:41:48.205] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:41:49.724] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:41:51.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:41:52.765] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:41:54.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:41:55.805] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:41:57.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:41:58.846] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:42:00.367] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:42:01.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:42:04.911] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:42:07.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:42:10.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:42:13.982] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:42:17.006] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:42:20.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:42:23.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:42:24.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:42:26.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:42:27.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:42:29.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:42:30.656] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:42:32.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:42:33.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:42:35.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:42:37.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:42:39.764] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:42:42.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:42:44.310] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:42:46.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:42:48.856] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:42:51.129] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:42:53.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:42:55.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:42:57.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:43:00.224] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:43:02.496] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:43:04.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:43:07.045] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:43:09.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:43:11.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:43:13.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:43:16.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:43:18.410] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:43:20.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:43:22.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:43:25.230] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:43:27.503] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:43:29.777] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:43:32.051] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:43:34.324] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:43:36.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:43:38.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:43:41.146] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:43:43.419] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:43:45.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:43:47.968] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:43:50.241] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:43:52.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:43:54.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:43:57.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:43:59.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:01.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:03.881] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:06.154] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:09.940] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:11.460] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:12.980] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:14.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:16.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:17.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:19.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:44:20.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:44:22.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:44:27.379] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:44:32.474] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:44:37.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:44:43.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:44:48.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:44:54.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:44:59.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:45:01.346] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:45:02.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:45:04.387] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:45:05.906] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:45:07.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:45:08.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:45:10.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:45:11.989] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:45:14.261] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:16.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:18.808] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:21.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:23.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:25.629] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:27.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:30.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:32.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:34.722] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:36.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:39.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:41.542] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:43.816] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:45:46.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:45:48.362] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:45:50.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:45:52.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:45:55.182] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:45:57.455] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:45:59.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:46:02.005] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:46:04.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:46:06.937] <TB1>     INFO: TBM Phase Settings: 236
[13:46:06.937] <TB1>     INFO: 400MHz Phase: 3
[13:46:06.937] <TB1>     INFO: 160MHz Phase: 7
[13:46:06.937] <TB1>     INFO: Functional Phase Area: 5
[13:46:06.940] <TB1>     INFO: Test took 294776 ms.
[13:46:06.940] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:46:06.940] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:06.940] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:46:06.940] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:06.940] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:46:09.210] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:46:11.481] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:46:13.942] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:46:16.214] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:46:18.674] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:46:20.946] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:46:23.405] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:46:26.993] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:46:28.513] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:46:30.033] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:46:31.553] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:46:33.073] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:46:34.594] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:46:36.114] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:46:37.634] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:46:39.154] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:46:40.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:46:42.194] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:46:44.467] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:46:46.740] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:46:49.015] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:46:51.288] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:46:53.562] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:46:55.457] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:46:56.978] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:46:58.498] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:47:00.771] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:47:03.044] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:47:05.318] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:47:07.591] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:47:09.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:47:11.386] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:47:12.906] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:47:14.426] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:47:16.699] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:47:18.972] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:47:21.246] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:47:23.521] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:47:25.794] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:47:27.502] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:47:29.022] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:47:30.542] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:47:32.815] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:47:35.088] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:47:37.361] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:47:39.635] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:47:41.908] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:47:43.616] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:47:45.136] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:47:46.655] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:47:48.930] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:47:51.203] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:47:53.477] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:47:55.751] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:47:58.025] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:47:59.545] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:48:05.579] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:48:12.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:48:18.323] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:48:24.928] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:48:30.962] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:48:36.996] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:48:43.030] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:48:49.446] <TB1>     INFO: ROC Delay Settings: 228
[13:48:49.446] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:48:49.446] <TB1>     INFO: ROC Port 0 Delay: 4
[13:48:49.446] <TB1>     INFO: ROC Port 1 Delay: 4
[13:48:49.446] <TB1>     INFO: Functional ROC Area: 5
[13:48:49.450] <TB1>     INFO: Test took 162510 ms.
[13:48:49.450] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:48:49.450] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:49.450] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:48:49.450] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:50.590] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4709 470b 4709 4709 470b 4709 4709 4709 e062 c000 a101 8000 4709 4709 4709 4709 4709 470b 4709 4709 e062 c000 
[13:48:50.590] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 470b 4708 470b 470b 4708 470b 470b 470b e022 c000 a102 8040 470b 470b 470b 470b 470b 4709 4709 470b e022 c000 
[13:48:50.590] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4708 4708 4708 4708 4709 4708 4708 4708 e022 c000 a103 80b1 4709 4709 4709 4709 4709 4709 4709 4709 e022 c000 
[13:48:50.590] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:49:04.684] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:04.684] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:49:18.796] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:18.796] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:49:32.864] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:32.864] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:49:46.950] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:46.950] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:50:01.039] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:01.039] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:50:15.088] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:15.088] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:50:29.143] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:29.143] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:50:43.199] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:43.199] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:50:57.251] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:57.252] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:51:11.286] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:11.666] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:11.679] <TB1>     INFO: Decoding statistics:
[13:51:11.679] <TB1>     INFO:   General information:
[13:51:11.679] <TB1>     INFO: 	 16bit words read:         240000000
[13:51:11.679] <TB1>     INFO: 	 valid events total:       20000000
[13:51:11.680] <TB1>     INFO: 	 empty events:             20000000
[13:51:11.680] <TB1>     INFO: 	 valid events with pixels: 0
[13:51:11.680] <TB1>     INFO: 	 valid pixel hits:         0
[13:51:11.680] <TB1>     INFO:   Event errors: 	           0
[13:51:11.680] <TB1>     INFO: 	 start marker:             0
[13:51:11.680] <TB1>     INFO: 	 stop marker:              0
[13:51:11.680] <TB1>     INFO: 	 overflow:                 0
[13:51:11.680] <TB1>     INFO: 	 invalid 5bit words:       0
[13:51:11.680] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:51:11.680] <TB1>     INFO:   TBM errors: 		           0
[13:51:11.680] <TB1>     INFO: 	 flawed TBM headers:       0
[13:51:11.680] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:51:11.680] <TB1>     INFO: 	 event ID mismatches:      0
[13:51:11.680] <TB1>     INFO:   ROC errors: 		           0
[13:51:11.680] <TB1>     INFO: 	 missing ROC header(s):    0
[13:51:11.680] <TB1>     INFO: 	 misplaced readback start: 0
[13:51:11.680] <TB1>     INFO:   Pixel decoding errors:	   0
[13:51:11.680] <TB1>     INFO: 	 pixel data incomplete:    0
[13:51:11.680] <TB1>     INFO: 	 pixel address:            0
[13:51:11.680] <TB1>     INFO: 	 pulse height fill bit:    0
[13:51:11.680] <TB1>     INFO: 	 buffer corruption:        0
[13:51:11.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:11.680] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:51:11.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:11.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:11.680] <TB1>     INFO:    Read back bit status: 1
[13:51:11.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:11.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:11.680] <TB1>     INFO:    Timings are good!
[13:51:11.680] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:11.680] <TB1>     INFO: Test took 142230 ms.
[13:51:11.680] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:51:11.680] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:11.680] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:11.680] <TB1>     INFO: PixTestTiming::doTest took 599518 ms.
[13:51:11.680] <TB1>     INFO: PixTestTiming::doTest() done
[13:51:11.680] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:51:11.680] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:51:11.681] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:51:11.681] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:51:11.681] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:51:11.681] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:51:11.681] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:51:12.033] <TB1>     INFO: ######################################################################
[13:51:12.033] <TB1>     INFO: PixTestAlive::doTest()
[13:51:12.033] <TB1>     INFO: ######################################################################
[13:51:12.036] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:12.036] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:12.036] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:12.038] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:12.381] <TB1>     INFO: Expecting 41600 events.
[13:51:16.444] <TB1>     INFO: 41600 events read in total (3348ms).
[13:51:16.445] <TB1>     INFO: Test took 4407ms.
[13:51:16.453] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:16.453] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:51:16.453] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:51:16.830] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:51:16.830] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:16.830] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:16.833] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:16.833] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:16.833] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:16.834] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:17.177] <TB1>     INFO: Expecting 41600 events.
[13:51:20.125] <TB1>     INFO: 41600 events read in total (2233ms).
[13:51:20.125] <TB1>     INFO: Test took 3291ms.
[13:51:20.125] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:20.125] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:51:20.126] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:51:20.126] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:51:20.533] <TB1>     INFO: PixTestAlive::maskTest() done
[13:51:20.533] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:20.536] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:20.536] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:20.536] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:20.537] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:20.883] <TB1>     INFO: Expecting 41600 events.
[13:51:24.943] <TB1>     INFO: 41600 events read in total (3345ms).
[13:51:24.944] <TB1>     INFO: Test took 4406ms.
[13:51:24.951] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:24.951] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:51:24.951] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:51:25.328] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:51:25.328] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:25.328] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:51:25.328] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:51:25.336] <TB1>     INFO: ######################################################################
[13:51:25.336] <TB1>     INFO: PixTestTrim::doTest()
[13:51:25.336] <TB1>     INFO: ######################################################################
[13:51:25.339] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:25.339] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:51:25.339] <TB1>     INFO:    ----------------------------------------------------------------------
[13:51:25.416] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:51:25.416] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:51:25.429] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:25.429] <TB1>     INFO:     run 1 of 1
[13:51:25.429] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:25.774] <TB1>     INFO: Expecting 5025280 events.
[13:52:11.116] <TB1>     INFO: 1425152 events read in total (44627ms).
[13:52:55.299] <TB1>     INFO: 2826344 events read in total (88810ms).
[13:53:39.688] <TB1>     INFO: 4232592 events read in total (133199ms).
[13:54:05.037] <TB1>     INFO: 5025280 events read in total (158548ms).
[13:54:05.083] <TB1>     INFO: Test took 159654ms.
[13:54:05.144] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:05.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:06.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:07.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:09.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:10.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:11.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:13.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:14.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:15.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:17.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:18.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:19.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:21.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:22.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:23.881] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:25.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:26.425] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300187648
[13:54:26.429] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8777 minThrLimit = 90.8066 minThrNLimit = 114.444 -> result = 90.8777 -> 90
[13:54:26.430] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5498 minThrLimit = 93.5283 minThrNLimit = 111.773 -> result = 93.5498 -> 93
[13:54:26.430] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.349 minThrLimit = 84.3357 minThrNLimit = 107.111 -> result = 84.349 -> 84
[13:54:26.431] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3783 minThrLimit = 94.3449 minThrNLimit = 115.098 -> result = 94.3783 -> 94
[13:54:26.431] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5532 minThrLimit = 87.5525 minThrNLimit = 110.773 -> result = 87.5532 -> 87
[13:54:26.432] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5382 minThrLimit = 96.5204 minThrNLimit = 112.816 -> result = 96.5382 -> 96
[13:54:26.433] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7965 minThrLimit = 87.6101 minThrNLimit = 104.545 -> result = 87.7965 -> 87
[13:54:26.433] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1857 minThrLimit = 90.1813 minThrNLimit = 108.34 -> result = 90.1857 -> 90
[13:54:26.433] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.185 minThrLimit = 101.173 minThrNLimit = 122.262 -> result = 101.185 -> 101
[13:54:26.434] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6526 minThrLimit = 91.6487 minThrNLimit = 118.317 -> result = 91.6526 -> 91
[13:54:26.434] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4503 minThrLimit = 99.4385 minThrNLimit = 127.133 -> result = 99.4503 -> 99
[13:54:26.435] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7302 minThrLimit = 89.7093 minThrNLimit = 110.857 -> result = 89.7302 -> 89
[13:54:26.435] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4669 minThrLimit = 90.4634 minThrNLimit = 111.167 -> result = 90.4669 -> 90
[13:54:26.435] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.627 minThrLimit = 103.608 minThrNLimit = 127.525 -> result = 103.627 -> 103
[13:54:26.445] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5277 minThrLimit = 86.5055 minThrNLimit = 109.548 -> result = 86.5277 -> 86
[13:54:26.446] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.8043 minThrLimit = 76.6545 minThrNLimit = 95.3795 -> result = 76.8043 -> 76
[13:54:26.446] <TB1>     INFO: ROC 0 VthrComp = 90
[13:54:26.447] <TB1>     INFO: ROC 1 VthrComp = 93
[13:54:26.447] <TB1>     INFO: ROC 2 VthrComp = 84
[13:54:26.447] <TB1>     INFO: ROC 3 VthrComp = 94
[13:54:26.448] <TB1>     INFO: ROC 4 VthrComp = 87
[13:54:26.448] <TB1>     INFO: ROC 5 VthrComp = 96
[13:54:26.448] <TB1>     INFO: ROC 6 VthrComp = 87
[13:54:26.448] <TB1>     INFO: ROC 7 VthrComp = 90
[13:54:26.448] <TB1>     INFO: ROC 8 VthrComp = 101
[13:54:26.448] <TB1>     INFO: ROC 9 VthrComp = 91
[13:54:26.448] <TB1>     INFO: ROC 10 VthrComp = 99
[13:54:26.449] <TB1>     INFO: ROC 11 VthrComp = 89
[13:54:26.449] <TB1>     INFO: ROC 12 VthrComp = 90
[13:54:26.449] <TB1>     INFO: ROC 13 VthrComp = 103
[13:54:26.449] <TB1>     INFO: ROC 14 VthrComp = 86
[13:54:26.449] <TB1>     INFO: ROC 15 VthrComp = 76
[13:54:26.449] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:54:26.449] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:54:26.462] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:26.462] <TB1>     INFO:     run 1 of 1
[13:54:26.462] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:26.807] <TB1>     INFO: Expecting 5025280 events.
[13:55:03.069] <TB1>     INFO: 885168 events read in total (35543ms).
[13:55:38.776] <TB1>     INFO: 1769160 events read in total (71250ms).
[13:56:14.128] <TB1>     INFO: 2653496 events read in total (106602ms).
[13:56:49.445] <TB1>     INFO: 3529272 events read in total (141919ms).
[13:57:24.763] <TB1>     INFO: 4399520 events read in total (177237ms).
[13:57:50.440] <TB1>     INFO: 5025280 events read in total (202914ms).
[13:57:50.520] <TB1>     INFO: Test took 204059ms.
[13:57:50.749] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:51.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:52.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:54.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:55.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:57.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:59.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:00.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:02.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:03.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:05.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:07.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:08.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:10.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:11.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:13.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:15.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:16.747] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312197120
[13:58:16.751] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0885 for pixel 7/2 mean/min/max = 45.3267/34.4843/56.1692
[13:58:16.751] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.6185 for pixel 0/9 mean/min/max = 47.6475/32.3762/62.9189
[13:58:16.752] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.3412 for pixel 20/49 mean/min/max = 42.9567/32.1757/53.7377
[13:58:16.752] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.5897 for pixel 51/2 mean/min/max = 45.1916/33.6891/56.694
[13:58:16.752] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.1776 for pixel 12/19 mean/min/max = 43.8779/32.4336/55.3223
[13:58:16.753] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.8861 for pixel 37/79 mean/min/max = 45.8396/32.7488/58.9304
[13:58:16.753] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.8392 for pixel 15/27 mean/min/max = 45.1716/32.415/57.9282
[13:58:16.753] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.878 for pixel 6/19 mean/min/max = 45.7204/33.5098/57.931
[13:58:16.754] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.4394 for pixel 14/10 mean/min/max = 44.0483/31.5864/56.5103
[13:58:16.754] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.194 for pixel 27/10 mean/min/max = 44.9044/33.4214/56.3874
[13:58:16.754] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5298 for pixel 0/8 mean/min/max = 44.3042/31.7598/56.8486
[13:58:16.755] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2745 for pixel 32/8 mean/min/max = 45.6004/33.8889/57.3119
[13:58:16.755] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.1671 for pixel 1/9 mean/min/max = 46.2556/33.3425/59.1686
[13:58:16.755] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.3345 for pixel 4/21 mean/min/max = 44.8811/32.2552/57.507
[13:58:16.756] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.9941 for pixel 22/11 mean/min/max = 43.6955/32.3586/55.0325
[13:58:16.756] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 61.6242 for pixel 24/2 mean/min/max = 48.314/34.7157/61.9124
[13:58:16.756] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:16.890] <TB1>     INFO: Expecting 411648 events.
[13:58:24.459] <TB1>     INFO: 411648 events read in total (6849ms).
[13:58:24.467] <TB1>     INFO: Expecting 411648 events.
[13:58:31.895] <TB1>     INFO: 411648 events read in total (6763ms).
[13:58:31.903] <TB1>     INFO: Expecting 411648 events.
[13:58:39.379] <TB1>     INFO: 411648 events read in total (6800ms).
[13:58:39.390] <TB1>     INFO: Expecting 411648 events.
[13:58:46.890] <TB1>     INFO: 411648 events read in total (6835ms).
[13:58:46.903] <TB1>     INFO: Expecting 411648 events.
[13:58:54.477] <TB1>     INFO: 411648 events read in total (6911ms).
[13:58:54.492] <TB1>     INFO: Expecting 411648 events.
[13:59:02.006] <TB1>     INFO: 411648 events read in total (6852ms).
[13:59:02.022] <TB1>     INFO: Expecting 411648 events.
[13:59:09.620] <TB1>     INFO: 411648 events read in total (6934ms).
[13:59:09.639] <TB1>     INFO: Expecting 411648 events.
[13:59:17.195] <TB1>     INFO: 411648 events read in total (6899ms).
[13:59:17.216] <TB1>     INFO: Expecting 411648 events.
[13:59:24.804] <TB1>     INFO: 411648 events read in total (6933ms).
[13:59:24.827] <TB1>     INFO: Expecting 411648 events.
[13:59:32.425] <TB1>     INFO: 411648 events read in total (6947ms).
[13:59:32.451] <TB1>     INFO: Expecting 411648 events.
[13:59:40.015] <TB1>     INFO: 411648 events read in total (6919ms).
[13:59:40.042] <TB1>     INFO: Expecting 411648 events.
[13:59:47.659] <TB1>     INFO: 411648 events read in total (6969ms).
[13:59:47.690] <TB1>     INFO: Expecting 411648 events.
[13:59:55.245] <TB1>     INFO: 411648 events read in total (6913ms).
[13:59:55.281] <TB1>     INFO: Expecting 411648 events.
[14:00:02.863] <TB1>     INFO: 411648 events read in total (6941ms).
[14:00:02.898] <TB1>     INFO: Expecting 411648 events.
[14:00:10.486] <TB1>     INFO: 411648 events read in total (6946ms).
[14:00:10.525] <TB1>     INFO: Expecting 411648 events.
[14:00:18.077] <TB1>     INFO: 411648 events read in total (6921ms).
[14:00:18.120] <TB1>     INFO: Test took 121364ms.
[14:00:18.615] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.453 < 35 for itrim+1 = 102; old thr = 34.8061 ... break
[14:00:18.635] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1159 < 35 for itrim+1 = 101; old thr = 34.586 ... break
[14:00:18.674] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4224 < 35 for itrim = 87; old thr = 34.3617 ... break
[14:00:18.705] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6029 < 35 for itrim+1 = 91; old thr = 34.4401 ... break
[14:00:18.739] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9335 < 35 for itrim+1 = 92; old thr = 34.9789 ... break
[14:00:18.755] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2038 < 35 for itrim+1 = 85; old thr = 34.866 ... break
[14:00:18.784] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6459 < 35 for itrim+1 = 98; old thr = 34.8951 ... break
[14:00:18.810] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3703 < 35 for itrim = 95; old thr = 34.5152 ... break
[14:00:18.843] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1191 < 35 for itrim = 104; old thr = 34.8152 ... break
[14:00:18.884] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2463 < 35 for itrim = 98; old thr = 33.6605 ... break
[14:00:18.915] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0359 < 35 for itrim = 95; old thr = 33.6777 ... break
[14:00:18.955] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4548 < 35 for itrim+1 = 98; old thr = 34.7276 ... break
[14:00:18.984] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0993 < 35 for itrim = 103; old thr = 34.2805 ... break
[14:00:19.020] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1733 < 35 for itrim = 104; old thr = 33.6279 ... break
[14:00:19.063] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1223 < 35 for itrim = 97; old thr = 34.325 ... break
[14:00:19.084] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7293 < 35 for itrim+1 = 97; old thr = 34.6146 ... break
[14:00:19.161] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:00:19.171] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:19.171] <TB1>     INFO:     run 1 of 1
[14:00:19.171] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:19.513] <TB1>     INFO: Expecting 5025280 events.
[14:00:54.718] <TB1>     INFO: 869984 events read in total (34489ms).
[14:01:29.868] <TB1>     INFO: 1739328 events read in total (69639ms).
[14:02:05.023] <TB1>     INFO: 2609584 events read in total (104794ms).
[14:02:39.904] <TB1>     INFO: 3469232 events read in total (139675ms).
[14:03:14.857] <TB1>     INFO: 4323920 events read in total (174628ms).
[14:03:43.918] <TB1>     INFO: 5025280 events read in total (203689ms).
[14:03:44.015] <TB1>     INFO: Test took 204844ms.
[14:03:44.211] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:44.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:46.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:47.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:49.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:50.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:52.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:53.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:55.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:57.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:58.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:00.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:01.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:03.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:04.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:06.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:07.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:09.431] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261619712
[14:04:09.434] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.465164 .. 50.417268
[14:04:09.510] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:04:09.521] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:09.521] <TB1>     INFO:     run 1 of 1
[14:04:09.521] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:09.866] <TB1>     INFO: Expecting 2030080 events.
[14:04:51.132] <TB1>     INFO: 1160952 events read in total (40551ms).
[14:05:21.000] <TB1>     INFO: 2030080 events read in total (71419ms).
[14:05:22.020] <TB1>     INFO: Test took 72499ms.
[14:05:22.062] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:22.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:23.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:24.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:25.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:26.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:27.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:28.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:29.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:30.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:31.235] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:32.242] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:33.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:34.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:35.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:36.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:37.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:38.309] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306626560
[14:05:38.393] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.451534 .. 45.000123
[14:05:38.468] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:05:38.478] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:38.478] <TB1>     INFO:     run 1 of 1
[14:05:38.478] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:38.822] <TB1>     INFO: Expecting 1730560 events.
[14:06:19.926] <TB1>     INFO: 1174328 events read in total (40390ms).
[14:06:39.080] <TB1>     INFO: 1730560 events read in total (59544ms).
[14:06:39.096] <TB1>     INFO: Test took 60618ms.
[14:06:39.133] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:39.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:40.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:41.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:42.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:43.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:44.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:45.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:46.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:46.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:47.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:48.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:50.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:51.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:52.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:53.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:54.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:55.147] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310616064
[14:06:55.233] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.462921 .. 40.908307
[14:06:55.307] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:06:55.317] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:55.317] <TB1>     INFO:     run 1 of 1
[14:06:55.317] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:55.660] <TB1>     INFO: Expecting 1431040 events.
[14:07:40.604] <TB1>     INFO: 1211992 events read in total (44229ms).
[14:07:48.545] <TB1>     INFO: 1431040 events read in total (52170ms).
[14:07:48.563] <TB1>     INFO: Test took 53246ms.
[14:07:48.594] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:48.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:49.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:50.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:51.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:52.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:53.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:54.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:55.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:55.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:56.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:57.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:58.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:59.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:00.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:01.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:02.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:03.331] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310616064
[14:08:03.414] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.933162 .. 40.862268
[14:08:03.488] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:08:03.498] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:03.498] <TB1>     INFO:     run 1 of 1
[14:08:03.499] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:03.841] <TB1>     INFO: Expecting 1364480 events.
[14:08:46.021] <TB1>     INFO: 1196696 events read in total (41465ms).
[14:08:52.948] <TB1>     INFO: 1364480 events read in total (48392ms).
[14:08:52.967] <TB1>     INFO: Test took 49468ms.
[14:08:52.997] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:53.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:54.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:55.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:56.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:56.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:57.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:58.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:59.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:00.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:01.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:02.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:03.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:04.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:05.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:06.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:07.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:07.948] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310616064
[14:09:08.030] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:09:08.030] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:09:08.041] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:08.041] <TB1>     INFO:     run 1 of 1
[14:09:08.041] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:08.387] <TB1>     INFO: Expecting 1364480 events.
[14:09:48.929] <TB1>     INFO: 1075760 events read in total (39827ms).
[14:09:59.615] <TB1>     INFO: 1364480 events read in total (50514ms).
[14:09:59.630] <TB1>     INFO: Test took 51590ms.
[14:09:59.665] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:59.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:00.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:01.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:02.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:03.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:04.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:05.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:06.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:07.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:08.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:09.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:10.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:11.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:12.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:13.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:14.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:15.370] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357761024
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[14:10:15.405] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[14:10:15.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[14:10:15.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[14:10:15.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[14:10:15.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[14:10:15.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[14:10:15.406] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[14:10:15.406] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C0.dat
[14:10:15.413] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C1.dat
[14:10:15.420] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C2.dat
[14:10:15.428] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C3.dat
[14:10:15.435] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C4.dat
[14:10:15.444] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C5.dat
[14:10:15.451] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C6.dat
[14:10:15.459] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C7.dat
[14:10:15.466] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C8.dat
[14:10:15.473] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C9.dat
[14:10:15.480] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C10.dat
[14:10:15.487] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C11.dat
[14:10:15.494] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C12.dat
[14:10:15.501] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C13.dat
[14:10:15.508] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C14.dat
[14:10:15.516] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C15.dat
[14:10:15.523] <TB1>     INFO: PixTestTrim::trimTest() done
[14:10:15.523] <TB1>     INFO: vtrim:     102 101  87  91  92  85  98  95 104  98  95  98 103 104  97  97 
[14:10:15.523] <TB1>     INFO: vthrcomp:   90  93  84  94  87  96  87  90 101  91  99  89  90 103  86  76 
[14:10:15.523] <TB1>     INFO: vcal mean:  35.00  35.00  34.96  34.98  34.98  34.98  34.98  35.02  34.93  34.94  34.96  35.04  34.98  34.98  34.97  35.01 
[14:10:15.523] <TB1>     INFO: vcal RMS:    0.80   0.88   0.79   0.81   0.80   0.89   0.91   0.86   0.90   0.80   0.81   0.81   0.85   0.84   0.78   0.89 
[14:10:15.523] <TB1>     INFO: bits mean:   9.15   8.26  10.32   8.63  10.23   9.25   9.85   9.53   9.92   9.76   9.61   9.21   9.19   9.76  10.28   8.58 
[14:10:15.523] <TB1>     INFO: bits RMS:    2.57   2.96   2.40   2.93   2.44   2.70   2.50   2.52   2.65   2.46   2.78   2.56   2.60   2.59   2.39   2.43 
[14:10:15.537] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:15.537] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:10:15.537] <TB1>     INFO:    ----------------------------------------------------------------------
[14:10:15.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:10:15.539] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:10:15.549] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:15.550] <TB1>     INFO:     run 1 of 1
[14:10:15.550] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:15.892] <TB1>     INFO: Expecting 4160000 events.
[14:11:02.543] <TB1>     INFO: 1145775 events read in total (45936ms).
[14:11:47.768] <TB1>     INFO: 2282075 events read in total (91161ms).
[14:12:33.492] <TB1>     INFO: 3399750 events read in total (136885ms).
[14:13:04.599] <TB1>     INFO: 4160000 events read in total (167992ms).
[14:13:04.673] <TB1>     INFO: Test took 169123ms.
[14:13:04.802] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:05.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:06.868] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:08.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:10.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:12.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:14.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:16.276] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:18.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:20.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:21.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:23.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:25.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:27.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:29.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:31.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:33.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:35.053] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295391232
[14:13:35.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:13:35.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:13:35.128] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[14:13:35.138] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:35.139] <TB1>     INFO:     run 1 of 1
[14:13:35.139] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:35.489] <TB1>     INFO: Expecting 3660800 events.
[14:14:24.769] <TB1>     INFO: 1170340 events read in total (48565ms).
[14:15:11.626] <TB1>     INFO: 2327680 events read in total (95422ms).
[14:15:57.529] <TB1>     INFO: 3465450 events read in total (141326ms).
[14:16:05.878] <TB1>     INFO: 3660800 events read in total (149674ms).
[14:16:05.936] <TB1>     INFO: Test took 150797ms.
[14:16:06.049] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:06.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:08.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:09.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:11.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:13.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:15.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:16.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:18.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:20.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:22.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:23.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:25.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:27.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:29.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:30.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:32.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:34.444] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254857216
[14:16:34.445] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:16:34.521] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:16:34.521] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:16:34.532] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:34.532] <TB1>     INFO:     run 1 of 1
[14:16:34.532] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:34.874] <TB1>     INFO: Expecting 3390400 events.
[14:17:24.143] <TB1>     INFO: 1223205 events read in total (48554ms).
[14:18:11.800] <TB1>     INFO: 2425785 events read in total (96211ms).
[14:18:49.869] <TB1>     INFO: 3390400 events read in total (134280ms).
[14:18:49.918] <TB1>     INFO: Test took 135386ms.
[14:18:50.012] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:50.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:51.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:53.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:55.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:56.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:58.681] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:00.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:02.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:03.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:05.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:07.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:08.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:10.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:12.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:13.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:15.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:17.110] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256385024
[14:19:17.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:19:17.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:19:17.188] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:19:17.198] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:17.198] <TB1>     INFO:     run 1 of 1
[14:19:17.198] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:17.541] <TB1>     INFO: Expecting 3390400 events.
[14:20:07.653] <TB1>     INFO: 1223245 events read in total (49397ms).
[14:20:55.328] <TB1>     INFO: 2425310 events read in total (97072ms).
[14:21:32.891] <TB1>     INFO: 3390400 events read in total (134635ms).
[14:21:32.938] <TB1>     INFO: Test took 135740ms.
[14:21:33.032] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:33.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:35.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:36.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:38.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:40.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:41.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:43.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:45.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:47.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:48.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:50.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:52.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:53.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:55.456] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:57.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:58.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:00.529] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275394560
[14:22:00.530] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:22:00.604] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:22:00.604] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:22:00.615] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:00.615] <TB1>     INFO:     run 1 of 1
[14:22:00.615] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:00.963] <TB1>     INFO: Expecting 3390400 events.
[14:22:50.025] <TB1>     INFO: 1223400 events read in total (48347ms).
[14:23:37.875] <TB1>     INFO: 2425155 events read in total (96197ms).
[14:24:15.976] <TB1>     INFO: 3390400 events read in total (134299ms).
[14:24:16.038] <TB1>     INFO: Test took 135424ms.
[14:24:16.135] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:16.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:18.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:19.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:21.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:23.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:25.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:26.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:28.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:30.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:31.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:33.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:35.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:37.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:38.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:40.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:42.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:44.116] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327225344
[14:24:44.117] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.71708, thr difference RMS: 1.54904
[14:24:44.117] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.7024, thr difference RMS: 1.70743
[14:24:44.118] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.41345, thr difference RMS: 1.18034
[14:24:44.118] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.65984, thr difference RMS: 1.68134
[14:24:44.118] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.62036, thr difference RMS: 1.35593
[14:24:44.118] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.9772, thr difference RMS: 1.32943
[14:24:44.118] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.33416, thr difference RMS: 1.91668
[14:24:44.119] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.52339, thr difference RMS: 1.65125
[14:24:44.119] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.55066, thr difference RMS: 1.33025
[14:24:44.119] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.63665, thr difference RMS: 1.34634
[14:24:44.119] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.43957, thr difference RMS: 1.6021
[14:24:44.120] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.43271, thr difference RMS: 1.47545
[14:24:44.120] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.12239, thr difference RMS: 1.79744
[14:24:44.120] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.6841, thr difference RMS: 1.2184
[14:24:44.120] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.94691, thr difference RMS: 1.36166
[14:24:44.120] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.86611, thr difference RMS: 1.41065
[14:24:44.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.6514, thr difference RMS: 1.55914
[14:24:44.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.5285, thr difference RMS: 1.73266
[14:24:44.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.4224, thr difference RMS: 1.1812
[14:24:44.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.65461, thr difference RMS: 1.6912
[14:24:44.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.58703, thr difference RMS: 1.31501
[14:24:44.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.9567, thr difference RMS: 1.34655
[14:24:44.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.25368, thr difference RMS: 1.89532
[14:24:44.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.48551, thr difference RMS: 1.64624
[14:24:44.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.45224, thr difference RMS: 1.33324
[14:24:44.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.59238, thr difference RMS: 1.34465
[14:24:44.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.5214, thr difference RMS: 1.59139
[14:24:44.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.46833, thr difference RMS: 1.50455
[14:24:44.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.00317, thr difference RMS: 1.76764
[14:24:44.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.7161, thr difference RMS: 1.20411
[14:24:44.123] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.87408, thr difference RMS: 1.35604
[14:24:44.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.77844, thr difference RMS: 1.39217
[14:24:44.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.60188, thr difference RMS: 1.54972
[14:24:44.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.2977, thr difference RMS: 1.69171
[14:24:44.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.56716, thr difference RMS: 1.15956
[14:24:44.124] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.69401, thr difference RMS: 1.68764
[14:24:44.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.66517, thr difference RMS: 1.32595
[14:24:44.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 12.0439, thr difference RMS: 1.36136
[14:24:44.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.26905, thr difference RMS: 1.88526
[14:24:44.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.62502, thr difference RMS: 1.61945
[14:24:44.125] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.42529, thr difference RMS: 1.33188
[14:24:44.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.76981, thr difference RMS: 1.32547
[14:24:44.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.60012, thr difference RMS: 1.58608
[14:24:44.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.58713, thr difference RMS: 1.47519
[14:24:44.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.01346, thr difference RMS: 1.74775
[14:24:44.126] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.8285, thr difference RMS: 1.20044
[14:24:44.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.90241, thr difference RMS: 1.34158
[14:24:44.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.79018, thr difference RMS: 1.38556
[14:24:44.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.59068, thr difference RMS: 1.56331
[14:24:44.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0666, thr difference RMS: 1.67911
[14:24:44.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.5821, thr difference RMS: 1.1536
[14:24:44.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.76225, thr difference RMS: 1.70279
[14:24:44.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.68628, thr difference RMS: 1.31694
[14:24:44.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 12.1533, thr difference RMS: 1.34066
[14:24:44.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.31718, thr difference RMS: 1.84466
[14:24:44.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.69206, thr difference RMS: 1.62773
[14:24:44.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.39793, thr difference RMS: 1.31675
[14:24:44.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.79732, thr difference RMS: 1.31964
[14:24:44.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.75173, thr difference RMS: 1.5527
[14:24:44.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.67702, thr difference RMS: 1.47788
[14:24:44.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.86214, thr difference RMS: 1.75781
[14:24:44.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.9227, thr difference RMS: 1.22309
[14:24:44.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.90509, thr difference RMS: 1.34313
[14:24:44.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.83634, thr difference RMS: 1.38926
[14:24:44.237] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:24:44.240] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1998 seconds
[14:24:44.240] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:24:44.968] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:24:44.968] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:24:44.972] <TB1>     INFO: ######################################################################
[14:24:44.972] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:24:44.972] <TB1>     INFO: ######################################################################
[14:24:44.972] <TB1>     INFO:    ----------------------------------------------------------------------
[14:24:44.972] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:24:44.972] <TB1>     INFO:    ----------------------------------------------------------------------
[14:24:44.972] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:24:44.982] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:24:44.982] <TB1>     INFO:     run 1 of 1
[14:24:44.982] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:45.327] <TB1>     INFO: Expecting 59072000 events.
[14:25:15.348] <TB1>     INFO: 1073400 events read in total (29306ms).
[14:25:43.152] <TB1>     INFO: 2142000 events read in total (57110ms).
[14:26:11.578] <TB1>     INFO: 3211200 events read in total (85536ms).
[14:26:40.348] <TB1>     INFO: 4282200 events read in total (114306ms).
[14:27:08.582] <TB1>     INFO: 5350400 events read in total (142540ms).
[14:27:37.062] <TB1>     INFO: 6420600 events read in total (171020ms).
[14:28:05.648] <TB1>     INFO: 7492000 events read in total (199606ms).
[14:28:34.187] <TB1>     INFO: 8560200 events read in total (228145ms).
[14:29:02.741] <TB1>     INFO: 9629800 events read in total (256699ms).
[14:29:31.455] <TB1>     INFO: 10700800 events read in total (285413ms).
[14:30:00.007] <TB1>     INFO: 11769400 events read in total (313965ms).
[14:30:28.644] <TB1>     INFO: 12839800 events read in total (342602ms).
[14:30:57.248] <TB1>     INFO: 13910400 events read in total (371206ms).
[14:31:25.796] <TB1>     INFO: 14978600 events read in total (399754ms).
[14:31:54.418] <TB1>     INFO: 16048400 events read in total (428376ms).
[14:32:23.021] <TB1>     INFO: 17119600 events read in total (456979ms).
[14:32:51.742] <TB1>     INFO: 18188200 events read in total (485700ms).
[14:33:20.281] <TB1>     INFO: 19257000 events read in total (514239ms).
[14:33:48.957] <TB1>     INFO: 20328000 events read in total (542915ms).
[14:34:17.463] <TB1>     INFO: 21396400 events read in total (571421ms).
[14:34:46.083] <TB1>     INFO: 22465000 events read in total (600041ms).
[14:35:14.615] <TB1>     INFO: 23537400 events read in total (628573ms).
[14:35:43.162] <TB1>     INFO: 24605600 events read in total (657120ms).
[14:36:11.729] <TB1>     INFO: 25674800 events read in total (685687ms).
[14:36:40.320] <TB1>     INFO: 26746800 events read in total (714278ms).
[14:37:08.903] <TB1>     INFO: 27815600 events read in total (742861ms).
[14:37:37.406] <TB1>     INFO: 28886000 events read in total (771364ms).
[14:38:06.102] <TB1>     INFO: 29956800 events read in total (800060ms).
[14:38:34.685] <TB1>     INFO: 31025200 events read in total (828643ms).
[14:39:03.186] <TB1>     INFO: 32095600 events read in total (857144ms).
[14:39:31.811] <TB1>     INFO: 33166000 events read in total (885769ms).
[14:40:00.379] <TB1>     INFO: 34234200 events read in total (914337ms).
[14:40:28.988] <TB1>     INFO: 35305200 events read in total (942946ms).
[14:40:57.686] <TB1>     INFO: 36375400 events read in total (971644ms).
[14:41:26.389] <TB1>     INFO: 37444200 events read in total (1000347ms).
[14:41:55.086] <TB1>     INFO: 38515000 events read in total (1029044ms).
[14:42:23.789] <TB1>     INFO: 39584800 events read in total (1057747ms).
[14:42:52.493] <TB1>     INFO: 40652800 events read in total (1086451ms).
[14:43:21.209] <TB1>     INFO: 41722800 events read in total (1115167ms).
[14:43:49.866] <TB1>     INFO: 42793800 events read in total (1143824ms).
[14:44:18.598] <TB1>     INFO: 43862000 events read in total (1172556ms).
[14:44:47.145] <TB1>     INFO: 44930800 events read in total (1201103ms).
[14:45:15.805] <TB1>     INFO: 46001400 events read in total (1229763ms).
[14:45:44.412] <TB1>     INFO: 47069600 events read in total (1258370ms).
[14:46:13.026] <TB1>     INFO: 48138000 events read in total (1286984ms).
[14:46:41.725] <TB1>     INFO: 49210400 events read in total (1315683ms).
[14:47:10.319] <TB1>     INFO: 50278400 events read in total (1344277ms).
[14:47:39.046] <TB1>     INFO: 51346200 events read in total (1373004ms).
[14:48:07.741] <TB1>     INFO: 52417000 events read in total (1401699ms).
[14:48:36.437] <TB1>     INFO: 53486600 events read in total (1430395ms).
[14:49:04.959] <TB1>     INFO: 54554600 events read in total (1458917ms).
[14:49:33.551] <TB1>     INFO: 55623000 events read in total (1487509ms).
[14:50:02.199] <TB1>     INFO: 56693400 events read in total (1516157ms).
[14:50:30.921] <TB1>     INFO: 57762000 events read in total (1544879ms).
[14:50:59.549] <TB1>     INFO: 58830200 events read in total (1573507ms).
[14:51:06.263] <TB1>     INFO: 59072000 events read in total (1580221ms).
[14:51:06.285] <TB1>     INFO: Test took 1581303ms.
[14:51:06.345] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:06.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:06.472] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:07.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:07.732] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:08.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:08.003] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:10.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:10.239] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:11.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:11.474] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:12.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:12.697] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:13.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:13.935] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:15.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:15.184] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:16.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:16.430] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:17.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:17.626] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:18.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:18.797] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:19.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:19.967] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:21.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:21.146] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:22.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:22.345] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:23.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:23.544] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:24.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:24.719] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:25.914] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499105792
[14:51:25.954] <TB1>     INFO: PixTestScurves::scurves() done 
[14:51:25.954] <TB1>     INFO: Vcal mean:  35.05  35.09  35.06  35.13  35.07  35.12  35.07  35.10  35.03  35.10  35.03  35.13  35.09  35.05  35.09  35.11 
[14:51:25.954] <TB1>     INFO: Vcal RMS:    0.66   0.75   0.68   0.68   0.67   0.75   0.79   0.71   0.76   0.67   0.67   0.67   0.72   0.69   0.67   0.75 
[14:51:25.954] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:51:26.027] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:51:26.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:51:26.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:51:26.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:51:26.027] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:51:26.027] <TB1>     INFO: ######################################################################
[14:51:26.027] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:51:26.027] <TB1>     INFO: ######################################################################
[14:51:26.032] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:51:26.379] <TB1>     INFO: Expecting 41600 events.
[14:51:30.481] <TB1>     INFO: 41600 events read in total (3379ms).
[14:51:30.482] <TB1>     INFO: Test took 4450ms.
[14:51:30.494] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:30.494] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:51:30.494] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:51:30.504] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:51:30.504] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:51:30.504] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:51:30.504] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:51:30.838] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:51:31.184] <TB1>     INFO: Expecting 41600 events.
[14:51:35.369] <TB1>     INFO: 41600 events read in total (3471ms).
[14:51:35.369] <TB1>     INFO: Test took 4531ms.
[14:51:35.378] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:35.378] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:51:35.378] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.051
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,33] phvalue 164
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.038
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 167
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.293
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.683
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.829
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.639
[14:51:35.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 165
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.703
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.943
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 164
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.597
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.279
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 188
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.537
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.952
[14:51:35.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.481
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.352
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 162
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.979
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.971
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:51:35.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:51:35.476] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:51:35.824] <TB1>     INFO: Expecting 41600 events.
[14:51:39.898] <TB1>     INFO: 41600 events read in total (3359ms).
[14:51:39.899] <TB1>     INFO: Test took 4423ms.
[14:51:39.907] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:39.907] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:51:39.907] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:51:39.911] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 7
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8195
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 61
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9992
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 64
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0485
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 74
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3627
[14:51:39.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9823
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 81
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.5679
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1678
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 74
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.1443
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 50
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3945
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 63
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.4591
[14:51:39.913] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 91
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0115
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 73
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9835
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 72
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5018
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 71
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.6654
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 47
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0569
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 73
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3697
[14:51:39.914] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 81
[14:51:39.917] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 0 0
[14:51:40.327] <TB1>     INFO: Expecting 2560 events.
[14:51:41.285] <TB1>     INFO: 2560 events read in total (243ms).
[14:51:41.285] <TB1>     INFO: Test took 1368ms.
[14:51:41.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:41.285] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[14:51:41.793] <TB1>     INFO: Expecting 2560 events.
[14:51:42.750] <TB1>     INFO: 2560 events read in total (243ms).
[14:51:42.750] <TB1>     INFO: Test took 1465ms.
[14:51:42.752] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:42.752] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:51:43.258] <TB1>     INFO: Expecting 2560 events.
[14:51:44.214] <TB1>     INFO: 2560 events read in total (242ms).
[14:51:44.214] <TB1>     INFO: Test took 1462ms.
[14:51:44.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:44.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[14:51:44.722] <TB1>     INFO: Expecting 2560 events.
[14:51:45.679] <TB1>     INFO: 2560 events read in total (243ms).
[14:51:45.679] <TB1>     INFO: Test took 1465ms.
[14:51:45.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:45.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 4 4
[14:51:46.189] <TB1>     INFO: Expecting 2560 events.
[14:51:47.148] <TB1>     INFO: 2560 events read in total (244ms).
[14:51:47.148] <TB1>     INFO: Test took 1467ms.
[14:51:47.148] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:47.148] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[14:51:47.656] <TB1>     INFO: Expecting 2560 events.
[14:51:48.611] <TB1>     INFO: 2560 events read in total (241ms).
[14:51:48.612] <TB1>     INFO: Test took 1464ms.
[14:51:48.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:48.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 6 6
[14:51:49.120] <TB1>     INFO: Expecting 2560 events.
[14:51:50.075] <TB1>     INFO: 2560 events read in total (240ms).
[14:51:50.076] <TB1>     INFO: Test took 1462ms.
[14:51:50.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:50.077] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 7 7
[14:51:50.584] <TB1>     INFO: Expecting 2560 events.
[14:51:51.540] <TB1>     INFO: 2560 events read in total (241ms).
[14:51:51.540] <TB1>     INFO: Test took 1463ms.
[14:51:51.541] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:51.541] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 8 8
[14:51:52.048] <TB1>     INFO: Expecting 2560 events.
[14:51:53.007] <TB1>     INFO: 2560 events read in total (243ms).
[14:51:53.008] <TB1>     INFO: Test took 1467ms.
[14:51:53.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:53.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[14:51:53.517] <TB1>     INFO: Expecting 2560 events.
[14:51:54.474] <TB1>     INFO: 2560 events read in total (242ms).
[14:51:54.475] <TB1>     INFO: Test took 1465ms.
[14:51:54.476] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:54.476] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 10 10
[14:51:54.982] <TB1>     INFO: Expecting 2560 events.
[14:51:55.939] <TB1>     INFO: 2560 events read in total (242ms).
[14:51:55.940] <TB1>     INFO: Test took 1464ms.
[14:51:55.940] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:55.940] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 11 11
[14:51:56.447] <TB1>     INFO: Expecting 2560 events.
[14:51:57.405] <TB1>     INFO: 2560 events read in total (242ms).
[14:51:57.405] <TB1>     INFO: Test took 1465ms.
[14:51:57.406] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:57.406] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 12 12
[14:51:57.916] <TB1>     INFO: Expecting 2560 events.
[14:51:58.874] <TB1>     INFO: 2560 events read in total (242ms).
[14:51:58.875] <TB1>     INFO: Test took 1469ms.
[14:51:58.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:58.876] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[14:51:59.382] <TB1>     INFO: Expecting 2560 events.
[14:52:00.338] <TB1>     INFO: 2560 events read in total (241ms).
[14:52:00.339] <TB1>     INFO: Test took 1463ms.
[14:52:00.339] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:00.340] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 14 14
[14:52:00.846] <TB1>     INFO: Expecting 2560 events.
[14:52:01.803] <TB1>     INFO: 2560 events read in total (242ms).
[14:52:01.803] <TB1>     INFO: Test took 1463ms.
[14:52:01.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:01.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 15 15
[14:52:02.311] <TB1>     INFO: Expecting 2560 events.
[14:52:03.267] <TB1>     INFO: 2560 events read in total (241ms).
[14:52:03.268] <TB1>     INFO: Test took 1462ms.
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[14:52:03.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:52:03.271] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:03.778] <TB1>     INFO: Expecting 655360 events.
[14:52:15.354] <TB1>     INFO: 655360 events read in total (10861ms).
[14:52:15.364] <TB1>     INFO: Expecting 655360 events.
[14:52:26.927] <TB1>     INFO: 655360 events read in total (10992ms).
[14:52:26.942] <TB1>     INFO: Expecting 655360 events.
[14:52:38.615] <TB1>     INFO: 655360 events read in total (11106ms).
[14:52:38.635] <TB1>     INFO: Expecting 655360 events.
[14:52:50.218] <TB1>     INFO: 655360 events read in total (11021ms).
[14:52:50.244] <TB1>     INFO: Expecting 655360 events.
[14:53:01.757] <TB1>     INFO: 655360 events read in total (10957ms).
[14:53:01.785] <TB1>     INFO: Expecting 655360 events.
[14:53:13.295] <TB1>     INFO: 655360 events read in total (10953ms).
[14:53:13.327] <TB1>     INFO: Expecting 655360 events.
[14:53:24.798] <TB1>     INFO: 655360 events read in total (10919ms).
[14:53:24.838] <TB1>     INFO: Expecting 655360 events.
[14:53:36.410] <TB1>     INFO: 655360 events read in total (11036ms).
[14:53:36.451] <TB1>     INFO: Expecting 655360 events.
[14:53:48.058] <TB1>     INFO: 655360 events read in total (11067ms).
[14:53:48.103] <TB1>     INFO: Expecting 655360 events.
[14:53:59.728] <TB1>     INFO: 655360 events read in total (11089ms).
[14:53:59.777] <TB1>     INFO: Expecting 655360 events.
[14:54:11.416] <TB1>     INFO: 655360 events read in total (11107ms).
[14:54:11.473] <TB1>     INFO: Expecting 655360 events.
[14:54:23.089] <TB1>     INFO: 655360 events read in total (11090ms).
[14:54:23.147] <TB1>     INFO: Expecting 655360 events.
[14:54:34.781] <TB1>     INFO: 655360 events read in total (11107ms).
[14:54:34.844] <TB1>     INFO: Expecting 655360 events.
[14:54:46.467] <TB1>     INFO: 655360 events read in total (11096ms).
[14:54:46.537] <TB1>     INFO: Expecting 655360 events.
[14:54:58.175] <TB1>     INFO: 655360 events read in total (11112ms).
[14:54:58.245] <TB1>     INFO: Expecting 655360 events.
[14:55:09.861] <TB1>     INFO: 655360 events read in total (11089ms).
[14:55:09.936] <TB1>     INFO: Test took 186665ms.
[14:55:10.030] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:10.338] <TB1>     INFO: Expecting 655360 events.
[14:55:22.089] <TB1>     INFO: 655360 events read in total (11036ms).
[14:55:22.101] <TB1>     INFO: Expecting 655360 events.
[14:55:33.710] <TB1>     INFO: 655360 events read in total (11040ms).
[14:55:33.726] <TB1>     INFO: Expecting 655360 events.
[14:55:45.350] <TB1>     INFO: 655360 events read in total (11056ms).
[14:55:45.369] <TB1>     INFO: Expecting 655360 events.
[14:55:56.989] <TB1>     INFO: 655360 events read in total (11059ms).
[14:55:57.012] <TB1>     INFO: Expecting 655360 events.
[14:56:08.578] <TB1>     INFO: 655360 events read in total (11014ms).
[14:56:08.607] <TB1>     INFO: Expecting 655360 events.
[14:56:20.206] <TB1>     INFO: 655360 events read in total (11050ms).
[14:56:20.239] <TB1>     INFO: Expecting 655360 events.
[14:56:31.827] <TB1>     INFO: 655360 events read in total (11039ms).
[14:56:31.865] <TB1>     INFO: Expecting 655360 events.
[14:56:43.438] <TB1>     INFO: 655360 events read in total (11036ms).
[14:56:43.479] <TB1>     INFO: Expecting 655360 events.
[14:56:55.093] <TB1>     INFO: 655360 events read in total (11070ms).
[14:56:55.139] <TB1>     INFO: Expecting 655360 events.
[14:57:06.785] <TB1>     INFO: 655360 events read in total (11106ms).
[14:57:06.837] <TB1>     INFO: Expecting 655360 events.
[14:57:18.461] <TB1>     INFO: 655360 events read in total (11092ms).
[14:57:18.517] <TB1>     INFO: Expecting 655360 events.
[14:57:30.180] <TB1>     INFO: 655360 events read in total (11136ms).
[14:57:30.237] <TB1>     INFO: Expecting 655360 events.
[14:57:41.850] <TB1>     INFO: 655360 events read in total (11086ms).
[14:57:41.911] <TB1>     INFO: Expecting 655360 events.
[14:57:53.517] <TB1>     INFO: 655360 events read in total (11079ms).
[14:57:53.584] <TB1>     INFO: Expecting 655360 events.
[14:58:05.222] <TB1>     INFO: 655360 events read in total (11112ms).
[14:58:05.292] <TB1>     INFO: Expecting 655360 events.
[14:58:16.900] <TB1>     INFO: 655360 events read in total (11081ms).
[14:58:16.976] <TB1>     INFO: Test took 186946ms.
[14:58:17.153] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.153] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:58:17.153] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.154] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:58:17.154] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.154] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:58:17.154] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:58:17.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:58:17.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:58:17.155] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:58:17.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:58:17.156] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:58:17.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:58:17.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:58:17.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:58:17.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:58:17.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:58:17.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:58:17.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:17.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:58:17.160] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.167] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.174] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.181] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.189] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.196] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.204] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.211] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.218] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.225] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.233] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.240] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.248] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.255] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.262] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.269] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:17.276] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:58:17.283] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:58:17.290] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:58:17.297] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:58:17.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:58:17.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[14:58:17.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[14:58:17.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[14:58:17.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[14:58:17.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[14:58:17.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[14:58:17.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[14:58:17.335] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[14:58:17.335] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[14:58:17.335] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[14:58:17.335] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[14:58:17.354] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[14:58:17.355] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[14:58:17.355] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[14:58:17.355] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[14:58:17.355] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[14:58:17.702] <TB1>     INFO: Expecting 41600 events.
[14:58:21.525] <TB1>     INFO: 41600 events read in total (3108ms).
[14:58:21.525] <TB1>     INFO: Test took 4167ms.
[14:58:22.176] <TB1>     INFO: Expecting 41600 events.
[14:58:26.005] <TB1>     INFO: 41600 events read in total (3114ms).
[14:58:26.006] <TB1>     INFO: Test took 4179ms.
[14:58:26.663] <TB1>     INFO: Expecting 41600 events.
[14:58:30.489] <TB1>     INFO: 41600 events read in total (3111ms).
[14:58:30.490] <TB1>     INFO: Test took 4179ms.
[14:58:30.794] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:30.926] <TB1>     INFO: Expecting 2560 events.
[14:58:31.885] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:31.886] <TB1>     INFO: Test took 1092ms.
[14:58:31.889] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:32.394] <TB1>     INFO: Expecting 2560 events.
[14:58:33.353] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:33.354] <TB1>     INFO: Test took 1465ms.
[14:58:33.357] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:33.862] <TB1>     INFO: Expecting 2560 events.
[14:58:34.821] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:34.821] <TB1>     INFO: Test took 1464ms.
[14:58:34.823] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:35.331] <TB1>     INFO: Expecting 2560 events.
[14:58:36.289] <TB1>     INFO: 2560 events read in total (243ms).
[14:58:36.290] <TB1>     INFO: Test took 1467ms.
[14:58:36.292] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:36.798] <TB1>     INFO: Expecting 2560 events.
[14:58:37.757] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:37.757] <TB1>     INFO: Test took 1465ms.
[14:58:37.759] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:38.266] <TB1>     INFO: Expecting 2560 events.
[14:58:39.223] <TB1>     INFO: 2560 events read in total (243ms).
[14:58:39.224] <TB1>     INFO: Test took 1465ms.
[14:58:39.226] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:39.732] <TB1>     INFO: Expecting 2560 events.
[14:58:40.691] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:40.692] <TB1>     INFO: Test took 1466ms.
[14:58:40.694] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:41.200] <TB1>     INFO: Expecting 2560 events.
[14:58:42.158] <TB1>     INFO: 2560 events read in total (243ms).
[14:58:42.159] <TB1>     INFO: Test took 1465ms.
[14:58:42.161] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:42.667] <TB1>     INFO: Expecting 2560 events.
[14:58:43.626] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:43.627] <TB1>     INFO: Test took 1466ms.
[14:58:43.629] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:44.135] <TB1>     INFO: Expecting 2560 events.
[14:58:45.092] <TB1>     INFO: 2560 events read in total (242ms).
[14:58:45.093] <TB1>     INFO: Test took 1464ms.
[14:58:45.095] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:45.601] <TB1>     INFO: Expecting 2560 events.
[14:58:46.560] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:46.560] <TB1>     INFO: Test took 1465ms.
[14:58:46.562] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:47.069] <TB1>     INFO: Expecting 2560 events.
[14:58:48.027] <TB1>     INFO: 2560 events read in total (243ms).
[14:58:48.027] <TB1>     INFO: Test took 1465ms.
[14:58:48.030] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:48.536] <TB1>     INFO: Expecting 2560 events.
[14:58:49.494] <TB1>     INFO: 2560 events read in total (243ms).
[14:58:49.495] <TB1>     INFO: Test took 1465ms.
[14:58:49.497] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:49.004] <TB1>     INFO: Expecting 2560 events.
[14:58:50.962] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:50.962] <TB1>     INFO: Test took 1465ms.
[14:58:50.965] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:51.471] <TB1>     INFO: Expecting 2560 events.
[14:58:52.430] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:52.430] <TB1>     INFO: Test took 1466ms.
[14:58:52.433] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:52.939] <TB1>     INFO: Expecting 2560 events.
[14:58:53.898] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:53.898] <TB1>     INFO: Test took 1465ms.
[14:58:53.901] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:54.407] <TB1>     INFO: Expecting 2560 events.
[14:58:55.366] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:55.366] <TB1>     INFO: Test took 1465ms.
[14:58:55.368] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:55.875] <TB1>     INFO: Expecting 2560 events.
[14:58:56.834] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:56.834] <TB1>     INFO: Test took 1466ms.
[14:58:56.837] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:57.344] <TB1>     INFO: Expecting 2560 events.
[14:58:58.303] <TB1>     INFO: 2560 events read in total (245ms).
[14:58:58.303] <TB1>     INFO: Test took 1466ms.
[14:58:58.305] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:58.812] <TB1>     INFO: Expecting 2560 events.
[14:58:59.771] <TB1>     INFO: 2560 events read in total (244ms).
[14:58:59.771] <TB1>     INFO: Test took 1466ms.
[14:58:59.774] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:00.280] <TB1>     INFO: Expecting 2560 events.
[14:59:01.239] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:01.240] <TB1>     INFO: Test took 1466ms.
[14:59:01.242] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:01.748] <TB1>     INFO: Expecting 2560 events.
[14:59:02.708] <TB1>     INFO: 2560 events read in total (245ms).
[14:59:02.709] <TB1>     INFO: Test took 1468ms.
[14:59:02.711] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:03.217] <TB1>     INFO: Expecting 2560 events.
[14:59:04.175] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:04.175] <TB1>     INFO: Test took 1464ms.
[14:59:04.178] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:04.685] <TB1>     INFO: Expecting 2560 events.
[14:59:05.644] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:05.644] <TB1>     INFO: Test took 1466ms.
[14:59:05.647] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:06.153] <TB1>     INFO: Expecting 2560 events.
[14:59:07.112] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:07.113] <TB1>     INFO: Test took 1467ms.
[14:59:07.115] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:07.621] <TB1>     INFO: Expecting 2560 events.
[14:59:08.577] <TB1>     INFO: 2560 events read in total (241ms).
[14:59:08.578] <TB1>     INFO: Test took 1463ms.
[14:59:08.580] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:09.086] <TB1>     INFO: Expecting 2560 events.
[14:59:10.046] <TB1>     INFO: 2560 events read in total (246ms).
[14:59:10.047] <TB1>     INFO: Test took 1467ms.
[14:59:10.049] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:10.557] <TB1>     INFO: Expecting 2560 events.
[14:59:11.516] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:11.517] <TB1>     INFO: Test took 1468ms.
[14:59:11.519] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:12.025] <TB1>     INFO: Expecting 2560 events.
[14:59:12.985] <TB1>     INFO: 2560 events read in total (245ms).
[14:59:12.985] <TB1>     INFO: Test took 1466ms.
[14:59:12.987] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:13.493] <TB1>     INFO: Expecting 2560 events.
[14:59:14.453] <TB1>     INFO: 2560 events read in total (245ms).
[14:59:14.453] <TB1>     INFO: Test took 1466ms.
[14:59:14.455] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:14.962] <TB1>     INFO: Expecting 2560 events.
[14:59:15.922] <TB1>     INFO: 2560 events read in total (245ms).
[14:59:15.922] <TB1>     INFO: Test took 1467ms.
[14:59:15.925] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:16.431] <TB1>     INFO: Expecting 2560 events.
[14:59:17.390] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:17.390] <TB1>     INFO: Test took 1466ms.
[14:59:18.411] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:59:18.411] <TB1>     INFO: PH scale (per ROC):    78  70  81  81  79  70  69  77  67  80  77  70  75  78  86  62
[14:59:18.412] <TB1>     INFO: PH offset (per ROC):  186 189 172 182 171 195 177 194 188 159 176 179 180 197 172 176
[14:59:18.585] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:59:18.588] <TB1>     INFO: ######################################################################
[14:59:18.588] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:59:18.588] <TB1>     INFO: ######################################################################
[14:59:18.588] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:59:18.600] <TB1>     INFO: scanning low vcal = 10
[14:59:18.944] <TB1>     INFO: Expecting 41600 events.
[14:59:22.669] <TB1>     INFO: 41600 events read in total (3010ms).
[14:59:22.669] <TB1>     INFO: Test took 4069ms.
[14:59:22.671] <TB1>     INFO: scanning low vcal = 20
[14:59:23.179] <TB1>     INFO: Expecting 41600 events.
[14:59:26.896] <TB1>     INFO: 41600 events read in total (3003ms).
[14:59:26.896] <TB1>     INFO: Test took 4225ms.
[14:59:26.898] <TB1>     INFO: scanning low vcal = 30
[14:59:27.404] <TB1>     INFO: Expecting 41600 events.
[14:59:31.132] <TB1>     INFO: 41600 events read in total (3013ms).
[14:59:31.133] <TB1>     INFO: Test took 4234ms.
[14:59:31.136] <TB1>     INFO: scanning low vcal = 40
[14:59:31.636] <TB1>     INFO: Expecting 41600 events.
[14:59:35.902] <TB1>     INFO: 41600 events read in total (3552ms).
[14:59:35.903] <TB1>     INFO: Test took 4767ms.
[14:59:35.906] <TB1>     INFO: scanning low vcal = 50
[14:59:36.325] <TB1>     INFO: Expecting 41600 events.
[14:59:40.593] <TB1>     INFO: 41600 events read in total (3553ms).
[14:59:40.594] <TB1>     INFO: Test took 4688ms.
[14:59:40.597] <TB1>     INFO: scanning low vcal = 60
[14:59:41.019] <TB1>     INFO: Expecting 41600 events.
[14:59:45.286] <TB1>     INFO: 41600 events read in total (3554ms).
[14:59:45.287] <TB1>     INFO: Test took 4690ms.
[14:59:45.290] <TB1>     INFO: scanning low vcal = 70
[14:59:45.712] <TB1>     INFO: Expecting 41600 events.
[14:59:49.983] <TB1>     INFO: 41600 events read in total (3556ms).
[14:59:49.984] <TB1>     INFO: Test took 4694ms.
[14:59:49.986] <TB1>     INFO: scanning low vcal = 80
[14:59:50.408] <TB1>     INFO: Expecting 41600 events.
[14:59:54.663] <TB1>     INFO: 41600 events read in total (3540ms).
[14:59:54.663] <TB1>     INFO: Test took 4676ms.
[14:59:54.666] <TB1>     INFO: scanning low vcal = 90
[14:59:55.090] <TB1>     INFO: Expecting 41600 events.
[14:59:59.334] <TB1>     INFO: 41600 events read in total (3529ms).
[14:59:59.335] <TB1>     INFO: Test took 4669ms.
[14:59:59.338] <TB1>     INFO: scanning low vcal = 100
[14:59:59.762] <TB1>     INFO: Expecting 41600 events.
[15:00:04.133] <TB1>     INFO: 41600 events read in total (3656ms).
[15:00:04.134] <TB1>     INFO: Test took 4796ms.
[15:00:04.137] <TB1>     INFO: scanning low vcal = 110
[15:00:04.558] <TB1>     INFO: Expecting 41600 events.
[15:00:08.812] <TB1>     INFO: 41600 events read in total (3539ms).
[15:00:08.813] <TB1>     INFO: Test took 4676ms.
[15:00:08.816] <TB1>     INFO: scanning low vcal = 120
[15:00:09.236] <TB1>     INFO: Expecting 41600 events.
[15:00:13.484] <TB1>     INFO: 41600 events read in total (3531ms).
[15:00:13.484] <TB1>     INFO: Test took 4668ms.
[15:00:13.487] <TB1>     INFO: scanning low vcal = 130
[15:00:13.910] <TB1>     INFO: Expecting 41600 events.
[15:00:18.155] <TB1>     INFO: 41600 events read in total (3530ms).
[15:00:18.156] <TB1>     INFO: Test took 4668ms.
[15:00:18.160] <TB1>     INFO: scanning low vcal = 140
[15:00:18.582] <TB1>     INFO: Expecting 41600 events.
[15:00:22.831] <TB1>     INFO: 41600 events read in total (3534ms).
[15:00:22.831] <TB1>     INFO: Test took 4671ms.
[15:00:22.835] <TB1>     INFO: scanning low vcal = 150
[15:00:23.258] <TB1>     INFO: Expecting 41600 events.
[15:00:27.519] <TB1>     INFO: 41600 events read in total (3546ms).
[15:00:27.520] <TB1>     INFO: Test took 4685ms.
[15:00:27.524] <TB1>     INFO: scanning low vcal = 160
[15:00:27.945] <TB1>     INFO: Expecting 41600 events.
[15:00:32.211] <TB1>     INFO: 41600 events read in total (3551ms).
[15:00:32.212] <TB1>     INFO: Test took 4688ms.
[15:00:32.215] <TB1>     INFO: scanning low vcal = 170
[15:00:32.639] <TB1>     INFO: Expecting 41600 events.
[15:00:36.888] <TB1>     INFO: 41600 events read in total (3534ms).
[15:00:36.889] <TB1>     INFO: Test took 4674ms.
[15:00:36.893] <TB1>     INFO: scanning low vcal = 180
[15:00:37.316] <TB1>     INFO: Expecting 41600 events.
[15:00:41.562] <TB1>     INFO: 41600 events read in total (3531ms).
[15:00:41.562] <TB1>     INFO: Test took 4669ms.
[15:00:41.565] <TB1>     INFO: scanning low vcal = 190
[15:00:41.990] <TB1>     INFO: Expecting 41600 events.
[15:00:46.244] <TB1>     INFO: 41600 events read in total (3539ms).
[15:00:46.245] <TB1>     INFO: Test took 4680ms.
[15:00:46.249] <TB1>     INFO: scanning low vcal = 200
[15:00:46.672] <TB1>     INFO: Expecting 41600 events.
[15:00:50.926] <TB1>     INFO: 41600 events read in total (3539ms).
[15:00:50.927] <TB1>     INFO: Test took 4678ms.
[15:00:50.930] <TB1>     INFO: scanning low vcal = 210
[15:00:51.351] <TB1>     INFO: Expecting 41600 events.
[15:00:55.606] <TB1>     INFO: 41600 events read in total (3540ms).
[15:00:55.606] <TB1>     INFO: Test took 4676ms.
[15:00:55.609] <TB1>     INFO: scanning low vcal = 220
[15:00:56.030] <TB1>     INFO: Expecting 41600 events.
[15:01:00.292] <TB1>     INFO: 41600 events read in total (3547ms).
[15:01:00.293] <TB1>     INFO: Test took 4684ms.
[15:01:00.296] <TB1>     INFO: scanning low vcal = 230
[15:01:00.717] <TB1>     INFO: Expecting 41600 events.
[15:01:04.963] <TB1>     INFO: 41600 events read in total (3531ms).
[15:01:04.964] <TB1>     INFO: Test took 4668ms.
[15:01:04.977] <TB1>     INFO: scanning low vcal = 240
[15:01:05.388] <TB1>     INFO: Expecting 41600 events.
[15:01:09.633] <TB1>     INFO: 41600 events read in total (3530ms).
[15:01:09.634] <TB1>     INFO: Test took 4657ms.
[15:01:09.637] <TB1>     INFO: scanning low vcal = 250
[15:01:10.059] <TB1>     INFO: Expecting 41600 events.
[15:01:14.321] <TB1>     INFO: 41600 events read in total (3547ms).
[15:01:14.322] <TB1>     INFO: Test took 4685ms.
[15:01:14.326] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:01:14.748] <TB1>     INFO: Expecting 41600 events.
[15:01:19.013] <TB1>     INFO: 41600 events read in total (3550ms).
[15:01:19.013] <TB1>     INFO: Test took 4687ms.
[15:01:19.017] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:01:19.440] <TB1>     INFO: Expecting 41600 events.
[15:01:23.688] <TB1>     INFO: 41600 events read in total (3533ms).
[15:01:23.689] <TB1>     INFO: Test took 4672ms.
[15:01:23.692] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:01:24.112] <TB1>     INFO: Expecting 41600 events.
[15:01:28.372] <TB1>     INFO: 41600 events read in total (3545ms).
[15:01:28.372] <TB1>     INFO: Test took 4680ms.
[15:01:28.375] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:01:28.797] <TB1>     INFO: Expecting 41600 events.
[15:01:33.056] <TB1>     INFO: 41600 events read in total (3544ms).
[15:01:33.057] <TB1>     INFO: Test took 4681ms.
[15:01:33.062] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:01:33.485] <TB1>     INFO: Expecting 41600 events.
[15:01:37.743] <TB1>     INFO: 41600 events read in total (3543ms).
[15:01:37.744] <TB1>     INFO: Test took 4682ms.
[15:01:38.287] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:01:38.292] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:01:38.292] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:01:38.292] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:01:38.292] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:01:38.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:01:38.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:01:38.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:01:38.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:01:38.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:01:38.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:01:38.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:01:38.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:01:38.295] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:01:38.295] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:01:38.295] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:01:38.295] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:02:17.925] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:02:17.925] <TB1>     INFO: non-linearity mean:  0.961 0.960 0.951 0.966 0.959 0.962 0.955 0.952 0.951 0.959 0.956 0.957 0.952 0.951 0.952 0.954
[15:02:17.925] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.007 0.005 0.006 0.006 0.007 0.008 0.007 0.005 0.006 0.006 0.005 0.007 0.006 0.005
[15:02:17.925] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:02:17.949] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:02:17.972] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:02:17.995] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:02:18.018] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:02:18.042] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:02:18.065] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:02:18.088] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:02:18.111] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:02:18.134] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:02:18.158] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:02:18.181] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:02:18.204] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:02:18.227] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:02:18.250] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:02:18.273] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-20_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:02:18.296] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:02:18.296] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:02:18.304] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:02:18.304] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:02:18.307] <TB1>     INFO: ######################################################################
[15:02:18.307] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:02:18.307] <TB1>     INFO: ######################################################################
[15:02:18.309] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:02:18.319] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:18.319] <TB1>     INFO:     run 1 of 1
[15:02:18.320] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:18.662] <TB1>     INFO: Expecting 3120000 events.
[15:03:08.551] <TB1>     INFO: 1309825 events read in total (49174ms).
[15:03:58.075] <TB1>     INFO: 2615525 events read in total (98698ms).
[15:04:17.348] <TB1>     INFO: 3120000 events read in total (117972ms).
[15:04:17.395] <TB1>     INFO: Test took 119076ms.
[15:04:17.466] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:17.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:18.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:20.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:21.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:23.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:24.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:25.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:27.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:28.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:30.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:31.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:33.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:34.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:35.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:37.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:38.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:40.017] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 451723264
[15:04:40.046] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:04:40.046] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6021, RMS = 0.871879
[15:04:40.046] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:04:40.046] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:04:40.046] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7379, RMS = 0.916083
[15:04:40.046] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:04:40.048] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:04:40.048] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.717, RMS = 2.15663
[15:04:40.048] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:04:40.048] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:04:40.048] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4526, RMS = 2.39521
[15:04:40.048] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:04:40.049] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:04:40.049] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4502, RMS = 1.29895
[15:04:40.049] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:04:40.049] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:04:40.049] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6989, RMS = 1.44732
[15:04:40.049] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:04:40.050] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:04:40.050] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9996, RMS = 1.13679
[15:04:40.050] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:04:40.050] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:04:40.050] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.997, RMS = 1.11271
[15:04:40.050] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:04:40.051] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:04:40.051] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0044, RMS = 1.13485
[15:04:40.051] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:04:40.051] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:04:40.051] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.585, RMS = 1.35443
[15:04:40.051] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:04:40.052] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:04:40.053] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3077, RMS = 1.2698
[15:04:40.053] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:04:40.053] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:04:40.053] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2957, RMS = 1.1179
[15:04:40.053] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:04:40.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:04:40.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1471, RMS = 1.85869
[15:04:40.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:04:40.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:04:40.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.303, RMS = 2.35074
[15:04:40.054] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:04:40.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:04:40.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1199, RMS = 0.989196
[15:04:40.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:04:40.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:04:40.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6617, RMS = 1.09785
[15:04:40.055] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:04:40.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:04:40.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3723, RMS = 1.55132
[15:04:40.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:04:40.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:04:40.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1622, RMS = 1.6547
[15:04:40.056] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:04:40.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:04:40.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9665, RMS = 1.20549
[15:04:40.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:04:40.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:04:40.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7796, RMS = 1.48044
[15:04:40.057] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:04:40.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:04:40.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.3305, RMS = 1.90722
[15:04:40.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:04:40.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:04:40.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.2084, RMS = 1.91975
[15:04:40.058] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:04:40.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:04:40.059] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6579, RMS = 1.43548
[15:04:40.060] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:04:40.060] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:04:40.060] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5398, RMS = 1.67582
[15:04:40.060] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:04:40.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:04:40.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7023, RMS = 1.60887
[15:04:40.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:04:40.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:04:40.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4785, RMS = 2.45634
[15:04:40.061] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:04:40.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:04:40.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8562, RMS = 2.41608
[15:04:40.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[15:04:40.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:04:40.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.6218, RMS = 2.54265
[15:04:40.062] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[15:04:40.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:04:40.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3723, RMS = 1.15972
[15:04:40.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:04:40.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:04:40.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7618, RMS = 1.29148
[15:04:40.063] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:04:40.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:04:40.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 60.7224, RMS = 1.95875
[15:04:40.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[15:04:40.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:04:40.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 59.4622, RMS = 2.38703
[15:04:40.064] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[15:04:40.070] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[15:04:40.070] <TB1>     INFO: number of dead bumps (per ROC):     0    2    1    2    0    2    1    0    0    0    0    0    0    0    1    0
[15:04:40.070] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:04:40.171] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:04:40.171] <TB1>     INFO: enter test to run
[15:04:40.171] <TB1>     INFO:   test:  no parameter change
[15:04:40.172] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:04:40.172] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 477.5mA
[15:04:40.172] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:04:40.173] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:04:40.646] <TB1>    QUIET: Connection to board 26 closed.
[15:04:40.655] <TB1>     INFO: pXar: this is the end, my friend
[15:04:40.655] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
