{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574148676538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574148676554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 05:31:16 2019 " "Processing started: Tue Nov 19 05:31:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574148676554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574148676554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574148676554 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574148677349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/xor_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/xor_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_9-arc_xor9 " "Found design unit 1: xor_9-arc_xor9" {  } { { "ULA/xor_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/xor_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678488 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_9 " "Found entity 1: xor_9" {  } { { "ULA/xor_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/xor_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148678488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/sub_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/sub_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_9-arc_sub9 " "Found design unit 1: sub_9-arc_sub9" {  } { { "ULA/sub_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/sub_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678628 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_9 " "Found entity 1: sub_9" {  } { { "ULA/sub_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/sub_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148678628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/srl_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/srl_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_9-arc_srl9 " "Found design unit 1: srl_9-arc_srl9" {  } { { "ULA/srl_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/srl_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678769 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_9 " "Found entity 1: srl_9" {  } { { "ULA/srl_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/srl_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148678769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/sra_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/sra_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sra_9-arc_sra9 " "Found design unit 1: sra_9-arc_sra9" {  } { { "ULA/sra_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/sra_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678894 ""} { "Info" "ISGN_ENTITY_NAME" "1 sra_9 " "Found entity 1: sra_9" {  } { { "ULA/sra_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/sra_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148678894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/sll_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/sll_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_9-arc_sll9 " "Found design unit 1: sll_9-arc_sll9" {  } { { "ULA/sll_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/sll_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678972 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_9 " "Found entity 1: sll_9" {  } { { "ULA/sll_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/sll_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148678972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148678972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/or_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/or_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_9-arc_or9 " "Found design unit 1: or_9-arc_or9" {  } { { "ULA/or_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/or_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679018 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_9 " "Found entity 1: or_9" {  } { { "ULA/or_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/or_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux8x1_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/mux8x1_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_9-arc_mux8x1_9 " "Found design unit 1: mux8x1_9-arc_mux8x1_9" {  } { { "ULA/mux8x1_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/mux8x1_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679065 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_9 " "Found entity 1: mux8x1_9" {  } { { "ULA/mux8x1_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/mux8x1_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/and_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/and_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_9-arc_and9 " "Found design unit 1: and_9-arc_and9" {  } { { "ULA/and_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/and_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679112 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_9 " "Found entity 1: and_9" {  } { { "ULA/and_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/and_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/add_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/add_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_9-arc_add9 " "Found design unit 1: add_9-arc_add9" {  } { { "ULA/add_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/add_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679159 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_9 " "Found entity 1: add_9" {  } { { "ULA/add_9.vhd" "" { Text "F:/VHDL/DataPath/ULA/add_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arc_ula " "Found design unit 1: ula-arc_ula" {  } { { "ULA/ula.vhd" "" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679206 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA/ula.vhd" "" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memórias/men_prog/men_prog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memórias/men_prog/men_prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 men_prog-SYN " "Found design unit 1: men_prog-SYN" {  } { { "Memórias/men_prog/men_prog.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_prog/men_prog.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679252 ""} { "Info" "ISGN_ENTITY_NAME" "1 men_prog " "Found entity 1: men_prog" {  } { { "Memórias/men_prog/men_prog.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_prog/men_prog.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memórias/men_dados/men_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memórias/men_dados/men_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 men_dados-SYN " "Found design unit 1: men_dados-SYN" {  } { { "Memórias/men_dados/men_dados.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_dados/men_dados.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679299 ""} { "Info" "ISGN_ENTITY_NAME" "1 men_dados " "Found entity 1: men_dados" {  } { { "Memórias/men_dados/men_dados.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_dados/men_dados.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8_l-arc_reg8_l " "Found design unit 1: reg8_l-arc_reg8_l" {  } { { "reg8_l.vhd" "" { Text "F:/VHDL/DataPath/reg8_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679346 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8_l " "Found entity 1: reg8_l" {  } { { "reg8_l.vhd" "" { Text "F:/VHDL/DataPath/reg8_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1_l-arc_reg1_l " "Found design unit 1: reg1_l-arc_reg1_l" {  } { { "reg1_l.vhd" "" { Text "F:/VHDL/DataPath/reg1_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679393 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1_l " "Found entity 1: reg1_l" {  } { { "reg1_l.vhd" "" { Text "F:/VHDL/DataPath/reg1_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16_l-arc_reg16_l " "Found design unit 1: reg16_l-arc_reg16_l" {  } { { "reg16_l.vhd" "" { Text "F:/VHDL/DataPath/reg16_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679424 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16_l " "Found entity 1: reg16_l" {  } { { "reg16_l.vhd" "" { Text "F:/VHDL/DataPath/reg16_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg10_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg10_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10_l-arc_reg10_l " "Found design unit 1: reg10_l-arc_reg10_l" {  } { { "reg10_l.vhd" "" { Text "F:/VHDL/DataPath/reg10_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679471 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10_l " "Found entity 1: reg10_l" {  } { { "reg10_l.vhd" "" { Text "F:/VHDL/DataPath/reg10_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10-arc_reg10 " "Found design unit 1: reg10-arc_reg10" {  } { { "reg10.vhd" "" { Text "F:/VHDL/DataPath/reg10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679518 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10 " "Found entity 1: reg10" {  } { { "reg10.vhd" "" { Text "F:/VHDL/DataPath/reg10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_8-arc_mux4x1_8 " "Found design unit 1: mux4x1_8-arc_mux4x1_8" {  } { { "mux4x1_8.vhd" "" { Text "F:/VHDL/DataPath/mux4x1_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679564 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8 " "Found entity 1: mux4x1_8" {  } { { "mux4x1_8.vhd" "" { Text "F:/VHDL/DataPath/mux4x1_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_10-arc_mux4x1_10 " "Found design unit 1: mux4x1_10-arc_mux4x1_10" {  } { { "mux4x1_10.vhd" "" { Text "F:/VHDL/DataPath/mux4x1_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679611 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_10 " "Found entity 1: mux4x1_10" {  } { { "mux4x1_10.vhd" "" { Text "F:/VHDL/DataPath/mux4x1_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8-arc_mux2x1_8 " "Found design unit 1: mux2x1_8-arc_mux2x1_8" {  } { { "mux2x1_8.vhd" "" { Text "F:/VHDL/DataPath/mux2x1_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679658 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8 " "Found entity 1: mux2x1_8" {  } { { "mux2x1_8.vhd" "" { Text "F:/VHDL/DataPath/mux2x1_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_10-arc_inc_10 " "Found design unit 1: inc_10-arc_inc_10" {  } { { "inc_10.vhd" "" { Text "F:/VHDL/DataPath/inc_10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679705 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc_10 " "Found entity 1: inc_10" {  } { { "inc_10.vhd" "" { Text "F:/VHDL/DataPath/inc_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_8-arc_comp_8 " "Found design unit 1: comp_8-arc_comp_8" {  } { { "comp_8.vhd" "" { Text "F:/VHDL/DataPath/comp_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679736 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_8 " "Found entity 1: comp_8" {  } { { "comp_8.vhd" "" { Text "F:/VHDL/DataPath/comp_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_10-arc_add_10 " "Found design unit 1: add_10-arc_add_10" {  } { { "add_10.vhd" "" { Text "F:/VHDL/DataPath/add_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679783 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_10 " "Found entity 1: add_10" {  } { { "add_10.vhd" "" { Text "F:/VHDL/DataPath/add_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arc_datapath " "Found design unit 1: datapath-arc_datapath" {  } { { "datapath.vhd" "" { Text "F:/VHDL/DataPath/datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679845 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "F:/VHDL/DataPath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_8-arc_add_8 " "Found design unit 1: add_8-arc_add_8" {  } { { "add_8.vhd" "" { Text "F:/VHDL/DataPath/add_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679892 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_8 " "Found entity 1: add_8" {  } { { "add_8.vhd" "" { Text "F:/VHDL/DataPath/add_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148679892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148679892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574148680844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "men_dados men_dados:md " "Elaborating entity \"men_dados\" for hierarchy \"men_dados:md\"" {  } { { "datapath.vhd" "md" { Text "F:/VHDL/DataPath/datapath.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148681015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram men_dados:md\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"men_dados:md\|altsyncram:altsyncram_component\"" {  } { { "Memórias/men_dados/men_dados.vhd" "altsyncram_component" { Text "F:/VHDL/DataPath/Memórias/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "men_dados:md\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"men_dados:md\|altsyncram:altsyncram_component\"" {  } { { "Memórias/men_dados/men_dados.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574148682170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "men_dados:md\|altsyncram:altsyncram_component " "Instantiated megafunction \"men_dados:md\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682185 ""}  } { { "Memórias/men_dados/men_dados.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574148682185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_19g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_19g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_19g1 " "Found entity 1: altsyncram_19g1" {  } { { "db/altsyncram_19g1.tdf" "" { Text "F:/VHDL/DataPath/db/altsyncram_19g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148682575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148682575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_19g1 men_dados:md\|altsyncram:altsyncram_component\|altsyncram_19g1:auto_generated " "Elaborating entity \"altsyncram_19g1\" for hierarchy \"men_dados:md\|altsyncram:altsyncram_component\|altsyncram_19g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "men_prog men_prog:mp " "Elaborating entity \"men_prog\" for hierarchy \"men_prog:mp\"" {  } { { "datapath.vhd" "mp" { Text "F:/VHDL/DataPath/datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148682872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram men_prog:mp\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"men_prog:mp\|altsyncram:altsyncram_component\"" {  } { { "Memórias/men_prog/men_prog.vhd" "altsyncram_component" { Text "F:/VHDL/DataPath/Memórias/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "men_prog:mp\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"men_prog:mp\|altsyncram:altsyncram_component\"" {  } { { "Memórias/men_prog/men_prog.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "men_prog:mp\|altsyncram:altsyncram_component " "Instantiated megafunction \"men_prog:mp\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file men_prog.mif " "Parameter \"init_file\" = \"men_prog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683168 ""}  } { { "Memórias/men_prog/men_prog.vhd" "" { Text "F:/VHDL/DataPath/Memórias/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574148683168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8da1 " "Found entity 1: altsyncram_8da1" {  } { { "db/altsyncram_8da1.tdf" "" { Text "F:/VHDL/DataPath/db/altsyncram_8da1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574148683324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574148683324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8da1 men_prog:mp\|altsyncram:altsyncram_component\|altsyncram_8da1:auto_generated " "Elaborating entity \"altsyncram_8da1\" for hierarchy \"men_prog:mp\|altsyncram:altsyncram_component\|altsyncram_8da1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_cmp " "Elaborating entity \"ula\" for hierarchy \"ula:ula_cmp\"" {  } { { "datapath.vhd" "ula_cmp" { Text "F:/VHDL/DataPath/datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA/ula.vhd" "" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574148683683 "|datapath|ula:ula_cmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA/ula.vhd" "" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574148683683 "|datapath|ula:ula_cmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(113) " "VHDL Process Statement warning at ula.vhd(113): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA/ula.vhd" "" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574148683714 "|datapath|ula:ula_cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9 ula:ula_cmp\|add_9:add_comp " "Elaborating entity \"add_9\" for hierarchy \"ula:ula_cmp\|add_9:add_comp\"" {  } { { "ULA/ula.vhd" "add_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_9 ula:ula_cmp\|sub_9:sub_comp " "Elaborating entity \"sub_9\" for hierarchy \"ula:ula_cmp\|sub_9:sub_comp\"" {  } { { "ULA/ula.vhd" "sub_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_9 ula:ula_cmp\|and_9:and_comp " "Elaborating entity \"and_9\" for hierarchy \"ula:ula_cmp\|and_9:and_comp\"" {  } { { "ULA/ula.vhd" "and_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148683979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_9 ula:ula_cmp\|or_9:or_comp " "Elaborating entity \"or_9\" for hierarchy \"ula:ula_cmp\|or_9:or_comp\"" {  } { { "ULA/ula.vhd" "or_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_9 ula:ula_cmp\|xor_9:xor_comp " "Elaborating entity \"xor_9\" for hierarchy \"ula:ula_cmp\|xor_9:xor_comp\"" {  } { { "ULA/ula.vhd" "xor_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_9 ula:ula_cmp\|srl_9:srl_comp " "Elaborating entity \"srl_9\" for hierarchy \"ula:ula_cmp\|srl_9:srl_comp\"" {  } { { "ULA/ula.vhd" "srl_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_9 ula:ula_cmp\|sll_9:sll_comp " "Elaborating entity \"sll_9\" for hierarchy \"ula:ula_cmp\|sll_9:sll_comp\"" {  } { { "ULA/ula.vhd" "sll_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_9 ula:ula_cmp\|sra_9:sra_comp " "Elaborating entity \"sra_9\" for hierarchy \"ula:ula_cmp\|sra_9:sra_comp\"" {  } { { "ULA/ula.vhd" "sra_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_9 ula:ula_cmp\|mux8x1_9:mux_comp " "Elaborating entity \"mux8x1_9\" for hierarchy \"ula:ula_cmp\|mux8x1_9:mux_comp\"" {  } { { "ULA/ula.vhd" "mux_comp" { Text "F:/VHDL/DataPath/ULA/ula.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10 inc_10:inc_PC " "Elaborating entity \"inc_10\" for hierarchy \"inc_10:inc_PC\"" {  } { { "datapath.vhd" "inc_PC" { Text "F:/VHDL/DataPath/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_10 add_10:add_PC " "Elaborating entity \"add_10\" for hierarchy \"add_10:add_PC\"" {  } { { "datapath.vhd" "add_PC" { Text "F:/VHDL/DataPath/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 add_8:add_MD " "Elaborating entity \"add_8\" for hierarchy \"add_8:add_MD\"" {  } { { "datapath.vhd" "add_MD" { Text "F:/VHDL/DataPath/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_8 comp_8:comp " "Elaborating entity \"comp_8\" for hierarchy \"comp_8:comp\"" {  } { { "datapath.vhd" "comp" { Text "F:/VHDL/DataPath/datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_l reg8_l:reg_i0 " "Elaborating entity \"reg8_l\" for hierarchy \"reg8_l:reg_i0\"" {  } { { "datapath.vhd" "reg_i0" { Text "F:/VHDL/DataPath/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148684900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_l reg1_l:reg_C " "Elaborating entity \"reg1_l\" for hierarchy \"reg1_l:reg_C\"" {  } { { "datapath.vhd" "reg_C" { Text "F:/VHDL/DataPath/datapath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148685056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10 reg10:reg_PC " "Elaborating entity \"reg10\" for hierarchy \"reg10:reg_PC\"" {  } { { "datapath.vhd" "reg_PC" { Text "F:/VHDL/DataPath/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148685149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10_l reg10_l:reg_RP " "Elaborating entity \"reg10_l\" for hierarchy \"reg10_l:reg_RP\"" {  } { { "datapath.vhd" "reg_RP" { Text "F:/VHDL/DataPath/datapath.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148685243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_l reg16_l:reg_RI " "Elaborating entity \"reg16_l\" for hierarchy \"reg16_l:reg_RI\"" {  } { { "datapath.vhd" "reg_RI" { Text "F:/VHDL/DataPath/datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148685352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8 mux4x1_8:mux_i0 " "Elaborating entity \"mux4x1_8\" for hierarchy \"mux4x1_8:mux_i0\"" {  } { { "datapath.vhd" "mux_i0" { Text "F:/VHDL/DataPath/datapath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148685477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8 mux2x1_8:mux_o2 " "Elaborating entity \"mux2x1_8\" for hierarchy \"mux2x1_8:mux_o2\"" {  } { { "datapath.vhd" "mux_o2" { Text "F:/VHDL/DataPath/datapath.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148685586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_10 mux4x1_10:mux_pc " "Elaborating entity \"mux4x1_10\" for hierarchy \"mux4x1_10:mux_pc\"" {  } { { "datapath.vhd" "mux_pc" { Text "F:/VHDL/DataPath/datapath.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574148685664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574148688597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574148691186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574148691186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dp_ld_r0 " "No output dependent on input pin \"dp_ld_r0\"" {  } { { "datapath.vhd" "" { Text "F:/VHDL/DataPath/datapath.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574148691826 "|datapath|dp_ld_r0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574148691826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "440 " "Implemented 440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574148691826 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574148691826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574148691826 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1574148691826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574148691826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574148692091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 05:31:32 2019 " "Processing ended: Tue Nov 19 05:31:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574148692091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574148692091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574148692091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574148692091 ""}
