
signal clk: BIT := '0';
clk <= not clk after 50 ns;

signal clk: std_logic;
signal reset: std_logic;
signal count: std_logic_vector(7 downto 0);
process_count: process (clk)
begin
	if (clk'event and clk = '1') then
		if (reset = '1') then
			count <= (others => '0');
		else
			count <= count + 1;
		end if;
	end if;
end process;

finish_sim_time :process
begin
	wait for 100 ns;
	assert false
		report "simulation finished"
		severity failure;
end process finish_sim_time;
LIBRARY ieee  ; 
USE ieee.std_logic_1164.all  ; 
USE ieee.std_logic_arith.all  ; 
USE ieee.STD_LOGIC_UNSIGNED.all  ; 
ENTITY main_tb  IS 
END ; 
 
ARCHITECTURE main_tb_arch OF main_tb IS
  SIGNAL xinput   :  STD_LOGIC  ; 
  SIGNAL yout   :  std_logic_vector (8 downto 0)  ; 
  SIGNAL rst   :  STD_LOGIC  ; 
  SIGNAL muxout   :  STD_LOGIC  ; 
  SIGNAL clk   :  STD_LOGIC  ; 
  COMPONENT main  
    PORT ( 
      xinput  : in STD_LOGIC ; 
      yout  : inout std_logic_vector (8 downto 0) ; 
      rst  : in STD_LOGIC ; 
      muxout  : out STD_LOGIC ; 
      clk  : in STD_LOGIC ); 
  END COMPONENT ; 
BEGIN
  DUT  : main  
    PORT MAP ( 
      xinput   => xinput  ,
      yout   => yout  ,
      rst   => rst  ,
      muxout   => muxout  ,
      clk   => clk   ) ; 
END ; 


