EDA Netlist Writer report for projeto7
<<<<<<< HEAD
Mon Jan 20 18:49:58 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
=======
Wed Feb 05 09:09:23 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
>>>>>>> 2fdf6a7eb99579132e02f4b97c83edac185b2431


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
<<<<<<< HEAD
Copyright (C) 2020  Intel Corporation. All rights reserved.
=======
Copyright (C) 2019  Intel Corporation. All rights reserved.
>>>>>>> 2fdf6a7eb99579132e02f4b97c83edac185b2431
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
<<<<<<< HEAD
; EDA Netlist Writer Status ; Successful - Mon Jan 20 18:49:58 2025 ;
=======
; EDA Netlist Writer Status ; Successful - Wed Feb 05 09:09:23 2025 ;
>>>>>>> 2fdf6a7eb99579132e02f4b97c83edac185b2431
; Revision Name             ; projeto7                              ;
; Top-level Entity Name     ; projeto7                              ;
; Family                    ; MAX 10                                ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Option                                                                                            ; Setting         ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Tool Name                                                                                         ; ModelSim (VHDL) ;
; Generate functional simulation netlist                                                            ; On              ;
; Truncate long hierarchy paths                                                                     ; Off             ;
; Map illegal HDL characters                                                                        ; Off             ;
; Flatten buses into individual nodes                                                               ; Off             ;
; Maintain hierarchy                                                                                ; Off             ;
; Bring out device-wide set/reset signals as ports                                                  ; Off             ;
; Enable glitch filtering                                                                           ; Off             ;
; Do not write top level VHDL entity                                                                ; Off             ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off             ;
; Architecture name in VHDL output netlist                                                          ; structure       ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off             ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off             ;
+---------------------------------------------------------------------------------------------------+-----------------+


<<<<<<< HEAD
+----------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+
; C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/simulation/modelsim/projeto7.vho ;
+----------------------------------------------------------------------------------------------------------------+
=======
+----------------------------------------------------------------------+
; Simulation Generated Files                                           ;
+----------------------------------------------------------------------+
; Generated Files                                                      ;
+----------------------------------------------------------------------+
; H:/Logica-Reconfiguravel/Relatorio7/simulation/modelsim/projeto7.vho ;
+----------------------------------------------------------------------+
>>>>>>> 2fdf6a7eb99579132e02f4b97c83edac185b2431


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
<<<<<<< HEAD
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 20 18:49:58 2025
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto7 -c projeto7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file projeto7.vho in folder "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4653 megabytes
    Info: Processing ended: Mon Jan 20 18:49:58 2025
    Info: Elapsed time: 00:00:00
=======
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Feb 05 09:09:22 2025
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto7 -c projeto7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file projeto7.vho in folder "H:/Logica-Reconfiguravel/Relatorio7/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Wed Feb 05 09:09:23 2025
    Info: Elapsed time: 00:00:01
>>>>>>> 2fdf6a7eb99579132e02f4b97c83edac185b2431
    Info: Total CPU time (on all processors): 00:00:01


