$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module shift_example_testbench $end
  $var wire 8 % test_data [7:0] $end
  $var wire 8 & test_signed [7:0] $end
  $var wire 8 ' all_ones [7:0] $end
  $var wire 8 ( all_zeros [7:0] $end
  $var wire 8 ) neg_one [7:0] $end
  $scope module DESIGN_INSTANCE $end
   $var wire 8 % data [7:0] $end
   $var wire 8 & signed_data [7:0] $end
   $var wire 8 # result [7:0] $end
   $var wire 8 $ signed_result [7:0] $end
   $var wire 8 * pos_signed [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11010000 #
b11101101 $
b10110100 %
b10110100 &
b11111111 '
b00000000 (
b11111111 )
b01110100 *
#21
