--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx_WebPACK\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7020 paths analyzed, 818 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.968ns.
--------------------------------------------------------------------------------
Slack:                  12.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.915ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.DMUX    Tcind                 0.289   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y49.C1      net (fanout=2)        0.733   alu/M_adder_out[11]
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X19Y49.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.915ns (2.684ns logic, 5.231ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  12.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.886ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.DQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X22Y47.D4      net (fanout=7)        1.577   alu/M_ram2_read_data[3]
    SLICE_X22Y47.D       Tilo                  0.235   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y52.D2      net (fanout=9)        1.278   alu/M_alu_a[3]
    SLICE_X20Y52.CMUX    Topdc                 0.456   alu/alu/boolean/N22
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X20Y52.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X20Y52.A       Tilo                  0.254   alu/alu/boolean/N22
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y51.A2      net (fanout=1)        1.175   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y51.BMUX    Topab                 0.456   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (2.180ns logic, 5.706ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.848ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X18Y50.CMUX    Tcinc                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X19Y49.C3      net (fanout=2)        0.572   alu/M_adder_out[14]
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X19Y49.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.848ns (2.775ns logic, 5.073ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  12.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.CMUX    Topac                 0.636   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y48.A1      net (fanout=2)        1.037   alu/alu/M_adder_out[2]
    SLICE_X16Y48.A       Tilo                  0.254   alu/alu/boolean/N25
                                                       alu/alu/Mmux_out26
    SLICE_X19Y49.A6      net (fanout=1)        0.378   alu/alu/Mmux_out25
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.828ns (2.463ns logic, 5.365ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  12.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y49.B2      net (fanout=2)        0.953   alu/M_adder_out[10]
    SLICE_X19Y49.B       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X19Y49.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (2.684ns logic, 5.139ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  12.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X18Y50.BMUX    Tcinb                 0.277   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X19Y49.C4      net (fanout=2)        0.537   alu/M_adder_out[13]
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X19Y49.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (2.763ns logic, 5.038ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  12.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_6 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.295 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_6 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y54.CQ      Tcko                  0.430   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_6
    SLICE_X15Y49.A4      net (fanout=4)        1.346   alu/M_ram2_read_data[6]
    SLICE_X15Y49.A       Tilo                  0.259   alu/Sh123
                                                       alu/Mmux_M_alu_a101
    SLICE_X22Y50.D3      net (fanout=12)       1.309   alu/M_alu_a[6]
    SLICE_X22Y50.CMUX    Topdc                 0.402   alu/Mmux_out103
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o4_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o4
    SLICE_X20Y52.A4      net (fanout=1)        0.785   alu/alu/boolean/a[15]_reduce_nor_7_o4
    SLICE_X20Y52.A       Tilo                  0.254   alu/alu/boolean/N22
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y51.A2      net (fanout=1)        1.175   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y51.BMUX    Topab                 0.456   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (2.150ns logic, 5.550ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  12.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.BMUX    Topab                 0.519   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y48.A2      net (fanout=2)        0.985   alu/alu/M_adder_out[1]
    SLICE_X16Y48.A       Tilo                  0.254   alu/alu/boolean/N25
                                                       alu/alu/Mmux_out26
    SLICE_X19Y49.A6      net (fanout=1)        0.378   alu/alu/Mmux_out25
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (2.346ns logic, 5.313ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  12.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.614ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X18Y50.AMUX    Tcina                 0.210   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X19Y49.C5      net (fanout=2)        0.417   alu/M_adder_out[12]
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X19Y49.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (2.696ns logic, 4.918ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  12.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y49.B1      net (fanout=2)        0.735   alu/M_adder_out[8]
    SLICE_X19Y49.B       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X19Y49.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (2.605ns logic, 4.921ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  12.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.446ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.BMUX    Tcinb                 0.277   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y49.B4      net (fanout=2)        0.588   alu/M_adder_out[9]
    SLICE_X19Y49.B       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X19Y49.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.446ns (2.672ns logic, 4.774ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  12.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y48.A4      net (fanout=2)        0.545   alu/M_adder_out[4]
    SLICE_X16Y48.A       Tilo                  0.254   alu/alu/boolean/N25
                                                       alu/alu/Mmux_out26
    SLICE_X19Y49.A6      net (fanout=1)        0.378   alu/alu/Mmux_out25
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (2.509ns logic, 4.876ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  12.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.BMUX    Tcinb                 0.277   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y49.B3      net (fanout=2)        0.584   alu/M_adder_out[5]
    SLICE_X19Y49.B       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X19Y49.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (2.581ns logic, 4.767ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  12.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.BQ      Tcko                  0.476   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_1
    SLICE_X15Y46.A3      net (fanout=18)       1.365   alu/M_ram3_read_data[1]
    SLICE_X15Y46.A       Tilo                  0.259   alu/alu/Mmux_out23
                                                       alu/Mmux_M_alu_b151_1
    SLICE_X20Y52.B6      net (fanout=6)        1.341   alu/Mmux_M_alu_b151
    SLICE_X20Y52.B       Tilo                  0.254   alu/alu/boolean/N22
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o3_SW0
    SLICE_X20Y52.A3      net (fanout=1)        0.484   alu/alu/boolean/N22
    SLICE_X20Y52.A       Tilo                  0.254   alu/alu/boolean/N22
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y51.A2      net (fanout=1)        1.175   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y51.BMUX    Topab                 0.456   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (2.048ns logic, 5.300ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  12.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.322ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.DQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X22Y47.D4      net (fanout=7)        1.577   alu/M_ram2_read_data[3]
    SLICE_X22Y47.D       Tilo                  0.235   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X22Y54.D6      net (fanout=9)        0.822   alu/M_alu_a[3]
    SLICE_X22Y54.CMUX    Topdc                 0.402   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/out1_F
                                                       alu/alu/boolean/out1
    SLICE_X17Y51.D1      net (fanout=3)        1.347   alu/alu/boolean/out
    SLICE_X17Y51.D       Tilo                  0.259   alu/alu/boolean/GND_18_o_b[15]_or_16_OUT[0]
                                                       alu/alu/boolean/GND_18_o_b[15]_or_16_OUT<0>1
    SLICE_X16Y51.C2      net (fanout=1)        0.511   alu/alu/boolean/GND_18_o_b[15]_or_16_OUT[0]
    SLICE_X16Y51.BMUX    Topcb                 0.455   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.322ns (2.130ns logic, 5.192ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.301ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X22Y47.D6      net (fanout=14)       0.992   alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X22Y47.D       Tilo                  0.235   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X20Y52.D2      net (fanout=9)        1.278   alu/M_alu_a[3]
    SLICE_X20Y52.CMUX    Topdc                 0.456   alu/alu/boolean/N22
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1_F
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X20Y52.A2      net (fanout=1)        0.741   alu/alu/boolean/a[15]_reduce_nor_7_o1
    SLICE_X20Y52.A       Tilo                  0.254   alu/alu/boolean/N22
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X16Y51.A2      net (fanout=1)        1.175   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X16Y51.BMUX    Topab                 0.456   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.301ns (2.180ns logic, 5.121ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  12.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.DQ      Tcko                  0.430   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X22Y47.D4      net (fanout=7)        1.577   alu/M_ram2_read_data[3]
    SLICE_X22Y47.D       Tilo                  0.235   alu/M_alu_a[3]
                                                       alu/Mmux_M_alu_a131
    SLICE_X22Y54.D6      net (fanout=9)        0.822   alu/M_alu_a[3]
    SLICE_X22Y54.CMUX    Topdc                 0.402   alu/M_ram2_read_data[15]
                                                       alu/alu/boolean/out1_F
                                                       alu/alu/boolean/out1
    SLICE_X17Y53.B1      net (fanout=3)        1.344   alu/alu/boolean/out
    SLICE_X17Y53.B       Tilo                  0.259   alu/alu/boolean/GND_18_o_b[15]_and_12_OUT[0]
                                                       alu/alu/boolean/GND_18_o_b[15]_and_12_OUT<0>1
    SLICE_X16Y51.A5      net (fanout=1)        0.462   alu/alu/boolean/GND_18_o_b[15]_and_12_OUT[0]
    SLICE_X16Y51.BMUX    Topab                 0.456   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_4
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (2.131ns logic, 5.140ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  12.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.165ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.BMUX    Topab                 0.519   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X17Y49.B1      net (fanout=2)        0.972   alu/alu/M_adder_out[1]
    SLICE_X17Y49.B       Tilo                  0.259   alu/Mmux_out16
                                                       alu/alu/Mmux_out164
    SLICE_X14Y47.A2      net (fanout=1)        0.914   alu/alu/Mmux_out163
    SLICE_X14Y47.CLK     Tas                   0.349   alu/result/ram_0[2]
                                                       alu/alu/Mmux_out165
                                                       alu/result/ram_0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.165ns (2.092ns logic, 5.073ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y48.A6      net (fanout=2)        0.411   alu/M_adder_out[3]
    SLICE_X16Y48.A       Tilo                  0.254   alu/alu/boolean/N25
                                                       alu/alu/Mmux_out26
    SLICE_X19Y49.A6      net (fanout=1)        0.378   alu/alu/Mmux_out25
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (2.494ns logic, 4.739ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  12.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X21Y52.A3      net (fanout=14)       1.289   alu/M_fsm_controller_q_FSM_FFd1_4
    SLICE_X21Y52.A       Tilo                  0.259   alu/Mmux_M_alu_b131
                                                       alu/Mmux_M_alu_b41
    SLICE_X23Y51.C2      net (fanout=6)        0.780   alu/M_alu_b[12]
    SLICE_X23Y51.C       Tilo                  0.259   alu/M_alu_b[13]
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o4
    SLICE_X20Y53.A2      net (fanout=1)        0.964   alu/alu/boolean/a[15]_reduce_nor_5_o4
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_5_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_5_o5
    SLICE_X16Y51.B4      net (fanout=1)        1.269   alu/alu/boolean/a[15]_reduce_nor_5_o5
    SLICE_X16Y51.BMUX    Topbb                 0.444   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_5
                                                       alu/alu/boolean/Mmux_out_3_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (1.995ns logic, 5.237ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.227ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.DMUX    Tcind                 0.289   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y49.B5      net (fanout=2)        0.451   alu/M_adder_out[7]
    SLICE_X19Y49.B       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X19Y49.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.227ns (2.593ns logic, 4.634ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  12.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd7_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd7_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_autostate_q_FSM_FFd10_1
                                                       alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B2      net (fanout=5)        1.000   alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.DMUX    Tcind                 0.289   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y49.C1      net (fanout=2)        0.733   alu/M_adder_out[11]
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X19Y49.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (2.733ns logic, 4.482ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  12.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_8 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_8 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.DQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/M_fsm_controller_q_FSM_FFd1_8
    SLICE_X16Y52.B6      net (fanout=2)        0.870   alu/M_fsm_controller_q_FSM_FFd1_8
    SLICE_X16Y52.B       Tilo                  0.254   alu/alu/boolean/out2
                                                       alu/Mmux_M_alu_a61
    SLICE_X20Y50.A1      net (fanout=13)       1.872   alu/M_alu_a[10]
    SLICE_X20Y50.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_9_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X20Y50.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X20Y50.C       Tilo                  0.255   alu/alu/boolean/a[15]_reduce_nor_9_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y51.C5      net (fanout=1)        0.876   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y51.BMUX    Topcb                 0.455   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (2.092ns logic, 5.093ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd7_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd7_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_autostate_q_FSM_FFd10_1
                                                       alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B2      net (fanout=5)        1.000   alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X18Y50.CMUX    Tcinc                 0.289   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X19Y49.C3      net (fanout=2)        0.572   alu/M_adder_out[14]
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X19Y49.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (2.824ns logic, 4.324ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  12.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.CMUX    Tcinc                 0.289   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y49.B6      net (fanout=2)        0.359   alu/M_adder_out[6]
    SLICE_X19Y49.B       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X19Y49.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (2.593ns logic, 4.542ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  12.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd7_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.128ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd7_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_autostate_q_FSM_FFd10_1
                                                       alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B2      net (fanout=5)        1.000   alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.CMUX    Topac                 0.636   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y48.A1      net (fanout=2)        1.037   alu/alu/M_adder_out[2]
    SLICE_X16Y48.A       Tilo                  0.254   alu/alu/boolean/N25
                                                       alu/alu/Mmux_out26
    SLICE_X19Y49.A6      net (fanout=1)        0.378   alu/alu/Mmux_out25
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.128ns (2.512ns logic, 4.616ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  12.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd7_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd7_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_autostate_q_FSM_FFd10_1
                                                       alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B2      net (fanout=5)        1.000   alu/M_autostate_q_FSM_FFd7_1
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y49.B2      net (fanout=2)        0.953   alu/M_adder_out[10]
    SLICE_X19Y49.B       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X19Y49.A5      net (fanout=1)        0.230   alu/alu/Mmux_out24
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.733ns logic, 4.390ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  12.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.119ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X16Y49.B1      net (fanout=2)        1.749   alu/M_ram1_read_data[0]
    SLICE_X16Y49.B       Tilo                  0.254   alu/M_fsm_controller_q_FSM_FFd1_8
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X14Y48.A1      net (fanout=2)        0.774   alu/Mmux_M_alu_alufn61
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.AMUX    Topaa                 0.449   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y48.A5      net (fanout=2)        0.515   alu/alu/M_adder_out[0]
    SLICE_X16Y48.A       Tilo                  0.254   alu/alu/boolean/N25
                                                       alu/alu/Mmux_out26
    SLICE_X19Y49.A6      net (fanout=1)        0.378   alu/alu/Mmux_out25
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.119ns (2.276ns logic, 4.843ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  12.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.AQ      Tcko                  0.476   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X14Y48.B1      net (fanout=9)        1.275   alu/M_ram3_read_data[0]
    SLICE_X14Y48.B       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   alu/Mmux_M_alu_b161
    SLICE_X14Y48.A       Tilo                  0.235   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A5      net (fanout=1)        0.664   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.DMUX    Tcind                 0.289   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y49.C1      net (fanout=2)        0.733   alu/M_adder_out[11]
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X19Y49.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y49.A       Tilo                  0.259   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X14Y49.A2      net (fanout=1)        0.763   alu/alu/Mmux_out27
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (2.665ns logic, 4.451ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  12.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_10 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.295 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_10 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.CQ      Tcko                  0.525   alu/M_ram2_read_data[11]
                                                       alu/ram2/read_data_10
    SLICE_X16Y52.B5      net (fanout=3)        0.794   alu/M_ram2_read_data[10]
    SLICE_X16Y52.B       Tilo                  0.254   alu/alu/boolean/out2
                                                       alu/Mmux_M_alu_a61
    SLICE_X20Y50.A1      net (fanout=13)       1.872   alu/M_alu_a[10]
    SLICE_X20Y50.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_9_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o3
    SLICE_X20Y50.C1      net (fanout=1)        0.540   alu/alu/boolean/a[15]_reduce_nor_9_o4
    SLICE_X20Y50.C       Tilo                  0.255   alu/alu/boolean/a[15]_reduce_nor_9_o3
                                                       alu/alu/boolean/a[15]_reduce_nor_9_o6
    SLICE_X16Y51.C5      net (fanout=1)        0.876   alu/alu/boolean/a[15]_reduce_nor_9_o
    SLICE_X16Y51.BMUX    Topcb                 0.455   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X14Y49.A4      net (fanout=1)        0.935   alu/alu/M_boolean_out[0]
    SLICE_X14Y49.CLK     Tas                   0.349   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (2.092ns logic, 5.017ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.968|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7020 paths, 0 nets, and 1423 connections

Design statistics:
   Minimum period:   7.968ns{1}   (Maximum frequency: 125.502MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 17:18:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



