
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.452924                       # Number of seconds simulated
sim_ticks                                452924274000                       # Number of ticks simulated
final_tick                               952924320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333670                       # Simulator instruction rate (inst/s)
host_op_rate                                   333670                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50375684                       # Simulator tick rate (ticks/s)
host_mem_usage                                2335156                       # Number of bytes of host memory used
host_seconds                                  8990.93                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        84608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     42952640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43037248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40567424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40567424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       671135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              672457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        633866                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             633866                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       186804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     94834043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95020847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       186804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           186804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        89567785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89567785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        89567785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       186804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     94834043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184588632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      672458                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     633866                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    672458                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   633866                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   43037248                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                40567424                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             43037248                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             40567424                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               41613                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               42222                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               42188                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               42170                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               41660                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               42143                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               42232                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               42138                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               41170                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               42053                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              42195                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              42433                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              41417                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42411                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42208                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              42198                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               39190                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               39705                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               39698                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               39741                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               39114                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               39702                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               39883                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               39794                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               38992                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               39708                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              39761                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              39901                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              39067                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              39976                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              39836                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              39798                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  452924124500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                672458                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               633866                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  602362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   25856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   27192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   27458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   27560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       150311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    556.163155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.396388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   661.660070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        60994     40.58%     40.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        19440     12.93%     53.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         6051      4.03%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         2843      1.89%     59.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         1961      1.30%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1794      1.19%     61.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1107      0.74%     62.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         1095      0.73%     63.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1069      0.71%     64.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1045      0.70%     64.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1032      0.69%     65.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1155      0.77%     66.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1035      0.69%     66.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1013      0.67%     67.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1194      0.79%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1396      0.93%     69.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1668      1.11%     70.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         2096      1.39%     71.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         2925      1.95%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         4427      2.95%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         5196      3.46%     80.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         5892      3.92%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        21989     14.63%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         1087      0.72%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          200      0.13%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           83      0.06%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           48      0.03%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           36      0.02%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           23      0.02%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           30      0.02%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           25      0.02%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           20      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           10      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            5      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           11      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            9      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            7      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            4      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            3      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            3      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            3      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            2      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            2      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            1      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            1      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            4      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            3      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            1      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            3      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            2      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            5      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            5      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            2      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            4      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            5      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            1      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            4      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            1      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            3      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            3      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            2      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            2      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            2      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            2      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            2      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            2      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            2      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            1      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            5      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          181      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8449            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       150311                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  12002930250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             25560397750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3362255000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               10195212500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     17849.52                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15161.27                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                38010.80                       # Average memory access latency
system.mem_ctrls.avgRdBW                        95.02                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        89.57                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                95.02                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                89.57                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.06                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       1.29                       # Average write queue length over time
system.mem_ctrls.readRowHits                   613390                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  542607                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     346716.53                       # Average gap between requests
system.membus.throughput                    184588632                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                5509                       # Transaction distribution
system.membus.trans_dist::ReadResp               5509                       # Transaction distribution
system.membus.trans_dist::Writeback            633866                       # Transaction distribution
system.membus.trans_dist::ReadExReq            666949                       # Transaction distribution
system.membus.trans_dist::ReadExResp           666948                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1978781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1978781                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     83604672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            83604672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               83604672                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3188626000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3187049500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       430199326                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    333664135                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6261481                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    262539337                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       247541941                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.287562                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        35982773                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       149380                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            340567544                       # DTB read hits
system.switch_cpus.dtb.read_misses             311522                       # DTB read misses
system.switch_cpus.dtb.read_acv                    12                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        340879066                       # DTB read accesses
system.switch_cpus.dtb.write_hits           208864954                       # DTB write hits
system.switch_cpus.dtb.write_misses            185349                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       209050303                       # DTB write accesses
system.switch_cpus.dtb.data_hits            549432498                       # DTB hits
system.switch_cpus.dtb.data_misses             496871                       # DTB misses
system.switch_cpus.dtb.data_acv                    13                       # DTB access violations
system.switch_cpus.dtb.data_accesses        549929369                       # DTB accesses
system.switch_cpus.itb.fetch_hits           261712003                       # ITB hits
system.switch_cpus.itb.fetch_misses            222704                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       261934707                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  136                       # Number of system calls
system.switch_cpus.numCycles                905848548                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    266150088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2225465754                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           430199326                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    283524714                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             436703104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21952857                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      169102349                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        16963                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      1126137                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         261712003                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2323052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    888063779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.505975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.028845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        451360675     50.83%     50.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         34354549      3.87%     54.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         46263222      5.21%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         49671917      5.59%     65.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         40828728      4.60%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         70686607      7.96%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         29535360      3.33%     81.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         67292865      7.58%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         98069856     11.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    888063779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.474913                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.456775                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        291090569                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     149844220                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         407869939                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      25260382                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       13998668                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     51411696                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1004801                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2201888630                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2379048                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       13998668                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        305331487                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        27583614                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     74948298                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         419850917                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      46350794                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2183473182                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1583                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       22948898                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      14348020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1515604609                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2835793731                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2801888439                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     33905292                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426814662                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         88789937                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3990682                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2923219                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          98628596                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    345121118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    213572359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     23673837                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11267200                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2081981511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5748798                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2064091947                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       813314                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     84697695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48377373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       111502                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    888063779                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.324261                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.015112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    208743672     23.51%     23.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    168818809     19.01%     42.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    145734334     16.41%     58.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114902295     12.94%     71.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     95000900     10.70%     82.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     78914317      8.89%     91.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     55106794      6.21%     97.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     12859628      1.45%     99.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7983030      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    888063779                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2951062     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         718101      2.85%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     14.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1080      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         4262      0.02%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13430439     53.26%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       8110174     32.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1494777652     72.42%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3277166      0.16%     72.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      5798526      0.28%     72.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          108      0.00%     72.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          725      0.00%     72.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2671350      0.13%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           58      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            1      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    347273912     16.82%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    210292447     10.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2064091947                       # Type of FU issued
system.switch_cpus.iq.rate                   2.278628                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            25215119                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012216                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5007708105                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2152026606                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2028506328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     34568000                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     20421644                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     16103956                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2071712071                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        17594993                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     38405164                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     17165672                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        43816                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        21210                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7476670                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      1714902                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1613717                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       13998668                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        12785508                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3045505                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2148064371                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6947249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     345121118                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    213572359                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2893051                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           916                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        21210                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2866911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3764302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      6631213                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2052168940                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     341027469                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11923006                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              60334062                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            550077788                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        408132495                       # Number of branches executed
system.switch_cpus.iew.exec_stores          209050319                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.265466                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2046705579                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2044610284                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1139565801                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1619493491                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.257122                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.703656                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     89964071                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5637296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5295219                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    874065111                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.354318                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.521843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    253827926     29.04%     29.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    194588507     22.26%     51.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    139582379     15.97%     67.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44136266      5.05%     72.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     53996555      6.18%     78.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     50054138      5.73%     84.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     39121836      4.48%     88.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     39383109      4.51%     93.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     59374395      6.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    874065111                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2057826912                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2057826912                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              534051133                       # Number of memory references committed
system.switch_cpus.commit.loads             327955446                       # Number of loads committed
system.switch_cpus.commit.membars             2818580                       # Number of memory barriers committed
system.switch_cpus.commit.branches          398819024                       # Number of branches committed
system.switch_cpus.commit.fp_insts           15974709                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1966709693                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     33249484                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      59374395                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2962367221                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4309581478                       # The number of ROB writes
system.switch_cpus.timesIdled                  432851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17784769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.452924                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.452924                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.207875                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.207875                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2719980464                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1451084828                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          21597826                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         11426552                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         6675875                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        5637161                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              6291                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               291                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.191986                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008881                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  737015389                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  197896734                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         291075.751446                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         100367.860289                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          391443.611735                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  20                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  19                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 36850769.450000                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 10415617.578947                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.788326                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.211674                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1732.589106                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1         5820                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2         5529                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1         17848                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2          17848                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1       631692                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2       599215                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    641081                       # number of replacements
system.l2.tags.tagsinuse                  8659.545225                       # Cycle average of tags in use
system.l2.tags.total_refs                     1242421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    672594                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.847208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7161.135156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   128.667459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   106.531520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1093.157892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        170.053197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.218541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.003251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.033361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.005190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.264268                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       191673                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       394502                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  586175                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1118071                       # number of Writeback hits
system.l2.Writeback_hits::total               1118071                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        64585                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64585                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        191673                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        459087                       # number of demand (read+write) hits
system.l2.demand_hits::total                   650760                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       191673                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       459087                       # number of overall hits
system.l2.overall_hits::total                  650760                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1322                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         4187                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5509                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       666949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              666949                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1322                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       671136                       # number of demand (read+write) misses
system.l2.demand_misses::total                 672458                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1322                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       671136                       # number of overall misses
system.l2.overall_misses::total                672458                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     88046250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    289940000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       377986250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  47704260750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47704260750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     88046250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  47994200750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48082247000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     88046250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  47994200750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48082247000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       192995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       398689                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              591684                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1118071                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1118071                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       731534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            731534                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       192995                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1130223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1323218                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       192995                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1130223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1323218                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006850                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.010502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.009311                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.911713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911713                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006850                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.593808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.508199                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006850                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.593808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.508199                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 66600.794251                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 69247.671364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 68612.497731                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 71526.099822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71526.099822                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 66600.794251                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 71511.885445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71502.230623                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 66600.794251                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 71511.885445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71502.230623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               633866                       # number of writebacks
system.l2.writebacks::total                    633866                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         4187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5509                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       666949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         666949                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       671136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            672458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       671136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           672458                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     72863750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    241889000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    314752750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  40048481250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40048481250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     72863750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  40290370250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40363234000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     72863750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  40290370250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40363234000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006850                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.010502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.009311                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.911713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911713                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.593808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.508199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.593808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.508199                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55116.301059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 57771.435395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57134.280269                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60047.291847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60047.291847                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 55116.301059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 60033.093516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60023.427485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 55116.301059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 60033.093516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60023.427485                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   344963697                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             591684                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            591684                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1118071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           731534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          731533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       385990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3378516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3764506                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     12351680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    143890752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          156242432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             156242432                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         2338715500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         289812246                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1852663999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1905848444                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6822831.840986                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6822831.840986                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            192973                       # number of replacements
system.cpu.icache.tags.tagsinuse          1020.231792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1200984579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            193997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6190.737893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      891729161750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   313.331972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   706.899819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.305988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.690332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996320                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    261518350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       261518350                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    261518350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        261518350                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    261518350                       # number of overall hits
system.cpu.icache.overall_hits::total       261518350                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       193651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        193651                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       193651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         193651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       193651                       # number of overall misses
system.cpu.icache.overall_misses::total        193651                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1098349743                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1098349743                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1098349743                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1098349743                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1098349743                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1098349743                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    261712001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    261712001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    261712001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    261712001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    261712001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    261712001                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000740                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000740                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000740                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5671.800006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5671.800006                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5671.800006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5671.800006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5671.800006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5671.800006                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1285                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          226                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.729730                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          226                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          656                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          656                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          656                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          656                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          656                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          656                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       192995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       192995                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       192995                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       192995                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       192995                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       192995                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    676773252                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    676773252                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    676773252                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    676773252                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    676773252                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    676773252                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000737                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000737                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3506.688007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3506.688007                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3506.688007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3506.688007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3506.688007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3506.688007                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          853963594                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           54808876                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 10392466.244579                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 660654.000434                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11053120.245013                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          262                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          262                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3259403.030534                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 209194.183206                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.939689                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.060311                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      59.932263                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1          524                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2          524                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         1820                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        12852                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        14672                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       253092                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       253092                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     6.946565                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1128281                       # number of replacements
system.cpu.dcache.tags.tagsinuse           949.692222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759546297                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1129247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            672.613075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   778.688245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   171.003977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.760438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.166996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.927434                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    295993871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       295993871                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    192574486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      192574486                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2818533                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2818533                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2818580                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2818580                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    488568357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        488568357                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    488568357                       # number of overall hits
system.cpu.dcache.overall_hits::total       488568357                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       491915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        491915                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10702620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10702620                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           51                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11194535                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11194535                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11194535                       # number of overall misses
system.cpu.dcache.overall_misses::total      11194535                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3507222750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3507222750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 643756261262                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 643756261262                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       333750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       333750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 647263484012                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 647263484012                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 647263484012                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 647263484012                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    296485786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    296485786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    499762892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    499762892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    499762892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    499762892                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001659                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001659                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.052650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052650                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022400                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7129.733287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7129.733287                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60149.408394                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60149.408394                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  6544.117647                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  6544.117647                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 57819.595366                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57819.595366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 57819.595366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57819.595366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4920312                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     45766795                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            155652                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          450013                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.610978                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   101.701051                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1118071                       # number of writebacks
system.cpu.dcache.writebacks::total           1118071                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        93235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93235                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      9971086                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      9971086                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           42                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10064321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10064321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10064321                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10064321                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       398680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       398680                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       731534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       731534                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1130214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1130214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1130214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1130214                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1786264250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1786264250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  48626372001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48626372001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       104750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  50412636251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50412636251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  50412636251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50412636251                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001345                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001345                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002262                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002262                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002262                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002262                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4480.446097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4480.446097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 66471.786685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66471.786685                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 11638.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11638.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 44604.505210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44604.505210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 44604.505210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44604.505210                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
