#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 17 18:35:25 2015
# Process ID: 4592
# Log file: C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Sound_FX/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Sound_FX/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Juan Carlos/Documents/Boston University/Spring 2015/Advanced Digital Design with Verilog and FPGA EC551/Project/Sound_FX/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports Clk_in]
endgroup
startgroup
set_property package_pin G11 [get_ports Clk_out]
endgroup
startgroup
set_property package_pin F10 [get_ports gain]
endgroup
startgroup
set_property package_pin E11 [get_ports shutdown]
endgroup
save_constraints
