# LSD projects

### Info
* lab* - Practice/laboratory projects (some of them are required for the evaluation projects)
* tlab* - Evaluation projects
* The project tasks are described in the files which name ends with <i>*_Enunciado.pdf</i>
* The project reports are the files which name ends with <i>*_relatorio.pdf</i>

### Projects
* [lab4](https://github.com/robyzzz/isel-projects/tree/master/LSD/lab4/) : ALU - Arithmetic Logic Unit [[Task](https://github.com/robyzzz/isel-projects/blob/master/LSD/lab4/LSD_2122i_LAB4_Enunciado.pdf)]
* [lab5](https://github.com/robyzzz/isel-projects/tree/master/LSD/lab5/) : Sequential circuits - Counter [[Task](https://github.com/robyzzz/isel-projects/blob/master/LSD/lab5/LSD_2122i_LAB5_Enunciado.pdf)]
* [tlab1](https://github.com/robyzzz/isel-projects/tree/master/LSD/tlab1/) : Combinational circuits [[Task](https://github.com/robyzzz/isel-projects/blob/master/LSD/tlab1/LSD_2122i_TLAB1_Enunciado.pdf)] [[Screenshots](https://github.com/awyxx/isel-projects/tree/master/LSD/tlab1/screenshots)] 
* [tlab2](https://github.com/robyzzz/isel-projects/tree/master/LSD/tlab2/) : Arithmetic circuits [[Task](https://github.com/robyzzz/isel-projects/blob/master/LSD/tlab2/LSD_2122i_TLAB2_Enunciado.pdf)] [[Screenshots](https://github.com/awyxx/isel-projects/tree/master/LSD/tlab2/screenshots)]
* [tlab3](https://github.com/robyzzz/isel-projects/tree/master/LSD/tlab3/) : Sequential circuits [[Task](https://github.com/robyzzz/isel-projects/blob/master/LSD/tlab3/LSD_2122i_TLAB3_Enunciado.pdf)] [[Screenshots](https://github.com/awyxx/isel-projects/tree/master/LSD/tlab3/screenshots)] 
* [tlab4](https://github.com/robyzzz/isel-projects/tree/master/LSD/tlab4/) : Data Control circuits [[Task](https://github.com/robyzzz/isel-projects/blob/master/LSD/tlab4/LSD_2122i_TLAB4_Enunciado.pdf)] [[Screenshots](https://github.com/awyxx/isel-projects/tree/master/LSD/tlab4/screenshots)]  [[Results](https://github.com/robyzzz/isel-projects/tree/master/LSD/tlab4/result)]

(*Credits: @roby2014 & @pedroMalaf*)

### Warning ⚠️
I would suggest to <b>NOT</b> rely on the reports (<i>*_relatorio.pdf</i>), because it can have misleading information and bad practices. :rofl:

### Class topics
* Numbering systems (binary, hex, octal, base n)
* Boolean algebra & logical simplification
* Logic functions
* Karnaugh maps
* Combinational circuit & design (mux, demux, encoders, decoders)
* Binary arithmetic & arithmetic circuits (half-adders, full-adders, ...)
* Sequential circuits (latches, flip-flops)
* Combinational circuit analysis & synthesis
* Registers and counters
* Memory & microprogrammed control units (RAM, ROM)
* Data/control circuits
* Programmable devices: FPGA
* Hardware Description Language: VHDL
* Digital systems design environments: Quartus
