

================================================================
== Synthesis Summary Report of 'foo_m'
================================================================
+ General Information: 
    * Date:           Sun Dec 11 11:12:53 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab5_z1
    * Solution:       sol4_fifo (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+----------+----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |         |          |          |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP   |    FF    |    LUT   | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+----------+----------+-----+
    |+ foo_m*            |     -|  0.53|    65541|  6.554e+05|         -|    65538|      -|  dataflow|  96 (240%)|  4 (10%)|  760 (4%)|  711 (8%)|    -|
    | + Loop_Loop1_proc  |     -|  0.53|    65537|  6.554e+05|         -|    65537|      -|        no|          -|   3 (7%)|  86 (~0%)|  119 (1%)|    -|
    |  o Loop1           |     -|  9.00|    65536|  6.554e+05|         4|        -|  16384|        no|          -|        -|         -|         -|    -|
    | + split            |     -|  1.99|    32769|  3.277e+05|         -|    32769|      -|        no|          -|        -|  20 (~0%)|  110 (1%)|    -|
    |  o L1              |     -|  9.00|    32768|  3.277e+05|         2|        -|  16384|        no|          -|        -|         -|         -|    -|
    | + Loop_Loop2_proc  |     -|  0.53|    49153|  4.915e+05|         -|    49153|      -|        no|          -|   1 (2%)|  99 (~0%)|  108 (1%)|    -|
    |  o Loop2           |     -|  9.00|    49152|  4.915e+05|         3|        -|  16384|        no|          -|        -|         -|         -|    -|
    | + Loop_Loop3_proc  |     -|  3.04|    32769|  3.277e+05|         -|    32769|      -|        no|          -|        -|  66 (~0%)|  122 (1%)|    -|
    |  o Loop3           |     -|  9.00|    32768|  3.277e+05|         2|        -|  16384|        no|          -|        -|         -|         -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| data_in_address0   | 14       |
| data_in_address1   | 14       |
| data_in_d0         | 32       |
| data_in_d1         | 32       |
| data_in_q0         | 32       |
| data_in_q1         | 32       |
| data_out1_address0 | 14       |
| data_out1_address1 | 14       |
| data_out1_d0       | 32       |
| data_out1_d1       | 32       |
| data_out1_q0       | 32       |
| data_out1_q1       | 32       |
| data_out2_address0 | 14       |
| data_out2_address1 | 14       |
| data_out2_d0       | 32       |
| data_out2_d1       | 32       |
| data_out2_q0       | 32       |
| data_out2_q1       | 32       |
+--------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| scale     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| data_in   | in        | int*     |
| scale     | in        | int      |
| data_out1 | out       | int*     |
| data_out2 | out       | int*     |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+--------------------+---------+----------+
| Argument  | HW Interface       | HW Type | HW Usage |
+-----------+--------------------+---------+----------+
| data_in   | data_in_address0   | port    | offset   |
| data_in   | data_in_ce0        | port    |          |
| data_in   | data_in_d0         | port    |          |
| data_in   | data_in_q0         | port    |          |
| data_in   | data_in_we0        | port    |          |
| data_in   | data_in_address1   | port    | offset   |
| data_in   | data_in_ce1        | port    |          |
| data_in   | data_in_d1         | port    |          |
| data_in   | data_in_q1         | port    |          |
| data_in   | data_in_we1        | port    |          |
| scale     | scale              | port    |          |
| data_out1 | data_out1_address0 | port    | offset   |
| data_out1 | data_out1_ce0      | port    |          |
| data_out1 | data_out1_d0       | port    |          |
| data_out1 | data_out1_q0       | port    |          |
| data_out1 | data_out1_we0      | port    |          |
| data_out1 | data_out1_address1 | port    | offset   |
| data_out1 | data_out1_ce1      | port    |          |
| data_out1 | data_out1_d1       | port    |          |
| data_out1 | data_out1_q1       | port    |          |
| data_out1 | data_out1_we1      | port    |          |
| data_out2 | data_out2_address0 | port    | offset   |
| data_out2 | data_out2_ce0      | port    |          |
| data_out2 | data_out2_d0       | port    |          |
| data_out2 | data_out2_q0       | port    |          |
| data_out2 | data_out2_we0      | port    |          |
| data_out2 | data_out2_address1 | port    | offset   |
| data_out2 | data_out2_ce1      | port    |          |
| data_out2 | data_out2_d1       | port    |          |
| data_out2 | data_out2_q1       | port    |          |
| data_out2 | data_out2_we1      | port    |          |
+-----------+--------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+----------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------+-----+--------+----------+-----+--------+---------+
| + foo_m                  | 4   |        |          |     |        |         |
|  + Loop_Loop1_proc       | 3   |        |          |     |        |         |
|    add_ln21_fu_95_p2     | -   |        | add_ln21 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln24 | mul | auto   | 0       |
|  + split                 | 0   |        |          |     |        |         |
|    add_ln8_fu_78_p2      | -   |        | add_ln8  | add | fabric | 0       |
|  + Loop_Loop2_proc       | 1   |        |          |     |        |         |
|    add_ln31_fu_85_p2     | -   |        | add_ln31 | add | fabric | 0       |
|    mul_32s_6ns_32_1_1_U9 | 1   |        | mul_ln34 | mul | auto   | 0       |
|  + Loop_Loop3_proc       | 0   |        |          |     |        |         |
|    add_ln38_fu_85_p2     | -   |        | add_ln38 | add | fabric | 0       |
|    data_out2_d0          | -   |        | add_ln41 | add | fabric | 0       |
+--------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+--------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl   | Latency |
+-----------+------+------+--------+----------+---------+--------+---------+
| + foo_m   | 96   | 0    |        |          |         |        |         |
|   temp1_U | 32   | -    |        | temp1    | fifo    | memory | 0       |
|   temp2_U | 32   | -    |        | temp2    | fifo    | memory | 0       |
|   temp3_U | 32   | -    |        | temp3    | fifo    | memory | 0       |
+-----------+------+------+--------+----------+---------+--------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------------+
| Type     | Options | Location                       |
+----------+---------+--------------------------------+
| pipeline | off     | ./source/lab5_z1.c:10 in split |
| pipeline | off     | ./source/lab5_z1.c:23 in foo_m |
| pipeline | off     | ./source/lab5_z1.c:33 in foo_m |
| pipeline | off     | ./source/lab5_z1.c:40 in foo_m |
| dataflow |         | DIRECTIVE in foo_m             |
+----------+---------+--------------------------------+


