INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_6/Section_6.srcs/sources_1/new/apb_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_6/Section_6.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
