<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _count_up_fake_condition_pclk16_top_dut_reg_control_registor.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
    <script type="text/javascript" src="../scripts/jquery.js"></script>
    <script type="text/javascript" src="../scripts/sort_tables.js"></script>
  
</head>
<body id="ucdb2html_summary">
  <h1><span class="strip">Questa</span> Design Coverage</h1>
  <h3>Scope: /<a href="z009001.htm">count_up_fake_condition_pclk16</a>/<a href="z009196.htm">top</a>/<a href="z009235.htm">dut</a>/<a href="z009285.htm">reg_control</a>/<a href="z009296.htm">registor</a></h3>
  <hr/><table id="loc_rec_tables" cellspacing="5"><tr><td valign="top"><h3>Local Instance Coverage Details:</h3>
  <table cellspacing="2" cellpadding="2"><tr><td class="odd" colspan="6">Total Coverage:</td><td class="odd_r">37.11%</td><td class="bgYellow">63.17%</td></tr>
  <tr><th colspan="2" class="even" align="left">Coverage Type</th><th class="even">Bins</th><th class="even">Hits</th><th class="even">Misses</th><th class="even">Weight</th><th class="even">% Hit</th><th class="even">Coverage</th></tr>
  <tr><td colspan="2" class="odd"><a href="s009296.htm#30">Statements</a></td><td class="odd_r">31</td><td class="odd_r">26</td><td class="odd_r">5</td><td class="odd_r">1</td><td class="odd_r">83.87%</td><td class="bgYellow">83.87%</td></tr>
<tr><td colspan="2" class="even"><a href="b009296.htm">Branches</a></td><td class="even_r">17</td><td class="even_r">14</td><td class="even_r">3</td><td class="even_r">1</td><td class="even_r">82.35%</td><td class="bgYellow">82.35%</td></tr>
<tr><td colspan="2" class="odd"><a href="c009296.htm">Conditions</a></td><td class="odd_r">24</td><td class="odd_r">18</td><td class="odd_r">6</td><td class="odd_r">1</td><td class="odd_r">75.00%</td><td class="bgYellow">75.00%</td></tr>
<tr><td class="invisible">&nbsp;</td><td class="evenGrey"><a href="c009296.htm">UDP</a></td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="grey">Excluded</td></tr>
<tr><td class="invisible">&nbsp;</td><td class="odd"><a href="c009296.htm">FEC</a></td><td class="odd_r">24</td><td class="odd_r">18</td><td class="odd_r">6</td><td class="odd_r">1</td><td class="odd_r">75.00%</td><td class="bgYellow">75.00%</td></tr>
<tr><td colspan="2" class="even"><a href="t009296.htm">Toggles</a></td><td class="even_r">122</td><td class="even_r">14</td><td class="even_r">108</td><td class="even_r">1</td><td class="even_r">11.47%</td><td class="bgRed">11.47%</td></tr>
</table></td></tr></table>
  
  <hr/><h3>Scope Details:</h3>
  <dl>
  <dt><b>Instance Path:</b></dt><dd>/count_up_fake_condition_pclk16/top/dut/reg_control/registor</dd>
  <dt><b>Design Unit Name:</b></dt><dd><a href="z000146.htm">work.registor</a></dd>
  <dt><b>Language:</b></dt><dd>Verilog</dd>
  <dt><b>Source File:</b></dt><dd><a href="__HDL_srcfile_3.htm#43">D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/../rtl/register_control.v</a></dd>
  </dl>
  
  
</body>
</html>
