<stg><name>load_weights_1x1_all</name>


<trans_list>

<trans id="1536" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %weight_1x1_index_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %weight_1x1_index)

]]></Node>
<StgValue><ssdm name="weight_1x1_index_rea"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %conv_weight_1x1_all_s = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %conv_weight_1x1_all_V_offset)

]]></Node>
<StgValue><ssdm name="conv_weight_1x1_all_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="27" op_0_bw="26">
<![CDATA[
:6  %zext_ln252 = zext i26 %conv_weight_1x1_all_s to i27

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="10">
<![CDATA[
:7  %zext_ln253 = zext i10 %weight_1x1_index_rea to i27

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:8  %add_ln253 = add i27 %zext_ln252, %zext_ln253

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="27">
<![CDATA[
:9  %zext_ln253_1 = zext i27 %add_ln253 to i64

]]></Node>
<StgValue><ssdm name="zext_ln253_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:10  %weights_all_V_addr_1 = getelementptr i512* %conv_weight_1x1_all_V, i64 %zext_ln253_1

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %weights_all_index_re = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %weights_all_index)

]]></Node>
<StgValue><ssdm name="weights_all_index_re"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1  %weights_all_V_offset_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %weights_all_V_offset)

]]></Node>
<StgValue><ssdm name="weights_all_V_offset_2"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_1x1_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_1x1_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:11  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %coff_0 = phi i3 [ 0, %0 ], [ %coff, %2 ]

]]></Node>
<StgValue><ssdm name="coff_0"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln252 = icmp eq i3 %coff_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %coff = add i3 %coff_0, 1

]]></Node>
<StgValue><ssdm name="coff"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln252, label %arrayctor.loop.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
:0  %weights_all_V_addr_1_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %weights_all_V_addr_1)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_1_1"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader.preheader:0  %DATA_7_V = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader.preheader:1  %DATA_7_V_6 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_6"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader.preheader:2  %DATA_7_V_7 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_7"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="512" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader.preheader:3  %DATA_7_V_8 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_8"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="32">
<![CDATA[
arrayctor.loop.preheader.preheader:4  %DATA_7_V_9 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_9"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="12">
<![CDATA[
arrayctor.loop.preheader.preheader:5  %zext_ln647 = zext i12 %weights_all_index_re to i27

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="26">
<![CDATA[
arrayctor.loop.preheader.preheader:6  %zext_ln647_3 = zext i26 %weights_all_V_offset_2 to i27

]]></Node>
<StgValue><ssdm name="zext_ln647_3"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayctor.loop.preheader.preheader:7  %add_ln647 = add i27 %zext_ln647, %zext_ln647_3

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="512" op_34_bw="3">
<![CDATA[
:1  call fastcc void @load_weight_1x1_from([4 x i64]* @weight_buf_1x1_V_0, [4 x i64]* @weight_buf_1x1_V_1, [4 x i64]* @weight_buf_1x1_V_2, [4 x i64]* @weight_buf_1x1_V_3, [4 x i64]* @weight_buf_1x1_V_4, [4 x i64]* @weight_buf_1x1_V_5, [4 x i64]* @weight_buf_1x1_V_6, [4 x i64]* @weight_buf_1x1_V_7, [4 x i64]* @weight_buf_1x1_V_8, [4 x i64]* @weight_buf_1x1_V_9, [4 x i64]* @weight_buf_1x1_V_10, [4 x i64]* @weight_buf_1x1_V_11, [4 x i64]* @weight_buf_1x1_V_12, [4 x i64]* @weight_buf_1x1_V_13, [4 x i64]* @weight_buf_1x1_V_14, [4 x i64]* @weight_buf_1x1_V_15, [4 x i64]* @weight_buf_1x1_V_16, [4 x i64]* @weight_buf_1x1_V_17, [4 x i64]* @weight_buf_1x1_V_18, [4 x i64]* @weight_buf_1x1_V_19, [4 x i64]* @weight_buf_1x1_V_20, [4 x i64]* @weight_buf_1x1_V_21, [4 x i64]* @weight_buf_1x1_V_22, [4 x i64]* @weight_buf_1x1_V_23, [4 x i64]* @weight_buf_1x1_V_24, [4 x i64]* @weight_buf_1x1_V_25, [4 x i64]* @weight_buf_1x1_V_26, [4 x i64]* @weight_buf_1x1_V_27, [4 x i64]* @weight_buf_1x1_V_28, [4 x i64]* @weight_buf_1x1_V_29, [4 x i64]* @weight_buf_1x1_V_30, [4 x i64]* @weight_buf_1x1_V_31, i512 %weights_all_V_addr_1_1, i3 %coff_0)

]]></Node>
<StgValue><ssdm name="call_ln253"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="512" op_34_bw="3">
<![CDATA[
:1  call fastcc void @load_weight_1x1_from([4 x i64]* @weight_buf_1x1_V_0, [4 x i64]* @weight_buf_1x1_V_1, [4 x i64]* @weight_buf_1x1_V_2, [4 x i64]* @weight_buf_1x1_V_3, [4 x i64]* @weight_buf_1x1_V_4, [4 x i64]* @weight_buf_1x1_V_5, [4 x i64]* @weight_buf_1x1_V_6, [4 x i64]* @weight_buf_1x1_V_7, [4 x i64]* @weight_buf_1x1_V_8, [4 x i64]* @weight_buf_1x1_V_9, [4 x i64]* @weight_buf_1x1_V_10, [4 x i64]* @weight_buf_1x1_V_11, [4 x i64]* @weight_buf_1x1_V_12, [4 x i64]* @weight_buf_1x1_V_13, [4 x i64]* @weight_buf_1x1_V_14, [4 x i64]* @weight_buf_1x1_V_15, [4 x i64]* @weight_buf_1x1_V_16, [4 x i64]* @weight_buf_1x1_V_17, [4 x i64]* @weight_buf_1x1_V_18, [4 x i64]* @weight_buf_1x1_V_19, [4 x i64]* @weight_buf_1x1_V_20, [4 x i64]* @weight_buf_1x1_V_21, [4 x i64]* @weight_buf_1x1_V_22, [4 x i64]* @weight_buf_1x1_V_23, [4 x i64]* @weight_buf_1x1_V_24, [4 x i64]* @weight_buf_1x1_V_25, [4 x i64]* @weight_buf_1x1_V_26, [4 x i64]* @weight_buf_1x1_V_27, [4 x i64]* @weight_buf_1x1_V_28, [4 x i64]* @weight_buf_1x1_V_29, [4 x i64]* @weight_buf_1x1_V_30, [4 x i64]* @weight_buf_1x1_V_31, i512 %weights_all_V_addr_1_1, i3 %coff_0)

]]></Node>
<StgValue><ssdm name="call_ln253"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="27">
<![CDATA[
arrayctor.loop.preheader.preheader:8  %zext_ln647_4 = zext i27 %add_ln647 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647_4"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
arrayctor.loop.preheader.preheader:9  %weights_all_V_addr = getelementptr i512* %conv_weight_1x1_all_V, i64 %zext_ln647_4

]]></Node>
<StgValue><ssdm name="weights_all_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayctor.loop.preheader.preheader:10  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayctor.loop.preheader.preheader:10  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="62" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayctor.loop.preheader.preheader:10  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="63" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayctor.loop.preheader.preheader:10  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="64" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayctor.loop.preheader.preheader:10  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="65" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayctor.loop.preheader.preheader:10  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="66" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayctor.loop.preheader.preheader:10  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>

<operation id="67" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader.preheader:11  br label %arrayctor.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="68" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:0  %i_0 = phi i4 [ %i, %hls_label_17_end ], [ 0, %arrayctor.loop.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="69" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.preheader:1  %icmp_ln265 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="70" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.preheader:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="71" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.preheader:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="72" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.preheader:4  br i1 %icmp_ln265, label %.preheader.preheader, label %hls_label_17_begin

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="4">
<![CDATA[
hls_label_17_begin:3  %trunc_ln414 = trunc i4 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
hls_label_17_begin:4  switch i3 %trunc_ln414, label %branch7 [
    i3 0, label %hls_label_17_end
    i3 1, label %hls_label_17_end
    i3 2, label %hls_label_17_end
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln267"/></StgValue>
</operation>

<operation id="75" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="trunc_ln414" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %hls_label_17_end

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="76" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="trunc_ln414" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %hls_label_17_end

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="77" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="trunc_ln414" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %hls_label_17_end

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="78" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="trunc_ln414" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_17_end

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="79" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="trunc_ln414" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %hls_label_17_end

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="80" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_17_begin:0  %tmp_327 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_17_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln266"/></StgValue>
</operation>

<operation id="82" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_17_begin:2  %DATA_2_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %weights_all_V_addr)

]]></Node>
<StgValue><ssdm name="DATA_2_V"/></StgValue>
</operation>

<operation id="83" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch6:0  store i512 %DATA_2_V, i512* %DATA_7_V_8

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch5:0  store i512 %DATA_2_V, i512* %DATA_7_V_7

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="85" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch4:0  store i512 %DATA_2_V, i512* %DATA_7_V_6

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch3:0  store i512 %DATA_2_V, i512* %DATA_7_V

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch7:0  store i512 %DATA_2_V, i512* %DATA_7_V_9

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_17_end:0  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_327)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
hls_label_17_end:1  br label %arrayctor.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="90" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:0  %DATA_7_V_load = load i512* %DATA_7_V

]]></Node>
<StgValue><ssdm name="DATA_7_V_load"/></StgValue>
</operation>

<operation id="91" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:1  %DATA_7_V_6_load = load i512* %DATA_7_V_6

]]></Node>
<StgValue><ssdm name="DATA_7_V_6_load"/></StgValue>
</operation>

<operation id="92" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:2  %DATA_7_V_7_load = load i512* %DATA_7_V_7

]]></Node>
<StgValue><ssdm name="DATA_7_V_7_load"/></StgValue>
</operation>

<operation id="93" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:3  %DATA_7_V_8_load = load i512* %DATA_7_V_8

]]></Node>
<StgValue><ssdm name="DATA_7_V_8_load"/></StgValue>
</operation>

<operation id="94" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:4  %DATA_7_V_9_load = load i512* %DATA_7_V_9

]]></Node>
<StgValue><ssdm name="DATA_7_V_9_load"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:5  %trunc_ln746 = trunc i512 %DATA_7_V_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:6  %trunc_ln = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp_1137 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1137"/></StgValue>
</operation>

<operation id="98" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:9  %icmp_ln785 = icmp ne i7 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="100" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:10  %or_ln785 = or i1 %tmp_1137, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="101" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:11  %select_ln340 = select i1 %or_ln785, i10 -1, i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:12  %zext_ln340 = zext i10 %select_ln340 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="103" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:13  store i11 %zext_ln340, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="104" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:14  %trunc_ln746_317 = trunc i512 %DATA_7_V_6_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_317"/></StgValue>
</operation>

<operation id="105" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:15  %trunc_ln746_s = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_317, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_s"/></StgValue>
</operation>

<operation id="106" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %tmp_1138 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="107" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:17  %tmp_s = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="108" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:18  %icmp_ln785_160 = icmp ne i7 %tmp_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_160"/></StgValue>
</operation>

<operation id="109" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:19  %or_ln785_223 = or i1 %tmp_1138, %icmp_ln785_160

]]></Node>
<StgValue><ssdm name="or_ln785_223"/></StgValue>
</operation>

<operation id="110" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:20  %select_ln340_333 = select i1 %or_ln785_223, i10 -1, i10 %trunc_ln746_s

]]></Node>
<StgValue><ssdm name="select_ln340_333"/></StgValue>
</operation>

<operation id="111" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %zext_ln340_160 = zext i10 %select_ln340_333 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_160"/></StgValue>
</operation>

<operation id="112" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:22  store i11 %zext_ln340_160, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="113" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:23  %trunc_ln746_318 = trunc i512 %DATA_7_V_7_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_318"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:24  %trunc_ln746_159 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_318, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_159"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %tmp_1139 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_169 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:27  %icmp_ln785_161 = icmp ne i7 %tmp_169, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_161"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:28  %or_ln785_224 = or i1 %tmp_1139, %icmp_ln785_161

]]></Node>
<StgValue><ssdm name="or_ln785_224"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:29  %select_ln340_334 = select i1 %or_ln785_224, i10 -1, i10 %trunc_ln746_159

]]></Node>
<StgValue><ssdm name="select_ln340_334"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:30  %zext_ln340_161 = zext i10 %select_ln340_334 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_161"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:31  store i11 %zext_ln340_161, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:32  %trunc_ln746_319 = trunc i512 %DATA_7_V_8_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_319"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:33  %trunc_ln746_160 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_319, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_160"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_1140 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:35  %tmp_170 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:36  %icmp_ln785_162 = icmp ne i7 %tmp_170, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_162"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:37  %or_ln785_225 = or i1 %tmp_1140, %icmp_ln785_162

]]></Node>
<StgValue><ssdm name="or_ln785_225"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:38  %select_ln340_335 = select i1 %or_ln785_225, i10 -1, i10 %trunc_ln746_160

]]></Node>
<StgValue><ssdm name="select_ln340_335"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:39  %zext_ln340_162 = zext i10 %select_ln340_335 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_162"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:40  store i11 %zext_ln340_162, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:41  %trunc_ln746_320 = trunc i512 %DATA_7_V_9_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_320"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:42  %trunc_ln746_161 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_320, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_161"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:43  %tmp_1141 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_171 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:45  %icmp_ln785_163 = icmp ne i7 %tmp_171, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_163"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:46  %or_ln785_226 = or i1 %tmp_1141, %icmp_ln785_163

]]></Node>
<StgValue><ssdm name="or_ln785_226"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:47  %select_ln340_336 = select i1 %or_ln785_226, i10 -1, i10 %trunc_ln746_161

]]></Node>
<StgValue><ssdm name="select_ln340_336"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:48  %zext_ln340_163 = zext i10 %select_ln340_336 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_163"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:49  store i11 %zext_ln340_163, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:50  %tmp_328 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:51  %trunc_ln746_162 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_328, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_162"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_1142 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:53  %tmp_172 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:54  %icmp_ln785_164 = icmp ne i7 %tmp_172, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_164"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:55  %or_ln785_227 = or i1 %tmp_1142, %icmp_ln785_164

]]></Node>
<StgValue><ssdm name="or_ln785_227"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:56  %select_ln340_337 = select i1 %or_ln785_227, i10 -1, i10 %trunc_ln746_162

]]></Node>
<StgValue><ssdm name="select_ln340_337"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:57  %zext_ln340_164 = zext i10 %select_ln340_337 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_164"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:58  store i11 %zext_ln340_164, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:59  %tmp_329 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:60  %trunc_ln746_163 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_329, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_163"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:61  %tmp_1143 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:62  %tmp_173 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:63  %icmp_ln785_165 = icmp ne i7 %tmp_173, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_165"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:64  %or_ln785_228 = or i1 %tmp_1143, %icmp_ln785_165

]]></Node>
<StgValue><ssdm name="or_ln785_228"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:65  %select_ln340_338 = select i1 %or_ln785_228, i10 -1, i10 %trunc_ln746_163

]]></Node>
<StgValue><ssdm name="select_ln340_338"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:66  %zext_ln340_165 = zext i10 %select_ln340_338 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_165"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:67  store i11 %zext_ln340_165, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_330 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:69  %trunc_ln746_164 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_330, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_164"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:70  %tmp_1144 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:71  %tmp_174 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:72  %icmp_ln785_166 = icmp ne i7 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_166"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:73  %or_ln785_229 = or i1 %tmp_1144, %icmp_ln785_166

]]></Node>
<StgValue><ssdm name="or_ln785_229"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:74  %select_ln340_339 = select i1 %or_ln785_229, i10 -1, i10 %trunc_ln746_164

]]></Node>
<StgValue><ssdm name="select_ln340_339"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:75  %zext_ln340_166 = zext i10 %select_ln340_339 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_166"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:76  store i11 %zext_ln340_166, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:77  %tmp_331 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:78  %trunc_ln746_165 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_331, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_165"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:79  %tmp_1145 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:80  %tmp_175 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:81  %icmp_ln785_167 = icmp ne i7 %tmp_175, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_167"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:82  %or_ln785_230 = or i1 %tmp_1145, %icmp_ln785_167

]]></Node>
<StgValue><ssdm name="or_ln785_230"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:83  %select_ln340_340 = select i1 %or_ln785_230, i10 -1, i10 %trunc_ln746_165

]]></Node>
<StgValue><ssdm name="select_ln340_340"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:84  %zext_ln340_167 = zext i10 %select_ln340_340 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_167"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:85  store i11 %zext_ln340_167, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:86  %tmp_332 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:87  %trunc_ln746_166 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_332, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_166"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:88  %tmp_1146 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:89  %tmp_176 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:90  %icmp_ln785_168 = icmp ne i7 %tmp_176, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_168"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:91  %or_ln785_231 = or i1 %tmp_1146, %icmp_ln785_168

]]></Node>
<StgValue><ssdm name="or_ln785_231"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:92  %select_ln340_341 = select i1 %or_ln785_231, i10 -1, i10 %trunc_ln746_166

]]></Node>
<StgValue><ssdm name="select_ln340_341"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:93  %zext_ln340_168 = zext i10 %select_ln340_341 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_168"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:94  store i11 %zext_ln340_168, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:95  %tmp_333 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:96  %trunc_ln746_167 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_333, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_167"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:97  %tmp_1147 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:98  %tmp_177 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:99  %icmp_ln785_169 = icmp ne i7 %tmp_177, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_169"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:100  %or_ln785_232 = or i1 %tmp_1147, %icmp_ln785_169

]]></Node>
<StgValue><ssdm name="or_ln785_232"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:101  %select_ln340_342 = select i1 %or_ln785_232, i10 -1, i10 %trunc_ln746_167

]]></Node>
<StgValue><ssdm name="select_ln340_342"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:102  %zext_ln340_169 = zext i10 %select_ln340_342 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_169"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:103  store i11 %zext_ln340_169, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:104  %tmp_334 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:105  %trunc_ln746_168 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_334, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_168"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_1148 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:107  %tmp_178 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:108  %icmp_ln785_170 = icmp ne i7 %tmp_178, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_170"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:109  %or_ln785_233 = or i1 %tmp_1148, %icmp_ln785_170

]]></Node>
<StgValue><ssdm name="or_ln785_233"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:110  %select_ln340_343 = select i1 %or_ln785_233, i10 -1, i10 %trunc_ln746_168

]]></Node>
<StgValue><ssdm name="select_ln340_343"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:111  %zext_ln340_170 = zext i10 %select_ln340_343 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_170"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:112  store i11 %zext_ln340_170, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:113  %tmp_335 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:114  %trunc_ln746_169 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_335, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_169"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:115  %tmp_1149 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:116  %tmp_179 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:117  %icmp_ln785_171 = icmp ne i7 %tmp_179, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_171"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:118  %or_ln785_234 = or i1 %tmp_1149, %icmp_ln785_171

]]></Node>
<StgValue><ssdm name="or_ln785_234"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:119  %select_ln340_344 = select i1 %or_ln785_234, i10 -1, i10 %trunc_ln746_169

]]></Node>
<StgValue><ssdm name="select_ln340_344"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:120  %zext_ln340_171 = zext i10 %select_ln340_344 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_171"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:121  store i11 %zext_ln340_171, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:122  %tmp_336 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:123  %trunc_ln746_170 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_336, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_170"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:124  %tmp_1150 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:125  %tmp_180 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:126  %icmp_ln785_172 = icmp ne i7 %tmp_180, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_172"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:127  %or_ln785_235 = or i1 %tmp_1150, %icmp_ln785_172

]]></Node>
<StgValue><ssdm name="or_ln785_235"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:128  %select_ln340_345 = select i1 %or_ln785_235, i10 -1, i10 %trunc_ln746_170

]]></Node>
<StgValue><ssdm name="select_ln340_345"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:129  %zext_ln340_172 = zext i10 %select_ln340_345 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_172"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:130  store i11 %zext_ln340_172, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:131  %tmp_337 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:132  %trunc_ln746_171 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_337, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_171"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:133  %tmp_1151 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:134  %tmp_181 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:135  %icmp_ln785_173 = icmp ne i7 %tmp_181, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_173"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:136  %or_ln785_236 = or i1 %tmp_1151, %icmp_ln785_173

]]></Node>
<StgValue><ssdm name="or_ln785_236"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:137  %select_ln340_346 = select i1 %or_ln785_236, i10 -1, i10 %trunc_ln746_171

]]></Node>
<StgValue><ssdm name="select_ln340_346"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:138  %zext_ln340_173 = zext i10 %select_ln340_346 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_173"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:139  store i11 %zext_ln340_173, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:140  %tmp_338 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:141  %trunc_ln746_172 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_338, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_172"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:142  %tmp_1152 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:143  %tmp_182 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:144  %icmp_ln785_174 = icmp ne i7 %tmp_182, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_174"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:145  %or_ln785_237 = or i1 %tmp_1152, %icmp_ln785_174

]]></Node>
<StgValue><ssdm name="or_ln785_237"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:146  %select_ln340_347 = select i1 %or_ln785_237, i10 -1, i10 %trunc_ln746_172

]]></Node>
<StgValue><ssdm name="select_ln340_347"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:147  %zext_ln340_174 = zext i10 %select_ln340_347 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_174"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:148  store i11 %zext_ln340_174, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:149  %tmp_339 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:150  %trunc_ln746_173 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_339, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_173"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:151  %tmp_1153 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:152  %tmp_183 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:153  %icmp_ln785_175 = icmp ne i7 %tmp_183, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_175"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:154  %or_ln785_238 = or i1 %tmp_1153, %icmp_ln785_175

]]></Node>
<StgValue><ssdm name="or_ln785_238"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:155  %select_ln340_348 = select i1 %or_ln785_238, i10 -1, i10 %trunc_ln746_173

]]></Node>
<StgValue><ssdm name="select_ln340_348"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:156  %zext_ln340_175 = zext i10 %select_ln340_348 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_175"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:157  store i11 %zext_ln340_175, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:158  %tmp_340 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:159  %trunc_ln746_174 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_340, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_174"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:160  %tmp_1154 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:161  %tmp_184 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:162  %icmp_ln785_176 = icmp ne i7 %tmp_184, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_176"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:163  %or_ln785_239 = or i1 %tmp_1154, %icmp_ln785_176

]]></Node>
<StgValue><ssdm name="or_ln785_239"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:164  %select_ln340_349 = select i1 %or_ln785_239, i10 -1, i10 %trunc_ln746_174

]]></Node>
<StgValue><ssdm name="select_ln340_349"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:165  %zext_ln340_176 = zext i10 %select_ln340_349 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_176"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:166  store i11 %zext_ln340_176, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:167  %tmp_341 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:168  %trunc_ln746_175 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_341, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_175"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:169  %tmp_1155 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:170  %tmp_185 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:171  %icmp_ln785_177 = icmp ne i7 %tmp_185, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_177"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:172  %or_ln785_240 = or i1 %tmp_1155, %icmp_ln785_177

]]></Node>
<StgValue><ssdm name="or_ln785_240"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:173  %select_ln340_350 = select i1 %or_ln785_240, i10 -1, i10 %trunc_ln746_175

]]></Node>
<StgValue><ssdm name="select_ln340_350"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:174  %zext_ln340_177 = zext i10 %select_ln340_350 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_177"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:175  store i11 %zext_ln340_177, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:176  %tmp_342 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:177  %trunc_ln746_176 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_342, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_176"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:178  %tmp_1156 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:179  %tmp_186 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:180  %icmp_ln785_178 = icmp ne i7 %tmp_186, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_178"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:181  %or_ln785_241 = or i1 %tmp_1156, %icmp_ln785_178

]]></Node>
<StgValue><ssdm name="or_ln785_241"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:182  %select_ln340_351 = select i1 %or_ln785_241, i10 -1, i10 %trunc_ln746_176

]]></Node>
<StgValue><ssdm name="select_ln340_351"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:183  %zext_ln340_178 = zext i10 %select_ln340_351 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_178"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:184  store i11 %zext_ln340_178, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:185  %tmp_343 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:186  %trunc_ln746_177 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_343, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_177"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:187  %tmp_1157 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:188  %tmp_187 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:189  %icmp_ln785_179 = icmp ne i7 %tmp_187, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_179"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:190  %or_ln785_242 = or i1 %tmp_1157, %icmp_ln785_179

]]></Node>
<StgValue><ssdm name="or_ln785_242"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:191  %select_ln340_352 = select i1 %or_ln785_242, i10 -1, i10 %trunc_ln746_177

]]></Node>
<StgValue><ssdm name="select_ln340_352"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:192  %zext_ln340_179 = zext i10 %select_ln340_352 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_179"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:193  store i11 %zext_ln340_179, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:194  %tmp_344 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:195  %trunc_ln746_178 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_344, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_178"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:196  %tmp_1158 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:197  %tmp_188 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:198  %icmp_ln785_180 = icmp ne i7 %tmp_188, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_180"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:199  %or_ln785_243 = or i1 %tmp_1158, %icmp_ln785_180

]]></Node>
<StgValue><ssdm name="or_ln785_243"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:200  %select_ln340_353 = select i1 %or_ln785_243, i10 -1, i10 %trunc_ln746_178

]]></Node>
<StgValue><ssdm name="select_ln340_353"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:201  %zext_ln340_180 = zext i10 %select_ln340_353 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_180"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:202  store i11 %zext_ln340_180, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:203  %tmp_345 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:204  %trunc_ln746_179 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_345, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_179"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:205  %tmp_1159 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:206  %tmp_189 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:207  %icmp_ln785_181 = icmp ne i7 %tmp_189, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_181"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:208  %or_ln785_244 = or i1 %tmp_1159, %icmp_ln785_181

]]></Node>
<StgValue><ssdm name="or_ln785_244"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:209  %select_ln340_354 = select i1 %or_ln785_244, i10 -1, i10 %trunc_ln746_179

]]></Node>
<StgValue><ssdm name="select_ln340_354"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:210  %zext_ln340_181 = zext i10 %select_ln340_354 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_181"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:211  store i11 %zext_ln340_181, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:212  %tmp_346 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:213  %trunc_ln746_180 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_346, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_180"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:214  %tmp_1160 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:215  %tmp_190 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:216  %icmp_ln785_182 = icmp ne i7 %tmp_190, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_182"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:217  %or_ln785_245 = or i1 %tmp_1160, %icmp_ln785_182

]]></Node>
<StgValue><ssdm name="or_ln785_245"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:218  %select_ln340_355 = select i1 %or_ln785_245, i10 -1, i10 %trunc_ln746_180

]]></Node>
<StgValue><ssdm name="select_ln340_355"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:219  %zext_ln340_182 = zext i10 %select_ln340_355 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_182"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:220  store i11 %zext_ln340_182, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:221  %tmp_347 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:222  %trunc_ln746_181 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_347, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_181"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:223  %tmp_1161 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:224  %tmp_191 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:225  %icmp_ln785_183 = icmp ne i7 %tmp_191, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_183"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:226  %or_ln785_246 = or i1 %tmp_1161, %icmp_ln785_183

]]></Node>
<StgValue><ssdm name="or_ln785_246"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:227  %select_ln340_356 = select i1 %or_ln785_246, i10 -1, i10 %trunc_ln746_181

]]></Node>
<StgValue><ssdm name="select_ln340_356"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:228  %zext_ln340_183 = zext i10 %select_ln340_356 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_183"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:229  store i11 %zext_ln340_183, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:230  %tmp_348 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:231  %trunc_ln746_182 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_348, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_182"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:232  %tmp_1162 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1162"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:233  %tmp_192 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:234  %icmp_ln785_184 = icmp ne i7 %tmp_192, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_184"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:235  %or_ln785_247 = or i1 %tmp_1162, %icmp_ln785_184

]]></Node>
<StgValue><ssdm name="or_ln785_247"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:236  %select_ln340_357 = select i1 %or_ln785_247, i10 -1, i10 %trunc_ln746_182

]]></Node>
<StgValue><ssdm name="select_ln340_357"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:237  %zext_ln340_184 = zext i10 %select_ln340_357 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_184"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:238  store i11 %zext_ln340_184, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:239  %tmp_349 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:240  %trunc_ln746_183 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_349, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_183"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:241  %tmp_1163 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:242  %tmp_193 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:243  %icmp_ln785_185 = icmp ne i7 %tmp_193, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_185"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:244  %or_ln785_248 = or i1 %tmp_1163, %icmp_ln785_185

]]></Node>
<StgValue><ssdm name="or_ln785_248"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:245  %select_ln340_358 = select i1 %or_ln785_248, i10 -1, i10 %trunc_ln746_183

]]></Node>
<StgValue><ssdm name="select_ln340_358"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:246  %zext_ln340_185 = zext i10 %select_ln340_358 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_185"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:247  store i11 %zext_ln340_185, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:248  %tmp_350 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:249  %trunc_ln746_184 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_350, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_184"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:250  %tmp_1164 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:251  %tmp_194 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:252  %icmp_ln785_186 = icmp ne i7 %tmp_194, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_186"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:253  %or_ln785_249 = or i1 %tmp_1164, %icmp_ln785_186

]]></Node>
<StgValue><ssdm name="or_ln785_249"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:254  %select_ln340_359 = select i1 %or_ln785_249, i10 -1, i10 %trunc_ln746_184

]]></Node>
<StgValue><ssdm name="select_ln340_359"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:255  %zext_ln340_186 = zext i10 %select_ln340_359 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_186"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:256  store i11 %zext_ln340_186, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:257  %tmp_351 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:258  %trunc_ln746_185 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_351, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_185"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:259  %tmp_1165 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:260  %tmp_195 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:261  %icmp_ln785_187 = icmp ne i7 %tmp_195, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_187"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:262  %or_ln785_250 = or i1 %tmp_1165, %icmp_ln785_187

]]></Node>
<StgValue><ssdm name="or_ln785_250"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:263  %select_ln340_360 = select i1 %or_ln785_250, i10 -1, i10 %trunc_ln746_185

]]></Node>
<StgValue><ssdm name="select_ln340_360"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:264  %zext_ln340_187 = zext i10 %select_ln340_360 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_187"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:265  store i11 %zext_ln340_187, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:266  %tmp_352 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:267  %trunc_ln746_186 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_352, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_186"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:268  %tmp_1166 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:269  %tmp_196 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:270  %icmp_ln785_188 = icmp ne i7 %tmp_196, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_188"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:271  %or_ln785_251 = or i1 %tmp_1166, %icmp_ln785_188

]]></Node>
<StgValue><ssdm name="or_ln785_251"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:272  %select_ln340_361 = select i1 %or_ln785_251, i10 -1, i10 %trunc_ln746_186

]]></Node>
<StgValue><ssdm name="select_ln340_361"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:273  %zext_ln340_188 = zext i10 %select_ln340_361 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_188"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:274  store i11 %zext_ln340_188, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:275  %tmp_353 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:276  %trunc_ln746_187 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_353, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_187"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:277  %tmp_1167 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_197 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:279  %icmp_ln785_189 = icmp ne i7 %tmp_197, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_189"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:280  %or_ln785_252 = or i1 %tmp_1167, %icmp_ln785_189

]]></Node>
<StgValue><ssdm name="or_ln785_252"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:281  %select_ln340_362 = select i1 %or_ln785_252, i10 -1, i10 %trunc_ln746_187

]]></Node>
<StgValue><ssdm name="select_ln340_362"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:282  %zext_ln340_189 = zext i10 %select_ln340_362 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_189"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:283  store i11 %zext_ln340_189, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:284  %tmp_354 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:285  %trunc_ln746_188 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_354, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_188"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:286  %tmp_1168 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1168"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:287  %tmp_198 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:288  %icmp_ln785_190 = icmp ne i7 %tmp_198, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_190"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:289  %or_ln785_253 = or i1 %tmp_1168, %icmp_ln785_190

]]></Node>
<StgValue><ssdm name="or_ln785_253"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:290  %select_ln340_363 = select i1 %or_ln785_253, i10 -1, i10 %trunc_ln746_188

]]></Node>
<StgValue><ssdm name="select_ln340_363"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:291  %zext_ln340_190 = zext i10 %select_ln340_363 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_190"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:292  store i11 %zext_ln340_190, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:293  %tmp_355 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:294  %trunc_ln746_189 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_355, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_189"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:295  %tmp_1169 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:296  %tmp_199 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:297  %icmp_ln785_191 = icmp ne i7 %tmp_199, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_191"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:298  %or_ln785_254 = or i1 %tmp_1169, %icmp_ln785_191

]]></Node>
<StgValue><ssdm name="or_ln785_254"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:299  %select_ln340_364 = select i1 %or_ln785_254, i10 -1, i10 %trunc_ln746_189

]]></Node>
<StgValue><ssdm name="select_ln340_364"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:300  %zext_ln340_191 = zext i10 %select_ln340_364 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_191"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:301  store i11 %zext_ln340_191, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:302  %tmp_356 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:303  %trunc_ln746_190 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_356, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_190"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:304  %tmp_1170 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:305  %tmp_200 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:306  %icmp_ln785_192 = icmp ne i7 %tmp_200, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_192"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:307  %or_ln785_255 = or i1 %tmp_1170, %icmp_ln785_192

]]></Node>
<StgValue><ssdm name="or_ln785_255"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:308  %select_ln340_365 = select i1 %or_ln785_255, i10 -1, i10 %trunc_ln746_190

]]></Node>
<StgValue><ssdm name="select_ln340_365"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:309  %zext_ln340_192 = zext i10 %select_ln340_365 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_192"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:310  store i11 %zext_ln340_192, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:311  %tmp_357 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:312  %trunc_ln746_191 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_357, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_191"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:313  %tmp_1171 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:314  %tmp_201 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:315  %icmp_ln785_193 = icmp ne i7 %tmp_201, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_193"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:316  %or_ln785_256 = or i1 %tmp_1171, %icmp_ln785_193

]]></Node>
<StgValue><ssdm name="or_ln785_256"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:317  %select_ln340_366 = select i1 %or_ln785_256, i10 -1, i10 %trunc_ln746_191

]]></Node>
<StgValue><ssdm name="select_ln340_366"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:318  %zext_ln340_193 = zext i10 %select_ln340_366 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_193"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:319  store i11 %zext_ln340_193, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:320  %tmp_358 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:321  %trunc_ln746_192 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_358, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_192"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:322  %tmp_1172 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1172"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:323  %tmp_202 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:324  %icmp_ln785_194 = icmp ne i7 %tmp_202, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_194"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:325  %or_ln785_257 = or i1 %tmp_1172, %icmp_ln785_194

]]></Node>
<StgValue><ssdm name="or_ln785_257"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:326  %select_ln340_367 = select i1 %or_ln785_257, i10 -1, i10 %trunc_ln746_192

]]></Node>
<StgValue><ssdm name="select_ln340_367"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:327  %zext_ln340_194 = zext i10 %select_ln340_367 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_194"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:328  store i11 %zext_ln340_194, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:329  %tmp_359 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:330  %trunc_ln746_193 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_359, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_193"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:331  %tmp_1173 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1173"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:332  %tmp_203 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:333  %icmp_ln785_195 = icmp ne i7 %tmp_203, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_195"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:334  %or_ln785_258 = or i1 %tmp_1173, %icmp_ln785_195

]]></Node>
<StgValue><ssdm name="or_ln785_258"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:335  %select_ln340_368 = select i1 %or_ln785_258, i10 -1, i10 %trunc_ln746_193

]]></Node>
<StgValue><ssdm name="select_ln340_368"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:336  %zext_ln340_195 = zext i10 %select_ln340_368 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_195"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:337  store i11 %zext_ln340_195, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:338  %tmp_360 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:339  %trunc_ln746_194 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_360, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_194"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:340  %tmp_1174 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1174"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:341  %tmp_204 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:342  %icmp_ln785_196 = icmp ne i7 %tmp_204, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_196"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:343  %or_ln785_259 = or i1 %tmp_1174, %icmp_ln785_196

]]></Node>
<StgValue><ssdm name="or_ln785_259"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:344  %select_ln340_369 = select i1 %or_ln785_259, i10 -1, i10 %trunc_ln746_194

]]></Node>
<StgValue><ssdm name="select_ln340_369"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:345  %zext_ln340_196 = zext i10 %select_ln340_369 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_196"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:346  store i11 %zext_ln340_196, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:347  %tmp_361 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:348  %trunc_ln746_195 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_361, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_195"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:349  %tmp_1175 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1175"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:350  %tmp_205 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:351  %icmp_ln785_197 = icmp ne i7 %tmp_205, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_197"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:352  %or_ln785_260 = or i1 %tmp_1175, %icmp_ln785_197

]]></Node>
<StgValue><ssdm name="or_ln785_260"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:353  %select_ln340_370 = select i1 %or_ln785_260, i10 -1, i10 %trunc_ln746_195

]]></Node>
<StgValue><ssdm name="select_ln340_370"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:354  %zext_ln340_197 = zext i10 %select_ln340_370 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_197"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:355  store i11 %zext_ln340_197, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:356  %tmp_362 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:357  %trunc_ln746_196 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_362, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_196"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:358  %tmp_1176 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1176"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:359  %tmp_206 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:360  %icmp_ln785_198 = icmp ne i7 %tmp_206, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_198"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:361  %or_ln785_261 = or i1 %tmp_1176, %icmp_ln785_198

]]></Node>
<StgValue><ssdm name="or_ln785_261"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:362  %select_ln340_371 = select i1 %or_ln785_261, i10 -1, i10 %trunc_ln746_196

]]></Node>
<StgValue><ssdm name="select_ln340_371"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:363  %zext_ln340_198 = zext i10 %select_ln340_371 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_198"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:364  store i11 %zext_ln340_198, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:365  %tmp_363 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:366  %trunc_ln746_197 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_363, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_197"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:367  %tmp_1177 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1177"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:368  %tmp_207 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:369  %icmp_ln785_199 = icmp ne i7 %tmp_207, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_199"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:370  %or_ln785_262 = or i1 %tmp_1177, %icmp_ln785_199

]]></Node>
<StgValue><ssdm name="or_ln785_262"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:371  %select_ln340_372 = select i1 %or_ln785_262, i10 -1, i10 %trunc_ln746_197

]]></Node>
<StgValue><ssdm name="select_ln340_372"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:372  %zext_ln340_199 = zext i10 %select_ln340_372 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_199"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:373  store i11 %zext_ln340_199, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:374  %tmp_364 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:375  %trunc_ln746_198 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_364, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_198"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:376  %tmp_1178 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1178"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:377  %tmp_208 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:378  %icmp_ln785_200 = icmp ne i7 %tmp_208, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_200"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:379  %or_ln785_263 = or i1 %tmp_1178, %icmp_ln785_200

]]></Node>
<StgValue><ssdm name="or_ln785_263"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:380  %select_ln340_373 = select i1 %or_ln785_263, i10 -1, i10 %trunc_ln746_198

]]></Node>
<StgValue><ssdm name="select_ln340_373"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:381  %zext_ln340_200 = zext i10 %select_ln340_373 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_200"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:382  store i11 %zext_ln340_200, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_365 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:384  %trunc_ln746_199 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_365, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_199"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:385  %tmp_1179 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1179"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:386  %tmp_209 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:387  %icmp_ln785_201 = icmp ne i7 %tmp_209, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_201"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:388  %or_ln785_264 = or i1 %tmp_1179, %icmp_ln785_201

]]></Node>
<StgValue><ssdm name="or_ln785_264"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:389  %select_ln340_374 = select i1 %or_ln785_264, i10 -1, i10 %trunc_ln746_199

]]></Node>
<StgValue><ssdm name="select_ln340_374"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:390  %zext_ln340_201 = zext i10 %select_ln340_374 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_201"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:391  store i11 %zext_ln340_201, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:392  %tmp_366 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:393  %trunc_ln746_200 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_366, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_200"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:394  %tmp_1180 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1180"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:395  %tmp_210 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:396  %icmp_ln785_202 = icmp ne i7 %tmp_210, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_202"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:397  %or_ln785_265 = or i1 %tmp_1180, %icmp_ln785_202

]]></Node>
<StgValue><ssdm name="or_ln785_265"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:398  %select_ln340_375 = select i1 %or_ln785_265, i10 -1, i10 %trunc_ln746_200

]]></Node>
<StgValue><ssdm name="select_ln340_375"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:399  %zext_ln340_202 = zext i10 %select_ln340_375 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_202"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:400  store i11 %zext_ln340_202, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:401  %tmp_367 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:402  %trunc_ln746_201 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_367, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_201"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:403  %tmp_1181 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1181"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:404  %tmp_211 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:405  %icmp_ln785_203 = icmp ne i7 %tmp_211, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_203"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:406  %or_ln785_266 = or i1 %tmp_1181, %icmp_ln785_203

]]></Node>
<StgValue><ssdm name="or_ln785_266"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:407  %select_ln340_376 = select i1 %or_ln785_266, i10 -1, i10 %trunc_ln746_201

]]></Node>
<StgValue><ssdm name="select_ln340_376"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:408  %zext_ln340_203 = zext i10 %select_ln340_376 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_203"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:409  store i11 %zext_ln340_203, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:410  %tmp_368 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:411  %trunc_ln746_202 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_368, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_202"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:412  %tmp_1182 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1182"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:413  %tmp_212 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:414  %icmp_ln785_204 = icmp ne i7 %tmp_212, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_204"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:415  %or_ln785_267 = or i1 %tmp_1182, %icmp_ln785_204

]]></Node>
<StgValue><ssdm name="or_ln785_267"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:416  %select_ln340_377 = select i1 %or_ln785_267, i10 -1, i10 %trunc_ln746_202

]]></Node>
<StgValue><ssdm name="select_ln340_377"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:417  %zext_ln340_204 = zext i10 %select_ln340_377 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_204"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:418  store i11 %zext_ln340_204, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:419  %tmp_369 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:420  %trunc_ln746_203 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_369, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_203"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:421  %tmp_1183 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1183"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:422  %tmp_213 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:423  %icmp_ln785_205 = icmp ne i7 %tmp_213, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_205"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:424  %or_ln785_268 = or i1 %tmp_1183, %icmp_ln785_205

]]></Node>
<StgValue><ssdm name="or_ln785_268"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:425  %select_ln340_378 = select i1 %or_ln785_268, i10 -1, i10 %trunc_ln746_203

]]></Node>
<StgValue><ssdm name="select_ln340_378"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:426  %zext_ln340_205 = zext i10 %select_ln340_378 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_205"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:427  store i11 %zext_ln340_205, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:428  %tmp_370 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:429  %trunc_ln746_204 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_370, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_204"/></StgValue>
</operation>

<operation id="520" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:430  %tmp_1184 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1184"/></StgValue>
</operation>

<operation id="521" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:431  %tmp_214 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="522" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:432  %icmp_ln785_206 = icmp ne i7 %tmp_214, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_206"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:433  %or_ln785_269 = or i1 %tmp_1184, %icmp_ln785_206

]]></Node>
<StgValue><ssdm name="or_ln785_269"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:434  %select_ln340_379 = select i1 %or_ln785_269, i10 -1, i10 %trunc_ln746_204

]]></Node>
<StgValue><ssdm name="select_ln340_379"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:435  %zext_ln340_206 = zext i10 %select_ln340_379 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_206"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:436  store i11 %zext_ln340_206, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:437  %tmp_371 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:438  %trunc_ln746_205 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_371, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_205"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:439  %tmp_1185 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1185"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:440  %tmp_215 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:441  %icmp_ln785_207 = icmp ne i7 %tmp_215, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_207"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:442  %or_ln785_270 = or i1 %tmp_1185, %icmp_ln785_207

]]></Node>
<StgValue><ssdm name="or_ln785_270"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:443  %select_ln340_380 = select i1 %or_ln785_270, i10 -1, i10 %trunc_ln746_205

]]></Node>
<StgValue><ssdm name="select_ln340_380"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:444  %zext_ln340_207 = zext i10 %select_ln340_380 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_207"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:445  store i11 %zext_ln340_207, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:446  %tmp_372 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:447  %trunc_ln746_206 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_372, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_206"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:448  %tmp_1186 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1186"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:449  %tmp_216 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:450  %icmp_ln785_208 = icmp ne i7 %tmp_216, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_208"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:451  %or_ln785_271 = or i1 %tmp_1186, %icmp_ln785_208

]]></Node>
<StgValue><ssdm name="or_ln785_271"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:452  %select_ln340_381 = select i1 %or_ln785_271, i10 -1, i10 %trunc_ln746_206

]]></Node>
<StgValue><ssdm name="select_ln340_381"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:453  %zext_ln340_208 = zext i10 %select_ln340_381 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_208"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:454  store i11 %zext_ln340_208, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:455  %tmp_373 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:456  %trunc_ln746_207 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_373, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_207"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:457  %tmp_1187 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1187"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:458  %tmp_217 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:459  %icmp_ln785_209 = icmp ne i7 %tmp_217, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_209"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:460  %or_ln785_272 = or i1 %tmp_1187, %icmp_ln785_209

]]></Node>
<StgValue><ssdm name="or_ln785_272"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:461  %select_ln340_382 = select i1 %or_ln785_272, i10 -1, i10 %trunc_ln746_207

]]></Node>
<StgValue><ssdm name="select_ln340_382"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:462  %zext_ln340_209 = zext i10 %select_ln340_382 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_209"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:463  store i11 %zext_ln340_209, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:464  %tmp_374 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:465  %trunc_ln746_208 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_374, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_208"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:466  %tmp_1188 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1188"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:467  %tmp_218 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:468  %icmp_ln785_210 = icmp ne i7 %tmp_218, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_210"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:469  %or_ln785_273 = or i1 %tmp_1188, %icmp_ln785_210

]]></Node>
<StgValue><ssdm name="or_ln785_273"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:470  %select_ln340_383 = select i1 %or_ln785_273, i10 -1, i10 %trunc_ln746_208

]]></Node>
<StgValue><ssdm name="select_ln340_383"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:471  %zext_ln340_210 = zext i10 %select_ln340_383 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_210"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:472  store i11 %zext_ln340_210, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:473  %tmp_375 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:474  %trunc_ln746_209 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_375, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_209"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:475  %tmp_1189 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1189"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:476  %tmp_219 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:477  %icmp_ln785_211 = icmp ne i7 %tmp_219, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_211"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:478  %or_ln785_274 = or i1 %tmp_1189, %icmp_ln785_211

]]></Node>
<StgValue><ssdm name="or_ln785_274"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:479  %select_ln340_384 = select i1 %or_ln785_274, i10 -1, i10 %trunc_ln746_209

]]></Node>
<StgValue><ssdm name="select_ln340_384"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:480  %zext_ln340_211 = zext i10 %select_ln340_384 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_211"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:481  store i11 %zext_ln340_211, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:482  %tmp_376 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:483  %trunc_ln746_210 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_376, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_210"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:484  %tmp_1190 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1190"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:485  %tmp_220 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:486  %icmp_ln785_212 = icmp ne i7 %tmp_220, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_212"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:487  %or_ln785_275 = or i1 %tmp_1190, %icmp_ln785_212

]]></Node>
<StgValue><ssdm name="or_ln785_275"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:488  %select_ln340_385 = select i1 %or_ln785_275, i10 -1, i10 %trunc_ln746_210

]]></Node>
<StgValue><ssdm name="select_ln340_385"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:489  %zext_ln340_212 = zext i10 %select_ln340_385 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_212"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:490  store i11 %zext_ln340_212, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:491  %tmp_377 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:492  %trunc_ln746_211 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_377, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_211"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:493  %tmp_1191 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1191"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:494  %tmp_221 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:495  %icmp_ln785_213 = icmp ne i7 %tmp_221, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_213"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:496  %or_ln785_276 = or i1 %tmp_1191, %icmp_ln785_213

]]></Node>
<StgValue><ssdm name="or_ln785_276"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:497  %select_ln340_386 = select i1 %or_ln785_276, i10 -1, i10 %trunc_ln746_211

]]></Node>
<StgValue><ssdm name="select_ln340_386"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:498  %zext_ln340_213 = zext i10 %select_ln340_386 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_213"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:499  store i11 %zext_ln340_213, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:500  %tmp_378 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:501  %trunc_ln746_212 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_378, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_212"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:502  %tmp_1192 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1192"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:503  %tmp_222 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:504  %icmp_ln785_214 = icmp ne i7 %tmp_222, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_214"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:505  %or_ln785_277 = or i1 %tmp_1192, %icmp_ln785_214

]]></Node>
<StgValue><ssdm name="or_ln785_277"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:506  %select_ln340_387 = select i1 %or_ln785_277, i10 -1, i10 %trunc_ln746_212

]]></Node>
<StgValue><ssdm name="select_ln340_387"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:507  %zext_ln340_214 = zext i10 %select_ln340_387 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_214"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:508  store i11 %zext_ln340_214, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:509  %tmp_379 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:510  %trunc_ln746_213 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_379, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_213"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:511  %tmp_1193 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1193"/></StgValue>
</operation>

<operation id="602" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:512  %tmp_223 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="603" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:513  %icmp_ln785_215 = icmp ne i7 %tmp_223, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_215"/></StgValue>
</operation>

<operation id="604" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:514  %or_ln785_278 = or i1 %tmp_1193, %icmp_ln785_215

]]></Node>
<StgValue><ssdm name="or_ln785_278"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:515  %select_ln340_388 = select i1 %or_ln785_278, i10 -1, i10 %trunc_ln746_213

]]></Node>
<StgValue><ssdm name="select_ln340_388"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:516  %zext_ln340_215 = zext i10 %select_ln340_388 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_215"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:517  store i11 %zext_ln340_215, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="608" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:518  %tmp_380 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="609" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:519  %trunc_ln746_214 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_380, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_214"/></StgValue>
</operation>

<operation id="610" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:520  %tmp_1194 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1194"/></StgValue>
</operation>

<operation id="611" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:521  %tmp_224 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="612" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:522  %icmp_ln785_216 = icmp ne i7 %tmp_224, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_216"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:523  %or_ln785_279 = or i1 %tmp_1194, %icmp_ln785_216

]]></Node>
<StgValue><ssdm name="or_ln785_279"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:524  %select_ln340_389 = select i1 %or_ln785_279, i10 -1, i10 %trunc_ln746_214

]]></Node>
<StgValue><ssdm name="select_ln340_389"/></StgValue>
</operation>

<operation id="615" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:525  %zext_ln340_216 = zext i10 %select_ln340_389 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_216"/></StgValue>
</operation>

<operation id="616" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:526  store i11 %zext_ln340_216, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="617" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:527  %tmp_381 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="618" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:528  %trunc_ln746_215 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_381, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_215"/></StgValue>
</operation>

<operation id="619" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:529  %tmp_1195 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1195"/></StgValue>
</operation>

<operation id="620" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:530  %tmp_225 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="621" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:531  %icmp_ln785_217 = icmp ne i7 %tmp_225, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_217"/></StgValue>
</operation>

<operation id="622" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:532  %or_ln785_280 = or i1 %tmp_1195, %icmp_ln785_217

]]></Node>
<StgValue><ssdm name="or_ln785_280"/></StgValue>
</operation>

<operation id="623" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:533  %select_ln340_390 = select i1 %or_ln785_280, i10 -1, i10 %trunc_ln746_215

]]></Node>
<StgValue><ssdm name="select_ln340_390"/></StgValue>
</operation>

<operation id="624" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:534  %zext_ln340_217 = zext i10 %select_ln340_390 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_217"/></StgValue>
</operation>

<operation id="625" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:535  store i11 %zext_ln340_217, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="626" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:536  %tmp_382 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="627" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:537  %trunc_ln746_216 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_382, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_216"/></StgValue>
</operation>

<operation id="628" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:538  %tmp_1196 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1196"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:539  %tmp_226 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:540  %icmp_ln785_218 = icmp ne i7 %tmp_226, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_218"/></StgValue>
</operation>

<operation id="631" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:541  %or_ln785_281 = or i1 %tmp_1196, %icmp_ln785_218

]]></Node>
<StgValue><ssdm name="or_ln785_281"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:542  %select_ln340_391 = select i1 %or_ln785_281, i10 -1, i10 %trunc_ln746_216

]]></Node>
<StgValue><ssdm name="select_ln340_391"/></StgValue>
</operation>

<operation id="633" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:543  %zext_ln340_218 = zext i10 %select_ln340_391 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_218"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:544  store i11 %zext_ln340_218, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:545  %tmp_383 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:546  %trunc_ln746_217 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_383, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_217"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:547  %tmp_1197 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1197"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:548  %tmp_227 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:549  %icmp_ln785_219 = icmp ne i7 %tmp_227, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_219"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:550  %or_ln785_282 = or i1 %tmp_1197, %icmp_ln785_219

]]></Node>
<StgValue><ssdm name="or_ln785_282"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:551  %select_ln340_392 = select i1 %or_ln785_282, i10 -1, i10 %trunc_ln746_217

]]></Node>
<StgValue><ssdm name="select_ln340_392"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:552  %zext_ln340_219 = zext i10 %select_ln340_392 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_219"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:553  store i11 %zext_ln340_219, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:554  %tmp_384 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:555  %trunc_ln746_218 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_384, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_218"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:556  %tmp_1198 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1198"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:557  %tmp_228 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:558  %icmp_ln785_220 = icmp ne i7 %tmp_228, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_220"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:559  %or_ln785_283 = or i1 %tmp_1198, %icmp_ln785_220

]]></Node>
<StgValue><ssdm name="or_ln785_283"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:560  %select_ln340_393 = select i1 %or_ln785_283, i10 -1, i10 %trunc_ln746_218

]]></Node>
<StgValue><ssdm name="select_ln340_393"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:561  %zext_ln340_220 = zext i10 %select_ln340_393 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_220"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:562  store i11 %zext_ln340_220, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:563  %tmp_385 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:564  %trunc_ln746_219 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_385, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_219"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:565  %tmp_1199 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1199"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:566  %tmp_229 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:567  %icmp_ln785_221 = icmp ne i7 %tmp_229, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_221"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:568  %or_ln785_284 = or i1 %tmp_1199, %icmp_ln785_221

]]></Node>
<StgValue><ssdm name="or_ln785_284"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:569  %select_ln340_394 = select i1 %or_ln785_284, i10 -1, i10 %trunc_ln746_219

]]></Node>
<StgValue><ssdm name="select_ln340_394"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:570  %zext_ln340_221 = zext i10 %select_ln340_394 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_221"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:571  store i11 %zext_ln340_221, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:572  %tmp_386 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:573  %trunc_ln746_220 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_386, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_220"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:574  %tmp_1200 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1200"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:575  %tmp_230 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:576  %icmp_ln785_222 = icmp ne i7 %tmp_230, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_222"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:577  %or_ln785_285 = or i1 %tmp_1200, %icmp_ln785_222

]]></Node>
<StgValue><ssdm name="or_ln785_285"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:578  %select_ln340_395 = select i1 %or_ln785_285, i10 -1, i10 %trunc_ln746_220

]]></Node>
<StgValue><ssdm name="select_ln340_395"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:579  %zext_ln340_222 = zext i10 %select_ln340_395 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_222"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:580  store i11 %zext_ln340_222, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:581  %tmp_387 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:582  %trunc_ln746_221 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_387, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_221"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:583  %tmp_1201 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1201"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:584  %tmp_231 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:585  %icmp_ln785_223 = icmp ne i7 %tmp_231, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_223"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:586  %or_ln785_286 = or i1 %tmp_1201, %icmp_ln785_223

]]></Node>
<StgValue><ssdm name="or_ln785_286"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:587  %select_ln340_396 = select i1 %or_ln785_286, i10 -1, i10 %trunc_ln746_221

]]></Node>
<StgValue><ssdm name="select_ln340_396"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:588  %zext_ln340_223 = zext i10 %select_ln340_396 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_223"/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:589  store i11 %zext_ln340_223, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="680" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:590  %tmp_388 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="681" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:591  %trunc_ln746_222 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_388, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_222"/></StgValue>
</operation>

<operation id="682" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:592  %tmp_1202 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1202"/></StgValue>
</operation>

<operation id="683" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:593  %tmp_232 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="684" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:594  %icmp_ln785_224 = icmp ne i7 %tmp_232, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_224"/></StgValue>
</operation>

<operation id="685" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:595  %or_ln785_287 = or i1 %tmp_1202, %icmp_ln785_224

]]></Node>
<StgValue><ssdm name="or_ln785_287"/></StgValue>
</operation>

<operation id="686" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:596  %select_ln340_397 = select i1 %or_ln785_287, i10 -1, i10 %trunc_ln746_222

]]></Node>
<StgValue><ssdm name="select_ln340_397"/></StgValue>
</operation>

<operation id="687" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:597  %zext_ln340_224 = zext i10 %select_ln340_397 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_224"/></StgValue>
</operation>

<operation id="688" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:598  store i11 %zext_ln340_224, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="689" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:599  %tmp_389 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="690" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:600  %trunc_ln746_223 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_389, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_223"/></StgValue>
</operation>

<operation id="691" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:601  %tmp_1203 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1203"/></StgValue>
</operation>

<operation id="692" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:602  %tmp_233 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="693" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:603  %icmp_ln785_225 = icmp ne i7 %tmp_233, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_225"/></StgValue>
</operation>

<operation id="694" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:604  %or_ln785_288 = or i1 %tmp_1203, %icmp_ln785_225

]]></Node>
<StgValue><ssdm name="or_ln785_288"/></StgValue>
</operation>

<operation id="695" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:605  %select_ln340_398 = select i1 %or_ln785_288, i10 -1, i10 %trunc_ln746_223

]]></Node>
<StgValue><ssdm name="select_ln340_398"/></StgValue>
</operation>

<operation id="696" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:606  %zext_ln340_225 = zext i10 %select_ln340_398 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_225"/></StgValue>
</operation>

<operation id="697" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:607  store i11 %zext_ln340_225, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="698" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:608  %tmp_390 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="699" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:609  %trunc_ln746_224 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_390, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_224"/></StgValue>
</operation>

<operation id="700" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:610  %tmp_1204 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1204"/></StgValue>
</operation>

<operation id="701" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:611  %tmp_234 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="702" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:612  %icmp_ln785_226 = icmp ne i7 %tmp_234, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_226"/></StgValue>
</operation>

<operation id="703" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:613  %or_ln785_289 = or i1 %tmp_1204, %icmp_ln785_226

]]></Node>
<StgValue><ssdm name="or_ln785_289"/></StgValue>
</operation>

<operation id="704" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:614  %select_ln340_399 = select i1 %or_ln785_289, i10 -1, i10 %trunc_ln746_224

]]></Node>
<StgValue><ssdm name="select_ln340_399"/></StgValue>
</operation>

<operation id="705" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:615  %zext_ln340_226 = zext i10 %select_ln340_399 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_226"/></StgValue>
</operation>

<operation id="706" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:616  store i11 %zext_ln340_226, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:617  %tmp_391 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:618  %trunc_ln746_225 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_391, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_225"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:619  %tmp_1205 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:620  %tmp_235 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:621  %icmp_ln785_227 = icmp ne i7 %tmp_235, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_227"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:622  %or_ln785_290 = or i1 %tmp_1205, %icmp_ln785_227

]]></Node>
<StgValue><ssdm name="or_ln785_290"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:623  %select_ln340_400 = select i1 %or_ln785_290, i10 -1, i10 %trunc_ln746_225

]]></Node>
<StgValue><ssdm name="select_ln340_400"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:624  %zext_ln340_227 = zext i10 %select_ln340_400 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_227"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:625  store i11 %zext_ln340_227, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:626  %tmp_392 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:627  %trunc_ln746_226 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_392, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_226"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:628  %tmp_1206 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:629  %tmp_236 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:630  %icmp_ln785_228 = icmp ne i7 %tmp_236, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_228"/></StgValue>
</operation>

<operation id="721" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:631  %or_ln785_291 = or i1 %tmp_1206, %icmp_ln785_228

]]></Node>
<StgValue><ssdm name="or_ln785_291"/></StgValue>
</operation>

<operation id="722" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:632  %select_ln340_401 = select i1 %or_ln785_291, i10 -1, i10 %trunc_ln746_226

]]></Node>
<StgValue><ssdm name="select_ln340_401"/></StgValue>
</operation>

<operation id="723" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:633  %zext_ln340_228 = zext i10 %select_ln340_401 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_228"/></StgValue>
</operation>

<operation id="724" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:634  store i11 %zext_ln340_228, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="725" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:635  %tmp_393 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="726" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:636  %trunc_ln746_227 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_393, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_227"/></StgValue>
</operation>

<operation id="727" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:637  %tmp_1207 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>

<operation id="728" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:638  %tmp_237 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="729" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:639  %icmp_ln785_229 = icmp ne i7 %tmp_237, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_229"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:640  %or_ln785_292 = or i1 %tmp_1207, %icmp_ln785_229

]]></Node>
<StgValue><ssdm name="or_ln785_292"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:641  %select_ln340_402 = select i1 %or_ln785_292, i10 -1, i10 %trunc_ln746_227

]]></Node>
<StgValue><ssdm name="select_ln340_402"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:642  %zext_ln340_229 = zext i10 %select_ln340_402 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_229"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:643  store i11 %zext_ln340_229, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="734" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:644  %tmp_394 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="735" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:645  %trunc_ln746_228 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_394, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_228"/></StgValue>
</operation>

<operation id="736" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:646  %tmp_1208 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1208"/></StgValue>
</operation>

<operation id="737" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:647  %tmp_238 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="738" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:648  %icmp_ln785_230 = icmp ne i7 %tmp_238, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_230"/></StgValue>
</operation>

<operation id="739" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:649  %or_ln785_293 = or i1 %tmp_1208, %icmp_ln785_230

]]></Node>
<StgValue><ssdm name="or_ln785_293"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:650  %select_ln340_403 = select i1 %or_ln785_293, i10 -1, i10 %trunc_ln746_228

]]></Node>
<StgValue><ssdm name="select_ln340_403"/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:651  %zext_ln340_230 = zext i10 %select_ln340_403 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_230"/></StgValue>
</operation>

<operation id="742" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:652  store i11 %zext_ln340_230, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="743" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:653  %tmp_395 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="744" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:654  %trunc_ln746_229 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_395, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_229"/></StgValue>
</operation>

<operation id="745" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:655  %tmp_1209 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1209"/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:656  %tmp_239 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="747" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:657  %icmp_ln785_231 = icmp ne i7 %tmp_239, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_231"/></StgValue>
</operation>

<operation id="748" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:658  %or_ln785_294 = or i1 %tmp_1209, %icmp_ln785_231

]]></Node>
<StgValue><ssdm name="or_ln785_294"/></StgValue>
</operation>

<operation id="749" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:659  %select_ln340_404 = select i1 %or_ln785_294, i10 -1, i10 %trunc_ln746_229

]]></Node>
<StgValue><ssdm name="select_ln340_404"/></StgValue>
</operation>

<operation id="750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:660  %zext_ln340_231 = zext i10 %select_ln340_404 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_231"/></StgValue>
</operation>

<operation id="751" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:661  store i11 %zext_ln340_231, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:662  %tmp_396 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="753" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:663  %trunc_ln746_230 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_396, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_230"/></StgValue>
</operation>

<operation id="754" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:664  %tmp_1210 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1210"/></StgValue>
</operation>

<operation id="755" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:665  %tmp_240 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="756" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:666  %icmp_ln785_232 = icmp ne i7 %tmp_240, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_232"/></StgValue>
</operation>

<operation id="757" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:667  %or_ln785_295 = or i1 %tmp_1210, %icmp_ln785_232

]]></Node>
<StgValue><ssdm name="or_ln785_295"/></StgValue>
</operation>

<operation id="758" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:668  %select_ln340_405 = select i1 %or_ln785_295, i10 -1, i10 %trunc_ln746_230

]]></Node>
<StgValue><ssdm name="select_ln340_405"/></StgValue>
</operation>

<operation id="759" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:669  %zext_ln340_232 = zext i10 %select_ln340_405 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_232"/></StgValue>
</operation>

<operation id="760" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:670  store i11 %zext_ln340_232, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:671  %tmp_397 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="762" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:672  %trunc_ln746_231 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_397, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_231"/></StgValue>
</operation>

<operation id="763" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:673  %tmp_1211 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1211"/></StgValue>
</operation>

<operation id="764" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:674  %tmp_241 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="765" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:675  %icmp_ln785_233 = icmp ne i7 %tmp_241, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_233"/></StgValue>
</operation>

<operation id="766" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:676  %or_ln785_296 = or i1 %tmp_1211, %icmp_ln785_233

]]></Node>
<StgValue><ssdm name="or_ln785_296"/></StgValue>
</operation>

<operation id="767" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:677  %select_ln340_406 = select i1 %or_ln785_296, i10 -1, i10 %trunc_ln746_231

]]></Node>
<StgValue><ssdm name="select_ln340_406"/></StgValue>
</operation>

<operation id="768" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:678  %zext_ln340_233 = zext i10 %select_ln340_406 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_233"/></StgValue>
</operation>

<operation id="769" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:679  store i11 %zext_ln340_233, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="770" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:680  %tmp_398 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="771" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:681  %trunc_ln746_232 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_398, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_232"/></StgValue>
</operation>

<operation id="772" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:682  %tmp_1212 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="773" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:683  %tmp_242 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="774" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:684  %icmp_ln785_234 = icmp ne i7 %tmp_242, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_234"/></StgValue>
</operation>

<operation id="775" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:685  %or_ln785_297 = or i1 %tmp_1212, %icmp_ln785_234

]]></Node>
<StgValue><ssdm name="or_ln785_297"/></StgValue>
</operation>

<operation id="776" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:686  %select_ln340_407 = select i1 %or_ln785_297, i10 -1, i10 %trunc_ln746_232

]]></Node>
<StgValue><ssdm name="select_ln340_407"/></StgValue>
</operation>

<operation id="777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:687  %zext_ln340_234 = zext i10 %select_ln340_407 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_234"/></StgValue>
</operation>

<operation id="778" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:688  store i11 %zext_ln340_234, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="779" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:689  %tmp_399 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="780" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:690  %trunc_ln746_233 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_399, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_233"/></StgValue>
</operation>

<operation id="781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:691  %tmp_1213 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="782" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:692  %tmp_243 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="783" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:693  %icmp_ln785_235 = icmp ne i7 %tmp_243, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_235"/></StgValue>
</operation>

<operation id="784" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:694  %or_ln785_298 = or i1 %tmp_1213, %icmp_ln785_235

]]></Node>
<StgValue><ssdm name="or_ln785_298"/></StgValue>
</operation>

<operation id="785" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:695  %select_ln340_408 = select i1 %or_ln785_298, i10 -1, i10 %trunc_ln746_233

]]></Node>
<StgValue><ssdm name="select_ln340_408"/></StgValue>
</operation>

<operation id="786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:696  %zext_ln340_235 = zext i10 %select_ln340_408 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_235"/></StgValue>
</operation>

<operation id="787" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:697  store i11 %zext_ln340_235, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="788" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:698  %tmp_400 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="789" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:699  %trunc_ln746_234 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_400, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_234"/></StgValue>
</operation>

<operation id="790" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:700  %tmp_1214 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="791" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:701  %tmp_244 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="792" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:702  %icmp_ln785_236 = icmp ne i7 %tmp_244, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_236"/></StgValue>
</operation>

<operation id="793" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:703  %or_ln785_299 = or i1 %tmp_1214, %icmp_ln785_236

]]></Node>
<StgValue><ssdm name="or_ln785_299"/></StgValue>
</operation>

<operation id="794" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:704  %select_ln340_409 = select i1 %or_ln785_299, i10 -1, i10 %trunc_ln746_234

]]></Node>
<StgValue><ssdm name="select_ln340_409"/></StgValue>
</operation>

<operation id="795" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:705  %zext_ln340_236 = zext i10 %select_ln340_409 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_236"/></StgValue>
</operation>

<operation id="796" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:706  store i11 %zext_ln340_236, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:707  %tmp_401 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:708  %trunc_ln746_235 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_401, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_235"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:709  %tmp_1215 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:710  %tmp_245 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="801" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:711  %icmp_ln785_237 = icmp ne i7 %tmp_245, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_237"/></StgValue>
</operation>

<operation id="802" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:712  %or_ln785_300 = or i1 %tmp_1215, %icmp_ln785_237

]]></Node>
<StgValue><ssdm name="or_ln785_300"/></StgValue>
</operation>

<operation id="803" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:713  %select_ln340_410 = select i1 %or_ln785_300, i10 -1, i10 %trunc_ln746_235

]]></Node>
<StgValue><ssdm name="select_ln340_410"/></StgValue>
</operation>

<operation id="804" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:714  %zext_ln340_237 = zext i10 %select_ln340_410 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_237"/></StgValue>
</operation>

<operation id="805" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:715  store i11 %zext_ln340_237, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:716  %tmp_402 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:717  %trunc_ln746_236 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_402, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_236"/></StgValue>
</operation>

<operation id="808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:718  %tmp_1216 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="809" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:719  %tmp_246 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="810" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:720  %icmp_ln785_238 = icmp ne i7 %tmp_246, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_238"/></StgValue>
</operation>

<operation id="811" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:721  %or_ln785_301 = or i1 %tmp_1216, %icmp_ln785_238

]]></Node>
<StgValue><ssdm name="or_ln785_301"/></StgValue>
</operation>

<operation id="812" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:722  %select_ln340_411 = select i1 %or_ln785_301, i10 -1, i10 %trunc_ln746_236

]]></Node>
<StgValue><ssdm name="select_ln340_411"/></StgValue>
</operation>

<operation id="813" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:723  %zext_ln340_238 = zext i10 %select_ln340_411 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_238"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:724  store i11 %zext_ln340_238, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:725  %tmp_403 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="816" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:726  %trunc_ln746_237 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_403, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_237"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:727  %tmp_1217 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:728  %tmp_247 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:729  %icmp_ln785_239 = icmp ne i7 %tmp_247, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_239"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:730  %or_ln785_302 = or i1 %tmp_1217, %icmp_ln785_239

]]></Node>
<StgValue><ssdm name="or_ln785_302"/></StgValue>
</operation>

<operation id="821" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:731  %select_ln340_412 = select i1 %or_ln785_302, i10 -1, i10 %trunc_ln746_237

]]></Node>
<StgValue><ssdm name="select_ln340_412"/></StgValue>
</operation>

<operation id="822" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:732  %zext_ln340_239 = zext i10 %select_ln340_412 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_239"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:733  store i11 %zext_ln340_239, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:734  %tmp_404 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:735  %trunc_ln746_238 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_404, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_238"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:736  %tmp_1218 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="827" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:737  %tmp_248 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="828" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:738  %icmp_ln785_240 = icmp ne i7 %tmp_248, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_240"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:739  %or_ln785_303 = or i1 %tmp_1218, %icmp_ln785_240

]]></Node>
<StgValue><ssdm name="or_ln785_303"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:740  %select_ln340_413 = select i1 %or_ln785_303, i10 -1, i10 %trunc_ln746_238

]]></Node>
<StgValue><ssdm name="select_ln340_413"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:741  %zext_ln340_240 = zext i10 %select_ln340_413 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_240"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:742  store i11 %zext_ln340_240, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:743  %tmp_405 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:744  %trunc_ln746_239 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_405, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_239"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:745  %tmp_1219 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:746  %tmp_249 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:747  %icmp_ln785_241 = icmp ne i7 %tmp_249, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_241"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:748  %or_ln785_304 = or i1 %tmp_1219, %icmp_ln785_241

]]></Node>
<StgValue><ssdm name="or_ln785_304"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:749  %select_ln340_414 = select i1 %or_ln785_304, i10 -1, i10 %trunc_ln746_239

]]></Node>
<StgValue><ssdm name="select_ln340_414"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:750  %zext_ln340_241 = zext i10 %select_ln340_414 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_241"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:751  store i11 %zext_ln340_241, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:752  %tmp_406 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:753  %trunc_ln746_240 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_406, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_240"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:754  %tmp_1220 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:755  %tmp_250 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:756  %icmp_ln785_242 = icmp ne i7 %tmp_250, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_242"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:757  %or_ln785_305 = or i1 %tmp_1220, %icmp_ln785_242

]]></Node>
<StgValue><ssdm name="or_ln785_305"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:758  %select_ln340_415 = select i1 %or_ln785_305, i10 -1, i10 %trunc_ln746_240

]]></Node>
<StgValue><ssdm name="select_ln340_415"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:759  %zext_ln340_242 = zext i10 %select_ln340_415 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_242"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:760  store i11 %zext_ln340_242, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="851" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:761  %tmp_407 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:762  %trunc_ln746_241 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_407, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_241"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:763  %tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:764  %tmp_251 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:765  %icmp_ln785_243 = icmp ne i7 %tmp_251, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_243"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:766  %or_ln785_306 = or i1 %tmp_1221, %icmp_ln785_243

]]></Node>
<StgValue><ssdm name="or_ln785_306"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:767  %select_ln340_416 = select i1 %or_ln785_306, i10 -1, i10 %trunc_ln746_241

]]></Node>
<StgValue><ssdm name="select_ln340_416"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:768  %zext_ln340_243 = zext i10 %select_ln340_416 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_243"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:769  store i11 %zext_ln340_243, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:770  %tmp_408 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:771  %trunc_ln746_242 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_408, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_242"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:772  %tmp_1222 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="863" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:773  %tmp_252 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:774  %icmp_ln785_244 = icmp ne i7 %tmp_252, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_244"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:775  %or_ln785_307 = or i1 %tmp_1222, %icmp_ln785_244

]]></Node>
<StgValue><ssdm name="or_ln785_307"/></StgValue>
</operation>

<operation id="866" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:776  %select_ln340_417 = select i1 %or_ln785_307, i10 -1, i10 %trunc_ln746_242

]]></Node>
<StgValue><ssdm name="select_ln340_417"/></StgValue>
</operation>

<operation id="867" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:777  %zext_ln340_244 = zext i10 %select_ln340_417 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_244"/></StgValue>
</operation>

<operation id="868" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:778  store i11 %zext_ln340_244, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="869" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:779  %tmp_409 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="870" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:780  %trunc_ln746_243 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_409, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_243"/></StgValue>
</operation>

<operation id="871" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:781  %tmp_1223 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:782  %tmp_253 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:783  %icmp_ln785_245 = icmp ne i7 %tmp_253, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_245"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:784  %or_ln785_308 = or i1 %tmp_1223, %icmp_ln785_245

]]></Node>
<StgValue><ssdm name="or_ln785_308"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:785  %select_ln340_418 = select i1 %or_ln785_308, i10 -1, i10 %trunc_ln746_243

]]></Node>
<StgValue><ssdm name="select_ln340_418"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:786  %zext_ln340_245 = zext i10 %select_ln340_418 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_245"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:787  store i11 %zext_ln340_245, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:788  %tmp_410 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:789  %trunc_ln746_244 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_410, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_244"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:790  %tmp_1224 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:791  %tmp_254 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:792  %icmp_ln785_246 = icmp ne i7 %tmp_254, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_246"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:793  %or_ln785_309 = or i1 %tmp_1224, %icmp_ln785_246

]]></Node>
<StgValue><ssdm name="or_ln785_309"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:794  %select_ln340_419 = select i1 %or_ln785_309, i10 -1, i10 %trunc_ln746_244

]]></Node>
<StgValue><ssdm name="select_ln340_419"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:795  %zext_ln340_246 = zext i10 %select_ln340_419 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_246"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:796  store i11 %zext_ln340_246, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:797  %tmp_411 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:798  %trunc_ln746_245 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_411, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_245"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:799  %tmp_1225 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:800  %tmp_255 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:801  %icmp_ln785_247 = icmp ne i7 %tmp_255, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_247"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:802  %or_ln785_310 = or i1 %tmp_1225, %icmp_ln785_247

]]></Node>
<StgValue><ssdm name="or_ln785_310"/></StgValue>
</operation>

<operation id="893" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:803  %select_ln340_420 = select i1 %or_ln785_310, i10 -1, i10 %trunc_ln746_245

]]></Node>
<StgValue><ssdm name="select_ln340_420"/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:804  %zext_ln340_247 = zext i10 %select_ln340_420 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_247"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:805  store i11 %zext_ln340_247, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:806  %tmp_412 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:807  %trunc_ln746_246 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_412, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_246"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:808  %tmp_1226 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="899" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:809  %tmp_256 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="900" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:810  %icmp_ln785_248 = icmp ne i7 %tmp_256, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_248"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:811  %or_ln785_311 = or i1 %tmp_1226, %icmp_ln785_248

]]></Node>
<StgValue><ssdm name="or_ln785_311"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:812  %select_ln340_421 = select i1 %or_ln785_311, i10 -1, i10 %trunc_ln746_246

]]></Node>
<StgValue><ssdm name="select_ln340_421"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:813  %zext_ln340_248 = zext i10 %select_ln340_421 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_248"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:814  store i11 %zext_ln340_248, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="905" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:815  %tmp_413 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="906" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:816  %trunc_ln746_247 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_413, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_247"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:817  %tmp_1227 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:818  %tmp_257 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:819  %icmp_ln785_249 = icmp ne i7 %tmp_257, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_249"/></StgValue>
</operation>

<operation id="910" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:820  %or_ln785_312 = or i1 %tmp_1227, %icmp_ln785_249

]]></Node>
<StgValue><ssdm name="or_ln785_312"/></StgValue>
</operation>

<operation id="911" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:821  %select_ln340_422 = select i1 %or_ln785_312, i10 -1, i10 %trunc_ln746_247

]]></Node>
<StgValue><ssdm name="select_ln340_422"/></StgValue>
</operation>

<operation id="912" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:822  %zext_ln340_249 = zext i10 %select_ln340_422 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_249"/></StgValue>
</operation>

<operation id="913" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:823  store i11 %zext_ln340_249, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="914" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:824  %tmp_414 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="915" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:825  %trunc_ln746_248 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_414, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_248"/></StgValue>
</operation>

<operation id="916" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:826  %tmp_1228 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="917" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:827  %tmp_258 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="918" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:828  %icmp_ln785_250 = icmp ne i7 %tmp_258, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_250"/></StgValue>
</operation>

<operation id="919" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:829  %or_ln785_313 = or i1 %tmp_1228, %icmp_ln785_250

]]></Node>
<StgValue><ssdm name="or_ln785_313"/></StgValue>
</operation>

<operation id="920" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:830  %select_ln340_423 = select i1 %or_ln785_313, i10 -1, i10 %trunc_ln746_248

]]></Node>
<StgValue><ssdm name="select_ln340_423"/></StgValue>
</operation>

<operation id="921" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:831  %zext_ln340_250 = zext i10 %select_ln340_423 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_250"/></StgValue>
</operation>

<operation id="922" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:832  store i11 %zext_ln340_250, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="923" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:833  %tmp_415 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="924" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:834  %trunc_ln746_249 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_415, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_249"/></StgValue>
</operation>

<operation id="925" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:835  %tmp_1229 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="926" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:836  %tmp_259 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="927" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:837  %icmp_ln785_251 = icmp ne i7 %tmp_259, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_251"/></StgValue>
</operation>

<operation id="928" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:838  %or_ln785_314 = or i1 %tmp_1229, %icmp_ln785_251

]]></Node>
<StgValue><ssdm name="or_ln785_314"/></StgValue>
</operation>

<operation id="929" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:839  %select_ln340_424 = select i1 %or_ln785_314, i10 -1, i10 %trunc_ln746_249

]]></Node>
<StgValue><ssdm name="select_ln340_424"/></StgValue>
</operation>

<operation id="930" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:840  %zext_ln340_251 = zext i10 %select_ln340_424 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_251"/></StgValue>
</operation>

<operation id="931" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:841  store i11 %zext_ln340_251, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="932" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:842  %tmp_416 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="933" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:843  %trunc_ln746_250 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_416, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_250"/></StgValue>
</operation>

<operation id="934" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:844  %tmp_1230 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="935" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:845  %tmp_260 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="936" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:846  %icmp_ln785_252 = icmp ne i7 %tmp_260, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_252"/></StgValue>
</operation>

<operation id="937" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:847  %or_ln785_315 = or i1 %tmp_1230, %icmp_ln785_252

]]></Node>
<StgValue><ssdm name="or_ln785_315"/></StgValue>
</operation>

<operation id="938" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:848  %select_ln340_425 = select i1 %or_ln785_315, i10 -1, i10 %trunc_ln746_250

]]></Node>
<StgValue><ssdm name="select_ln340_425"/></StgValue>
</operation>

<operation id="939" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:849  %zext_ln340_252 = zext i10 %select_ln340_425 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_252"/></StgValue>
</operation>

<operation id="940" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:850  store i11 %zext_ln340_252, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="941" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:851  %tmp_417 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="942" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:852  %trunc_ln746_251 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_417, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_251"/></StgValue>
</operation>

<operation id="943" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:853  %tmp_1231 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="944" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:854  %tmp_261 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="945" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:855  %icmp_ln785_253 = icmp ne i7 %tmp_261, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_253"/></StgValue>
</operation>

<operation id="946" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:856  %or_ln785_316 = or i1 %tmp_1231, %icmp_ln785_253

]]></Node>
<StgValue><ssdm name="or_ln785_316"/></StgValue>
</operation>

<operation id="947" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:857  %select_ln340_426 = select i1 %or_ln785_316, i10 -1, i10 %trunc_ln746_251

]]></Node>
<StgValue><ssdm name="select_ln340_426"/></StgValue>
</operation>

<operation id="948" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:858  %zext_ln340_253 = zext i10 %select_ln340_426 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_253"/></StgValue>
</operation>

<operation id="949" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:859  store i11 %zext_ln340_253, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="950" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:860  %tmp_418 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="951" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:861  %trunc_ln746_252 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_418, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_252"/></StgValue>
</operation>

<operation id="952" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:862  %tmp_1232 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="953" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:863  %tmp_262 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="954" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:864  %icmp_ln785_254 = icmp ne i7 %tmp_262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_254"/></StgValue>
</operation>

<operation id="955" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:865  %or_ln785_317 = or i1 %tmp_1232, %icmp_ln785_254

]]></Node>
<StgValue><ssdm name="or_ln785_317"/></StgValue>
</operation>

<operation id="956" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:866  %select_ln340_427 = select i1 %or_ln785_317, i10 -1, i10 %trunc_ln746_252

]]></Node>
<StgValue><ssdm name="select_ln340_427"/></StgValue>
</operation>

<operation id="957" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:867  %zext_ln340_254 = zext i10 %select_ln340_427 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_254"/></StgValue>
</operation>

<operation id="958" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:868  store i11 %zext_ln340_254, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="959" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:869  %tmp_419 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="960" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:870  %trunc_ln746_253 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_419, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_253"/></StgValue>
</operation>

<operation id="961" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:871  %tmp_1233 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="962" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:872  %tmp_263 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="963" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:873  %icmp_ln785_255 = icmp ne i7 %tmp_263, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_255"/></StgValue>
</operation>

<operation id="964" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:874  %or_ln785_318 = or i1 %tmp_1233, %icmp_ln785_255

]]></Node>
<StgValue><ssdm name="or_ln785_318"/></StgValue>
</operation>

<operation id="965" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:875  %select_ln340_428 = select i1 %or_ln785_318, i10 -1, i10 %trunc_ln746_253

]]></Node>
<StgValue><ssdm name="select_ln340_428"/></StgValue>
</operation>

<operation id="966" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:876  %zext_ln340_255 = zext i10 %select_ln340_428 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_255"/></StgValue>
</operation>

<operation id="967" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:877  store i11 %zext_ln340_255, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="968" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:878  %tmp_420 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="969" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:879  %trunc_ln746_254 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_420, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_254"/></StgValue>
</operation>

<operation id="970" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:880  %tmp_1234 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="971" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:881  %tmp_264 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="972" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:882  %icmp_ln785_256 = icmp ne i7 %tmp_264, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_256"/></StgValue>
</operation>

<operation id="973" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:883  %or_ln785_319 = or i1 %tmp_1234, %icmp_ln785_256

]]></Node>
<StgValue><ssdm name="or_ln785_319"/></StgValue>
</operation>

<operation id="974" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:884  %select_ln340_429 = select i1 %or_ln785_319, i10 -1, i10 %trunc_ln746_254

]]></Node>
<StgValue><ssdm name="select_ln340_429"/></StgValue>
</operation>

<operation id="975" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:885  %zext_ln340_256 = zext i10 %select_ln340_429 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_256"/></StgValue>
</operation>

<operation id="976" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:886  store i11 %zext_ln340_256, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="977" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:887  %tmp_421 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="978" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:888  %trunc_ln746_255 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_421, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_255"/></StgValue>
</operation>

<operation id="979" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:889  %tmp_1235 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="980" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:890  %tmp_265 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="981" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:891  %icmp_ln785_257 = icmp ne i7 %tmp_265, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_257"/></StgValue>
</operation>

<operation id="982" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:892  %or_ln785_320 = or i1 %tmp_1235, %icmp_ln785_257

]]></Node>
<StgValue><ssdm name="or_ln785_320"/></StgValue>
</operation>

<operation id="983" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:893  %select_ln340_430 = select i1 %or_ln785_320, i10 -1, i10 %trunc_ln746_255

]]></Node>
<StgValue><ssdm name="select_ln340_430"/></StgValue>
</operation>

<operation id="984" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:894  %zext_ln340_257 = zext i10 %select_ln340_430 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_257"/></StgValue>
</operation>

<operation id="985" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:895  store i11 %zext_ln340_257, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="986" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:896  %tmp_422 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="987" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:897  %trunc_ln746_256 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_422, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_256"/></StgValue>
</operation>

<operation id="988" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_1236 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1236"/></StgValue>
</operation>

<operation id="989" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:899  %tmp_266 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="990" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:900  %icmp_ln785_258 = icmp ne i7 %tmp_266, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_258"/></StgValue>
</operation>

<operation id="991" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:901  %or_ln785_321 = or i1 %tmp_1236, %icmp_ln785_258

]]></Node>
<StgValue><ssdm name="or_ln785_321"/></StgValue>
</operation>

<operation id="992" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:902  %select_ln340_431 = select i1 %or_ln785_321, i10 -1, i10 %trunc_ln746_256

]]></Node>
<StgValue><ssdm name="select_ln340_431"/></StgValue>
</operation>

<operation id="993" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:903  %zext_ln340_258 = zext i10 %select_ln340_431 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_258"/></StgValue>
</operation>

<operation id="994" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:904  store i11 %zext_ln340_258, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="995" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:905  %tmp_423 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="996" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:906  %trunc_ln746_257 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_423, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_257"/></StgValue>
</operation>

<operation id="997" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:907  %tmp_1237 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="998" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:908  %tmp_267 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="999" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:909  %icmp_ln785_259 = icmp ne i7 %tmp_267, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_259"/></StgValue>
</operation>

<operation id="1000" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:910  %or_ln785_322 = or i1 %tmp_1237, %icmp_ln785_259

]]></Node>
<StgValue><ssdm name="or_ln785_322"/></StgValue>
</operation>

<operation id="1001" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:911  %select_ln340_432 = select i1 %or_ln785_322, i10 -1, i10 %trunc_ln746_257

]]></Node>
<StgValue><ssdm name="select_ln340_432"/></StgValue>
</operation>

<operation id="1002" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:912  %zext_ln340_259 = zext i10 %select_ln340_432 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_259"/></StgValue>
</operation>

<operation id="1003" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:913  store i11 %zext_ln340_259, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1004" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:914  %tmp_424 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1005" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:915  %trunc_ln746_258 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_424, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_258"/></StgValue>
</operation>

<operation id="1006" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:916  %tmp_1238 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="1007" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:917  %tmp_268 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1008" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:918  %icmp_ln785_260 = icmp ne i7 %tmp_268, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_260"/></StgValue>
</operation>

<operation id="1009" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:919  %or_ln785_323 = or i1 %tmp_1238, %icmp_ln785_260

]]></Node>
<StgValue><ssdm name="or_ln785_323"/></StgValue>
</operation>

<operation id="1010" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:920  %select_ln340_433 = select i1 %or_ln785_323, i10 -1, i10 %trunc_ln746_258

]]></Node>
<StgValue><ssdm name="select_ln340_433"/></StgValue>
</operation>

<operation id="1011" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:921  %zext_ln340_260 = zext i10 %select_ln340_433 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_260"/></StgValue>
</operation>

<operation id="1012" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:922  store i11 %zext_ln340_260, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1013" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:923  %tmp_425 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1014" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:924  %trunc_ln746_259 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_425, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_259"/></StgValue>
</operation>

<operation id="1015" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:925  %tmp_1239 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="1016" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:926  %tmp_269 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1017" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:927  %icmp_ln785_261 = icmp ne i7 %tmp_269, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_261"/></StgValue>
</operation>

<operation id="1018" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:928  %or_ln785_324 = or i1 %tmp_1239, %icmp_ln785_261

]]></Node>
<StgValue><ssdm name="or_ln785_324"/></StgValue>
</operation>

<operation id="1019" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:929  %select_ln340_434 = select i1 %or_ln785_324, i10 -1, i10 %trunc_ln746_259

]]></Node>
<StgValue><ssdm name="select_ln340_434"/></StgValue>
</operation>

<operation id="1020" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:930  %zext_ln340_261 = zext i10 %select_ln340_434 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_261"/></StgValue>
</operation>

<operation id="1021" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:931  store i11 %zext_ln340_261, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1022" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:932  %tmp_426 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="1023" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:933  %trunc_ln746_260 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_426, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_260"/></StgValue>
</operation>

<operation id="1024" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:934  %tmp_1240 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="1025" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:935  %tmp_270 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1026" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:936  %icmp_ln785_262 = icmp ne i7 %tmp_270, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_262"/></StgValue>
</operation>

<operation id="1027" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:937  %or_ln785_325 = or i1 %tmp_1240, %icmp_ln785_262

]]></Node>
<StgValue><ssdm name="or_ln785_325"/></StgValue>
</operation>

<operation id="1028" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:938  %select_ln340_435 = select i1 %or_ln785_325, i10 -1, i10 %trunc_ln746_260

]]></Node>
<StgValue><ssdm name="select_ln340_435"/></StgValue>
</operation>

<operation id="1029" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:939  %zext_ln340_262 = zext i10 %select_ln340_435 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_262"/></StgValue>
</operation>

<operation id="1030" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:940  store i11 %zext_ln340_262, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1031" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:941  %tmp_427 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1032" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:942  %trunc_ln746_261 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_427, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_261"/></StgValue>
</operation>

<operation id="1033" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:943  %tmp_1241 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>

<operation id="1034" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:944  %tmp_271 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1035" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:945  %icmp_ln785_263 = icmp ne i7 %tmp_271, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_263"/></StgValue>
</operation>

<operation id="1036" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:946  %or_ln785_326 = or i1 %tmp_1241, %icmp_ln785_263

]]></Node>
<StgValue><ssdm name="or_ln785_326"/></StgValue>
</operation>

<operation id="1037" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:947  %select_ln340_436 = select i1 %or_ln785_326, i10 -1, i10 %trunc_ln746_261

]]></Node>
<StgValue><ssdm name="select_ln340_436"/></StgValue>
</operation>

<operation id="1038" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:948  %zext_ln340_263 = zext i10 %select_ln340_436 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_263"/></StgValue>
</operation>

<operation id="1039" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:949  store i11 %zext_ln340_263, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1040" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:950  %tmp_428 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1041" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:951  %trunc_ln746_262 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_428, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_262"/></StgValue>
</operation>

<operation id="1042" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:952  %tmp_1242 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1242"/></StgValue>
</operation>

<operation id="1043" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:953  %tmp_272 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1044" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:954  %icmp_ln785_264 = icmp ne i7 %tmp_272, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_264"/></StgValue>
</operation>

<operation id="1045" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:955  %or_ln785_327 = or i1 %tmp_1242, %icmp_ln785_264

]]></Node>
<StgValue><ssdm name="or_ln785_327"/></StgValue>
</operation>

<operation id="1046" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:956  %select_ln340_437 = select i1 %or_ln785_327, i10 -1, i10 %trunc_ln746_262

]]></Node>
<StgValue><ssdm name="select_ln340_437"/></StgValue>
</operation>

<operation id="1047" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:957  %zext_ln340_264 = zext i10 %select_ln340_437 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_264"/></StgValue>
</operation>

<operation id="1048" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:958  store i11 %zext_ln340_264, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1049" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:959  %tmp_429 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="1050" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:960  %trunc_ln746_263 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_429, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_263"/></StgValue>
</operation>

<operation id="1051" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:961  %tmp_1243 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="1052" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:962  %tmp_273 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1053" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:963  %icmp_ln785_265 = icmp ne i7 %tmp_273, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_265"/></StgValue>
</operation>

<operation id="1054" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:964  %or_ln785_328 = or i1 %tmp_1243, %icmp_ln785_265

]]></Node>
<StgValue><ssdm name="or_ln785_328"/></StgValue>
</operation>

<operation id="1055" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:965  %select_ln340_438 = select i1 %or_ln785_328, i10 -1, i10 %trunc_ln746_263

]]></Node>
<StgValue><ssdm name="select_ln340_438"/></StgValue>
</operation>

<operation id="1056" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:966  %zext_ln340_265 = zext i10 %select_ln340_438 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_265"/></StgValue>
</operation>

<operation id="1057" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:967  store i11 %zext_ln340_265, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1058" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:968  %tmp_430 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="1059" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:969  %trunc_ln746_264 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_430, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_264"/></StgValue>
</operation>

<operation id="1060" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:970  %tmp_1244 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="1061" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:971  %tmp_274 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1062" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:972  %icmp_ln785_266 = icmp ne i7 %tmp_274, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_266"/></StgValue>
</operation>

<operation id="1063" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:973  %or_ln785_329 = or i1 %tmp_1244, %icmp_ln785_266

]]></Node>
<StgValue><ssdm name="or_ln785_329"/></StgValue>
</operation>

<operation id="1064" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:974  %select_ln340_439 = select i1 %or_ln785_329, i10 -1, i10 %trunc_ln746_264

]]></Node>
<StgValue><ssdm name="select_ln340_439"/></StgValue>
</operation>

<operation id="1065" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:975  %zext_ln340_266 = zext i10 %select_ln340_439 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_266"/></StgValue>
</operation>

<operation id="1066" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:976  store i11 %zext_ln340_266, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1067" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:977  %tmp_431 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1068" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:978  %trunc_ln746_265 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_431, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_265"/></StgValue>
</operation>

<operation id="1069" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:979  %tmp_1245 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="1070" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:980  %tmp_275 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1071" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:981  %icmp_ln785_267 = icmp ne i7 %tmp_275, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_267"/></StgValue>
</operation>

<operation id="1072" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:982  %or_ln785_330 = or i1 %tmp_1245, %icmp_ln785_267

]]></Node>
<StgValue><ssdm name="or_ln785_330"/></StgValue>
</operation>

<operation id="1073" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:983  %select_ln340_440 = select i1 %or_ln785_330, i10 -1, i10 %trunc_ln746_265

]]></Node>
<StgValue><ssdm name="select_ln340_440"/></StgValue>
</operation>

<operation id="1074" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:984  %zext_ln340_267 = zext i10 %select_ln340_440 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_267"/></StgValue>
</operation>

<operation id="1075" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:985  store i11 %zext_ln340_267, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1076" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:986  %tmp_432 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1077" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:987  %trunc_ln746_266 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_432, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_266"/></StgValue>
</operation>

<operation id="1078" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:988  %tmp_1246 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="1079" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:989  %tmp_276 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1080" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:990  %icmp_ln785_268 = icmp ne i7 %tmp_276, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_268"/></StgValue>
</operation>

<operation id="1081" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:991  %or_ln785_331 = or i1 %tmp_1246, %icmp_ln785_268

]]></Node>
<StgValue><ssdm name="or_ln785_331"/></StgValue>
</operation>

<operation id="1082" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:992  %select_ln340_441 = select i1 %or_ln785_331, i10 -1, i10 %trunc_ln746_266

]]></Node>
<StgValue><ssdm name="select_ln340_441"/></StgValue>
</operation>

<operation id="1083" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:993  %zext_ln340_268 = zext i10 %select_ln340_441 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_268"/></StgValue>
</operation>

<operation id="1084" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:994  store i11 %zext_ln340_268, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1085" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:995  %tmp_433 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="1086" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:996  %trunc_ln746_267 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_433, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_267"/></StgValue>
</operation>

<operation id="1087" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:997  %tmp_1247 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="1088" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:998  %tmp_277 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1089" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:999  %icmp_ln785_269 = icmp ne i7 %tmp_277, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_269"/></StgValue>
</operation>

<operation id="1090" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1000  %or_ln785_332 = or i1 %tmp_1247, %icmp_ln785_269

]]></Node>
<StgValue><ssdm name="or_ln785_332"/></StgValue>
</operation>

<operation id="1091" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1001  %select_ln340_442 = select i1 %or_ln785_332, i10 -1, i10 %trunc_ln746_267

]]></Node>
<StgValue><ssdm name="select_ln340_442"/></StgValue>
</operation>

<operation id="1092" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1002  %zext_ln340_269 = zext i10 %select_ln340_442 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_269"/></StgValue>
</operation>

<operation id="1093" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1003  store i11 %zext_ln340_269, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1094" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1004  %tmp_434 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1095" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1005  %trunc_ln746_268 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_434, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_268"/></StgValue>
</operation>

<operation id="1096" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1006  %tmp_1248 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="1097" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1007  %tmp_278 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1098" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1008  %icmp_ln785_270 = icmp ne i7 %tmp_278, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_270"/></StgValue>
</operation>

<operation id="1099" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1009  %or_ln785_333 = or i1 %tmp_1248, %icmp_ln785_270

]]></Node>
<StgValue><ssdm name="or_ln785_333"/></StgValue>
</operation>

<operation id="1100" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1010  %select_ln340_443 = select i1 %or_ln785_333, i10 -1, i10 %trunc_ln746_268

]]></Node>
<StgValue><ssdm name="select_ln340_443"/></StgValue>
</operation>

<operation id="1101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1011  %zext_ln340_270 = zext i10 %select_ln340_443 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_270"/></StgValue>
</operation>

<operation id="1102" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1012  store i11 %zext_ln340_270, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1103" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1013  %tmp_435 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1104" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1014  %trunc_ln746_269 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_435, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_269"/></StgValue>
</operation>

<operation id="1105" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1015  %tmp_1249 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>

<operation id="1106" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1016  %tmp_279 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1107" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1017  %icmp_ln785_271 = icmp ne i7 %tmp_279, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_271"/></StgValue>
</operation>

<operation id="1108" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1018  %or_ln785_334 = or i1 %tmp_1249, %icmp_ln785_271

]]></Node>
<StgValue><ssdm name="or_ln785_334"/></StgValue>
</operation>

<operation id="1109" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1019  %select_ln340_444 = select i1 %or_ln785_334, i10 -1, i10 %trunc_ln746_269

]]></Node>
<StgValue><ssdm name="select_ln340_444"/></StgValue>
</operation>

<operation id="1110" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1020  %zext_ln340_271 = zext i10 %select_ln340_444 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_271"/></StgValue>
</operation>

<operation id="1111" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1021  store i11 %zext_ln340_271, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1022  %tmp_436 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1113" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1023  %trunc_ln746_270 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_436, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_270"/></StgValue>
</operation>

<operation id="1114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1024  %tmp_1250 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="1115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1025  %tmp_280 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1116" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1026  %icmp_ln785_272 = icmp ne i7 %tmp_280, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_272"/></StgValue>
</operation>

<operation id="1117" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1027  %or_ln785_335 = or i1 %tmp_1250, %icmp_ln785_272

]]></Node>
<StgValue><ssdm name="or_ln785_335"/></StgValue>
</operation>

<operation id="1118" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1028  %select_ln340_445 = select i1 %or_ln785_335, i10 -1, i10 %trunc_ln746_270

]]></Node>
<StgValue><ssdm name="select_ln340_445"/></StgValue>
</operation>

<operation id="1119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1029  %zext_ln340_272 = zext i10 %select_ln340_445 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_272"/></StgValue>
</operation>

<operation id="1120" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1030  store i11 %zext_ln340_272, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1031  %tmp_437 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1032  %trunc_ln746_271 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_437, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_271"/></StgValue>
</operation>

<operation id="1123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1033  %tmp_1251 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>

<operation id="1124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1034  %tmp_281 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1125" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1035  %icmp_ln785_273 = icmp ne i7 %tmp_281, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_273"/></StgValue>
</operation>

<operation id="1126" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1036  %or_ln785_336 = or i1 %tmp_1251, %icmp_ln785_273

]]></Node>
<StgValue><ssdm name="or_ln785_336"/></StgValue>
</operation>

<operation id="1127" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1037  %select_ln340_446 = select i1 %or_ln785_336, i10 -1, i10 %trunc_ln746_271

]]></Node>
<StgValue><ssdm name="select_ln340_446"/></StgValue>
</operation>

<operation id="1128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1038  %zext_ln340_273 = zext i10 %select_ln340_446 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_273"/></StgValue>
</operation>

<operation id="1129" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1039  store i11 %zext_ln340_273, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1040  %tmp_438 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1041  %trunc_ln746_272 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_438, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_272"/></StgValue>
</operation>

<operation id="1132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1042  %tmp_1252 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1252"/></StgValue>
</operation>

<operation id="1133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1043  %tmp_282 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1134" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1044  %icmp_ln785_274 = icmp ne i7 %tmp_282, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_274"/></StgValue>
</operation>

<operation id="1135" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1045  %or_ln785_337 = or i1 %tmp_1252, %icmp_ln785_274

]]></Node>
<StgValue><ssdm name="or_ln785_337"/></StgValue>
</operation>

<operation id="1136" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1046  %select_ln340_447 = select i1 %or_ln785_337, i10 -1, i10 %trunc_ln746_272

]]></Node>
<StgValue><ssdm name="select_ln340_447"/></StgValue>
</operation>

<operation id="1137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1047  %zext_ln340_274 = zext i10 %select_ln340_447 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_274"/></StgValue>
</operation>

<operation id="1138" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1048  store i11 %zext_ln340_274, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1049  %tmp_439 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1050  %trunc_ln746_273 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_439, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_273"/></StgValue>
</operation>

<operation id="1141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1051  %tmp_1253 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="1142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1052  %tmp_283 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1143" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1053  %icmp_ln785_275 = icmp ne i7 %tmp_283, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_275"/></StgValue>
</operation>

<operation id="1144" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1054  %or_ln785_338 = or i1 %tmp_1253, %icmp_ln785_275

]]></Node>
<StgValue><ssdm name="or_ln785_338"/></StgValue>
</operation>

<operation id="1145" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1055  %select_ln340_448 = select i1 %or_ln785_338, i10 -1, i10 %trunc_ln746_273

]]></Node>
<StgValue><ssdm name="select_ln340_448"/></StgValue>
</operation>

<operation id="1146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1056  %zext_ln340_275 = zext i10 %select_ln340_448 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_275"/></StgValue>
</operation>

<operation id="1147" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1057  store i11 %zext_ln340_275, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1058  %tmp_440 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1059  %trunc_ln746_274 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_440, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_274"/></StgValue>
</operation>

<operation id="1150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1060  %tmp_1254 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="1151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1061  %tmp_284 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1152" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1062  %icmp_ln785_276 = icmp ne i7 %tmp_284, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_276"/></StgValue>
</operation>

<operation id="1153" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1063  %or_ln785_339 = or i1 %tmp_1254, %icmp_ln785_276

]]></Node>
<StgValue><ssdm name="or_ln785_339"/></StgValue>
</operation>

<operation id="1154" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1064  %select_ln340_449 = select i1 %or_ln785_339, i10 -1, i10 %trunc_ln746_274

]]></Node>
<StgValue><ssdm name="select_ln340_449"/></StgValue>
</operation>

<operation id="1155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1065  %zext_ln340_276 = zext i10 %select_ln340_449 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_276"/></StgValue>
</operation>

<operation id="1156" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1066  store i11 %zext_ln340_276, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1067  %tmp_441 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="1158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1068  %trunc_ln746_275 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_441, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_275"/></StgValue>
</operation>

<operation id="1159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1069  %tmp_1255 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1255"/></StgValue>
</operation>

<operation id="1160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1070  %tmp_285 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1161" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1071  %icmp_ln785_277 = icmp ne i7 %tmp_285, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_277"/></StgValue>
</operation>

<operation id="1162" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1072  %or_ln785_340 = or i1 %tmp_1255, %icmp_ln785_277

]]></Node>
<StgValue><ssdm name="or_ln785_340"/></StgValue>
</operation>

<operation id="1163" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1073  %select_ln340_450 = select i1 %or_ln785_340, i10 -1, i10 %trunc_ln746_275

]]></Node>
<StgValue><ssdm name="select_ln340_450"/></StgValue>
</operation>

<operation id="1164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1074  %zext_ln340_277 = zext i10 %select_ln340_450 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_277"/></StgValue>
</operation>

<operation id="1165" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1075  store i11 %zext_ln340_277, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1076  %tmp_442 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="1167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1077  %trunc_ln746_276 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_442, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_276"/></StgValue>
</operation>

<operation id="1168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1078  %tmp_1256 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="1169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1079  %tmp_286 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1170" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1080  %icmp_ln785_278 = icmp ne i7 %tmp_286, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_278"/></StgValue>
</operation>

<operation id="1171" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1081  %or_ln785_341 = or i1 %tmp_1256, %icmp_ln785_278

]]></Node>
<StgValue><ssdm name="or_ln785_341"/></StgValue>
</operation>

<operation id="1172" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1082  %select_ln340_451 = select i1 %or_ln785_341, i10 -1, i10 %trunc_ln746_276

]]></Node>
<StgValue><ssdm name="select_ln340_451"/></StgValue>
</operation>

<operation id="1173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1083  %zext_ln340_278 = zext i10 %select_ln340_451 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_278"/></StgValue>
</operation>

<operation id="1174" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1084  store i11 %zext_ln340_278, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1085  %tmp_443 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="1176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1086  %trunc_ln746_277 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_443, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_277"/></StgValue>
</operation>

<operation id="1177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1087  %tmp_1257 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="1178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1088  %tmp_287 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1179" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1089  %icmp_ln785_279 = icmp ne i7 %tmp_287, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_279"/></StgValue>
</operation>

<operation id="1180" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1090  %or_ln785_342 = or i1 %tmp_1257, %icmp_ln785_279

]]></Node>
<StgValue><ssdm name="or_ln785_342"/></StgValue>
</operation>

<operation id="1181" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1091  %select_ln340_452 = select i1 %or_ln785_342, i10 -1, i10 %trunc_ln746_277

]]></Node>
<StgValue><ssdm name="select_ln340_452"/></StgValue>
</operation>

<operation id="1182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1092  %zext_ln340_279 = zext i10 %select_ln340_452 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_279"/></StgValue>
</operation>

<operation id="1183" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1093  store i11 %zext_ln340_279, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1094  %tmp_444 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1095  %trunc_ln746_278 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_444, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_278"/></StgValue>
</operation>

<operation id="1186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1096  %tmp_1258 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>

<operation id="1187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1097  %tmp_288 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1188" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1098  %icmp_ln785_280 = icmp ne i7 %tmp_288, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_280"/></StgValue>
</operation>

<operation id="1189" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1099  %or_ln785_343 = or i1 %tmp_1258, %icmp_ln785_280

]]></Node>
<StgValue><ssdm name="or_ln785_343"/></StgValue>
</operation>

<operation id="1190" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1100  %select_ln340_453 = select i1 %or_ln785_343, i10 -1, i10 %trunc_ln746_278

]]></Node>
<StgValue><ssdm name="select_ln340_453"/></StgValue>
</operation>

<operation id="1191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1101  %zext_ln340_280 = zext i10 %select_ln340_453 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_280"/></StgValue>
</operation>

<operation id="1192" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1102  store i11 %zext_ln340_280, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1103  %tmp_445 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="1194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1104  %trunc_ln746_279 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_445, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_279"/></StgValue>
</operation>

<operation id="1195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1105  %tmp_1259 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="1196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1106  %tmp_289 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1197" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1107  %icmp_ln785_281 = icmp ne i7 %tmp_289, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_281"/></StgValue>
</operation>

<operation id="1198" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1108  %or_ln785_344 = or i1 %tmp_1259, %icmp_ln785_281

]]></Node>
<StgValue><ssdm name="or_ln785_344"/></StgValue>
</operation>

<operation id="1199" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1109  %select_ln340_454 = select i1 %or_ln785_344, i10 -1, i10 %trunc_ln746_279

]]></Node>
<StgValue><ssdm name="select_ln340_454"/></StgValue>
</operation>

<operation id="1200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1110  %zext_ln340_281 = zext i10 %select_ln340_454 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_281"/></StgValue>
</operation>

<operation id="1201" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1111  store i11 %zext_ln340_281, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1112  %tmp_446 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="1203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1113  %trunc_ln746_280 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_446, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_280"/></StgValue>
</operation>

<operation id="1204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1114  %tmp_1260 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="1205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1115  %tmp_290 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1206" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1116  %icmp_ln785_282 = icmp ne i7 %tmp_290, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_282"/></StgValue>
</operation>

<operation id="1207" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1117  %or_ln785_345 = or i1 %tmp_1260, %icmp_ln785_282

]]></Node>
<StgValue><ssdm name="or_ln785_345"/></StgValue>
</operation>

<operation id="1208" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1118  %select_ln340_455 = select i1 %or_ln785_345, i10 -1, i10 %trunc_ln746_280

]]></Node>
<StgValue><ssdm name="select_ln340_455"/></StgValue>
</operation>

<operation id="1209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1119  %zext_ln340_282 = zext i10 %select_ln340_455 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_282"/></StgValue>
</operation>

<operation id="1210" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1120  store i11 %zext_ln340_282, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1121  %tmp_447 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="1212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1122  %trunc_ln746_281 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_447, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_281"/></StgValue>
</operation>

<operation id="1213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1123  %tmp_1261 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="1214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1124  %tmp_291 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1215" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1125  %icmp_ln785_283 = icmp ne i7 %tmp_291, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_283"/></StgValue>
</operation>

<operation id="1216" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1126  %or_ln785_346 = or i1 %tmp_1261, %icmp_ln785_283

]]></Node>
<StgValue><ssdm name="or_ln785_346"/></StgValue>
</operation>

<operation id="1217" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1127  %select_ln340_456 = select i1 %or_ln785_346, i10 -1, i10 %trunc_ln746_281

]]></Node>
<StgValue><ssdm name="select_ln340_456"/></StgValue>
</operation>

<operation id="1218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1128  %zext_ln340_283 = zext i10 %select_ln340_456 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_283"/></StgValue>
</operation>

<operation id="1219" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1129  store i11 %zext_ln340_283, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1130  %tmp_448 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="1221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1131  %trunc_ln746_282 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_448, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_282"/></StgValue>
</operation>

<operation id="1222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1132  %tmp_1262 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="1223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1133  %tmp_292 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1224" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1134  %icmp_ln785_284 = icmp ne i7 %tmp_292, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_284"/></StgValue>
</operation>

<operation id="1225" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1135  %or_ln785_347 = or i1 %tmp_1262, %icmp_ln785_284

]]></Node>
<StgValue><ssdm name="or_ln785_347"/></StgValue>
</operation>

<operation id="1226" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1136  %select_ln340_457 = select i1 %or_ln785_347, i10 -1, i10 %trunc_ln746_282

]]></Node>
<StgValue><ssdm name="select_ln340_457"/></StgValue>
</operation>

<operation id="1227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1137  %zext_ln340_284 = zext i10 %select_ln340_457 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_284"/></StgValue>
</operation>

<operation id="1228" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1138  store i11 %zext_ln340_284, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1139  %tmp_449 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="1230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1140  %trunc_ln746_283 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_449, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_283"/></StgValue>
</operation>

<operation id="1231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1141  %tmp_1263 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="1232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1142  %tmp_293 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1233" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1143  %icmp_ln785_285 = icmp ne i7 %tmp_293, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_285"/></StgValue>
</operation>

<operation id="1234" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1144  %or_ln785_348 = or i1 %tmp_1263, %icmp_ln785_285

]]></Node>
<StgValue><ssdm name="or_ln785_348"/></StgValue>
</operation>

<operation id="1235" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1145  %select_ln340_458 = select i1 %or_ln785_348, i10 -1, i10 %trunc_ln746_283

]]></Node>
<StgValue><ssdm name="select_ln340_458"/></StgValue>
</operation>

<operation id="1236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1146  %zext_ln340_285 = zext i10 %select_ln340_458 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_285"/></StgValue>
</operation>

<operation id="1237" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1147  store i11 %zext_ln340_285, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1148  %tmp_450 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="1239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1149  %trunc_ln746_284 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_450, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_284"/></StgValue>
</operation>

<operation id="1240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1150  %tmp_1264 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="1241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1151  %tmp_294 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1242" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1152  %icmp_ln785_286 = icmp ne i7 %tmp_294, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_286"/></StgValue>
</operation>

<operation id="1243" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1153  %or_ln785_349 = or i1 %tmp_1264, %icmp_ln785_286

]]></Node>
<StgValue><ssdm name="or_ln785_349"/></StgValue>
</operation>

<operation id="1244" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1154  %select_ln340_459 = select i1 %or_ln785_349, i10 -1, i10 %trunc_ln746_284

]]></Node>
<StgValue><ssdm name="select_ln340_459"/></StgValue>
</operation>

<operation id="1245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1155  %zext_ln340_286 = zext i10 %select_ln340_459 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_286"/></StgValue>
</operation>

<operation id="1246" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1156  store i11 %zext_ln340_286, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1157  %tmp_451 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1158  %trunc_ln746_285 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_451, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_285"/></StgValue>
</operation>

<operation id="1249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1159  %tmp_1265 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="1250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1160  %tmp_295 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1251" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1161  %icmp_ln785_287 = icmp ne i7 %tmp_295, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_287"/></StgValue>
</operation>

<operation id="1252" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1162  %or_ln785_350 = or i1 %tmp_1265, %icmp_ln785_287

]]></Node>
<StgValue><ssdm name="or_ln785_350"/></StgValue>
</operation>

<operation id="1253" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1163  %select_ln340_460 = select i1 %or_ln785_350, i10 -1, i10 %trunc_ln746_285

]]></Node>
<StgValue><ssdm name="select_ln340_460"/></StgValue>
</operation>

<operation id="1254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1164  %zext_ln340_287 = zext i10 %select_ln340_460 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_287"/></StgValue>
</operation>

<operation id="1255" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1165  store i11 %zext_ln340_287, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1166  %tmp_452 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1167  %trunc_ln746_286 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_452, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_286"/></StgValue>
</operation>

<operation id="1258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1168  %tmp_1266 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="1259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1169  %tmp_296 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1260" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1170  %icmp_ln785_288 = icmp ne i7 %tmp_296, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_288"/></StgValue>
</operation>

<operation id="1261" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1171  %or_ln785_351 = or i1 %tmp_1266, %icmp_ln785_288

]]></Node>
<StgValue><ssdm name="or_ln785_351"/></StgValue>
</operation>

<operation id="1262" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1172  %select_ln340_461 = select i1 %or_ln785_351, i10 -1, i10 %trunc_ln746_286

]]></Node>
<StgValue><ssdm name="select_ln340_461"/></StgValue>
</operation>

<operation id="1263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1173  %zext_ln340_288 = zext i10 %select_ln340_461 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_288"/></StgValue>
</operation>

<operation id="1264" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1174  store i11 %zext_ln340_288, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1175  %tmp_453 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="1266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1176  %trunc_ln746_287 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_453, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_287"/></StgValue>
</operation>

<operation id="1267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1177  %tmp_1267 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="1268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1178  %tmp_297 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1269" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1179  %icmp_ln785_289 = icmp ne i7 %tmp_297, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_289"/></StgValue>
</operation>

<operation id="1270" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1180  %or_ln785_352 = or i1 %tmp_1267, %icmp_ln785_289

]]></Node>
<StgValue><ssdm name="or_ln785_352"/></StgValue>
</operation>

<operation id="1271" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1181  %select_ln340_462 = select i1 %or_ln785_352, i10 -1, i10 %trunc_ln746_287

]]></Node>
<StgValue><ssdm name="select_ln340_462"/></StgValue>
</operation>

<operation id="1272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1182  %zext_ln340_289 = zext i10 %select_ln340_462 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_289"/></StgValue>
</operation>

<operation id="1273" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1183  store i11 %zext_ln340_289, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1184  %tmp_454 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="1275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1185  %trunc_ln746_288 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_454, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_288"/></StgValue>
</operation>

<operation id="1276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1186  %tmp_1268 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="1277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1187  %tmp_298 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1278" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1188  %icmp_ln785_290 = icmp ne i7 %tmp_298, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_290"/></StgValue>
</operation>

<operation id="1279" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1189  %or_ln785_353 = or i1 %tmp_1268, %icmp_ln785_290

]]></Node>
<StgValue><ssdm name="or_ln785_353"/></StgValue>
</operation>

<operation id="1280" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1190  %select_ln340_463 = select i1 %or_ln785_353, i10 -1, i10 %trunc_ln746_288

]]></Node>
<StgValue><ssdm name="select_ln340_463"/></StgValue>
</operation>

<operation id="1281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1191  %zext_ln340_290 = zext i10 %select_ln340_463 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_290"/></StgValue>
</operation>

<operation id="1282" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1192  store i11 %zext_ln340_290, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1283" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1193  %tmp_455 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1194  %trunc_ln746_289 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_455, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_289"/></StgValue>
</operation>

<operation id="1285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1195  %tmp_1269 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="1286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1196  %tmp_299 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1287" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1197  %icmp_ln785_291 = icmp ne i7 %tmp_299, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_291"/></StgValue>
</operation>

<operation id="1288" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1198  %or_ln785_354 = or i1 %tmp_1269, %icmp_ln785_291

]]></Node>
<StgValue><ssdm name="or_ln785_354"/></StgValue>
</operation>

<operation id="1289" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1199  %select_ln340_464 = select i1 %or_ln785_354, i10 -1, i10 %trunc_ln746_289

]]></Node>
<StgValue><ssdm name="select_ln340_464"/></StgValue>
</operation>

<operation id="1290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1200  %zext_ln340_291 = zext i10 %select_ln340_464 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_291"/></StgValue>
</operation>

<operation id="1291" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1201  store i11 %zext_ln340_291, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1202  %tmp_456 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="1293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1203  %trunc_ln746_290 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_456, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_290"/></StgValue>
</operation>

<operation id="1294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1204  %tmp_1270 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="1295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1205  %tmp_300 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1296" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1206  %icmp_ln785_292 = icmp ne i7 %tmp_300, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_292"/></StgValue>
</operation>

<operation id="1297" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1207  %or_ln785_355 = or i1 %tmp_1270, %icmp_ln785_292

]]></Node>
<StgValue><ssdm name="or_ln785_355"/></StgValue>
</operation>

<operation id="1298" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1208  %select_ln340_465 = select i1 %or_ln785_355, i10 -1, i10 %trunc_ln746_290

]]></Node>
<StgValue><ssdm name="select_ln340_465"/></StgValue>
</operation>

<operation id="1299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1209  %zext_ln340_292 = zext i10 %select_ln340_465 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_292"/></StgValue>
</operation>

<operation id="1300" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1210  store i11 %zext_ln340_292, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1211  %tmp_457 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1212  %trunc_ln746_291 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_457, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_291"/></StgValue>
</operation>

<operation id="1303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1213  %tmp_1271 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="1304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1214  %tmp_301 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1305" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1215  %icmp_ln785_293 = icmp ne i7 %tmp_301, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_293"/></StgValue>
</operation>

<operation id="1306" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1216  %or_ln785_356 = or i1 %tmp_1271, %icmp_ln785_293

]]></Node>
<StgValue><ssdm name="or_ln785_356"/></StgValue>
</operation>

<operation id="1307" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1217  %select_ln340_466 = select i1 %or_ln785_356, i10 -1, i10 %trunc_ln746_291

]]></Node>
<StgValue><ssdm name="select_ln340_466"/></StgValue>
</operation>

<operation id="1308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1218  %zext_ln340_293 = zext i10 %select_ln340_466 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_293"/></StgValue>
</operation>

<operation id="1309" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1219  store i11 %zext_ln340_293, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_458 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1221  %trunc_ln746_292 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_458, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_292"/></StgValue>
</operation>

<operation id="1312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1222  %tmp_1272 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="1313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1223  %tmp_302 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1314" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1224  %icmp_ln785_294 = icmp ne i7 %tmp_302, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_294"/></StgValue>
</operation>

<operation id="1315" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1225  %or_ln785_357 = or i1 %tmp_1272, %icmp_ln785_294

]]></Node>
<StgValue><ssdm name="or_ln785_357"/></StgValue>
</operation>

<operation id="1316" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1226  %select_ln340_467 = select i1 %or_ln785_357, i10 -1, i10 %trunc_ln746_292

]]></Node>
<StgValue><ssdm name="select_ln340_467"/></StgValue>
</operation>

<operation id="1317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1227  %zext_ln340_294 = zext i10 %select_ln340_467 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_294"/></StgValue>
</operation>

<operation id="1318" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1228  store i11 %zext_ln340_294, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1229  %tmp_459 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1230  %trunc_ln746_293 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_459, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_293"/></StgValue>
</operation>

<operation id="1321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1231  %tmp_1273 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="1322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1232  %tmp_303 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1323" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1233  %icmp_ln785_295 = icmp ne i7 %tmp_303, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_295"/></StgValue>
</operation>

<operation id="1324" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1234  %or_ln785_358 = or i1 %tmp_1273, %icmp_ln785_295

]]></Node>
<StgValue><ssdm name="or_ln785_358"/></StgValue>
</operation>

<operation id="1325" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1235  %select_ln340_468 = select i1 %or_ln785_358, i10 -1, i10 %trunc_ln746_293

]]></Node>
<StgValue><ssdm name="select_ln340_468"/></StgValue>
</operation>

<operation id="1326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1236  %zext_ln340_295 = zext i10 %select_ln340_468 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_295"/></StgValue>
</operation>

<operation id="1327" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1237  store i11 %zext_ln340_295, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1238  %tmp_460 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1239  %trunc_ln746_294 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_460, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_294"/></StgValue>
</operation>

<operation id="1330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1240  %tmp_1274 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="1331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1241  %tmp_304 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1332" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1242  %icmp_ln785_296 = icmp ne i7 %tmp_304, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_296"/></StgValue>
</operation>

<operation id="1333" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1243  %or_ln785_359 = or i1 %tmp_1274, %icmp_ln785_296

]]></Node>
<StgValue><ssdm name="or_ln785_359"/></StgValue>
</operation>

<operation id="1334" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1244  %select_ln340_469 = select i1 %or_ln785_359, i10 -1, i10 %trunc_ln746_294

]]></Node>
<StgValue><ssdm name="select_ln340_469"/></StgValue>
</operation>

<operation id="1335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1245  %zext_ln340_296 = zext i10 %select_ln340_469 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_296"/></StgValue>
</operation>

<operation id="1336" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1246  store i11 %zext_ln340_296, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1247  %tmp_461 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1248  %trunc_ln746_295 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_461, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_295"/></StgValue>
</operation>

<operation id="1339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1249  %tmp_1275 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="1340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1250  %tmp_305 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1341" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1251  %icmp_ln785_297 = icmp ne i7 %tmp_305, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_297"/></StgValue>
</operation>

<operation id="1342" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1252  %or_ln785_360 = or i1 %tmp_1275, %icmp_ln785_297

]]></Node>
<StgValue><ssdm name="or_ln785_360"/></StgValue>
</operation>

<operation id="1343" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1253  %select_ln340_470 = select i1 %or_ln785_360, i10 -1, i10 %trunc_ln746_295

]]></Node>
<StgValue><ssdm name="select_ln340_470"/></StgValue>
</operation>

<operation id="1344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1254  %zext_ln340_297 = zext i10 %select_ln340_470 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_297"/></StgValue>
</operation>

<operation id="1345" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1255  store i11 %zext_ln340_297, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1256  %tmp_462 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1257  %trunc_ln746_296 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_462, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_296"/></StgValue>
</operation>

<operation id="1348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1258  %tmp_1276 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="1349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1259  %tmp_306 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1350" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1260  %icmp_ln785_298 = icmp ne i7 %tmp_306, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_298"/></StgValue>
</operation>

<operation id="1351" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1261  %or_ln785_361 = or i1 %tmp_1276, %icmp_ln785_298

]]></Node>
<StgValue><ssdm name="or_ln785_361"/></StgValue>
</operation>

<operation id="1352" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1262  %select_ln340_471 = select i1 %or_ln785_361, i10 -1, i10 %trunc_ln746_296

]]></Node>
<StgValue><ssdm name="select_ln340_471"/></StgValue>
</operation>

<operation id="1353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1263  %zext_ln340_298 = zext i10 %select_ln340_471 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_298"/></StgValue>
</operation>

<operation id="1354" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1264  store i11 %zext_ln340_298, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1265  %tmp_463 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1266  %trunc_ln746_297 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_463, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_297"/></StgValue>
</operation>

<operation id="1357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1267  %tmp_1277 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="1358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1268  %tmp_307 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1359" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1269  %icmp_ln785_299 = icmp ne i7 %tmp_307, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_299"/></StgValue>
</operation>

<operation id="1360" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1270  %or_ln785_362 = or i1 %tmp_1277, %icmp_ln785_299

]]></Node>
<StgValue><ssdm name="or_ln785_362"/></StgValue>
</operation>

<operation id="1361" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1271  %select_ln340_472 = select i1 %or_ln785_362, i10 -1, i10 %trunc_ln746_297

]]></Node>
<StgValue><ssdm name="select_ln340_472"/></StgValue>
</operation>

<operation id="1362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1272  %zext_ln340_299 = zext i10 %select_ln340_472 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_299"/></StgValue>
</operation>

<operation id="1363" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1273  store i11 %zext_ln340_299, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1274  %tmp_464 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1275  %trunc_ln746_298 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_464, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_298"/></StgValue>
</operation>

<operation id="1366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1276  %tmp_1278 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="1367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1277  %tmp_308 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1368" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1278  %icmp_ln785_300 = icmp ne i7 %tmp_308, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_300"/></StgValue>
</operation>

<operation id="1369" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1279  %or_ln785_363 = or i1 %tmp_1278, %icmp_ln785_300

]]></Node>
<StgValue><ssdm name="or_ln785_363"/></StgValue>
</operation>

<operation id="1370" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1280  %select_ln340_473 = select i1 %or_ln785_363, i10 -1, i10 %trunc_ln746_298

]]></Node>
<StgValue><ssdm name="select_ln340_473"/></StgValue>
</operation>

<operation id="1371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1281  %zext_ln340_300 = zext i10 %select_ln340_473 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_300"/></StgValue>
</operation>

<operation id="1372" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1282  store i11 %zext_ln340_300, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1283  %tmp_465 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1284  %trunc_ln746_299 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_465, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_299"/></StgValue>
</operation>

<operation id="1375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1285  %tmp_1279 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="1376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1286  %tmp_309 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1377" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1287  %icmp_ln785_301 = icmp ne i7 %tmp_309, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_301"/></StgValue>
</operation>

<operation id="1378" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1288  %or_ln785_364 = or i1 %tmp_1279, %icmp_ln785_301

]]></Node>
<StgValue><ssdm name="or_ln785_364"/></StgValue>
</operation>

<operation id="1379" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1289  %select_ln340_474 = select i1 %or_ln785_364, i10 -1, i10 %trunc_ln746_299

]]></Node>
<StgValue><ssdm name="select_ln340_474"/></StgValue>
</operation>

<operation id="1380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1290  %zext_ln340_301 = zext i10 %select_ln340_474 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_301"/></StgValue>
</operation>

<operation id="1381" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1291  store i11 %zext_ln340_301, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1292  %tmp_466 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1293  %trunc_ln746_300 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_466, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_300"/></StgValue>
</operation>

<operation id="1384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1294  %tmp_1280 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="1385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1295  %tmp_310 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1386" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1296  %icmp_ln785_302 = icmp ne i7 %tmp_310, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_302"/></StgValue>
</operation>

<operation id="1387" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1297  %or_ln785_365 = or i1 %tmp_1280, %icmp_ln785_302

]]></Node>
<StgValue><ssdm name="or_ln785_365"/></StgValue>
</operation>

<operation id="1388" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1298  %select_ln340_475 = select i1 %or_ln785_365, i10 -1, i10 %trunc_ln746_300

]]></Node>
<StgValue><ssdm name="select_ln340_475"/></StgValue>
</operation>

<operation id="1389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1299  %zext_ln340_302 = zext i10 %select_ln340_475 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_302"/></StgValue>
</operation>

<operation id="1390" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1300  store i11 %zext_ln340_302, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1301  %tmp_467 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1302  %trunc_ln746_301 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_467, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_301"/></StgValue>
</operation>

<operation id="1393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1303  %tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>

<operation id="1394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1304  %tmp_311 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1395" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1305  %icmp_ln785_303 = icmp ne i7 %tmp_311, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_303"/></StgValue>
</operation>

<operation id="1396" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1306  %or_ln785_366 = or i1 %tmp_1281, %icmp_ln785_303

]]></Node>
<StgValue><ssdm name="or_ln785_366"/></StgValue>
</operation>

<operation id="1397" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1307  %select_ln340_476 = select i1 %or_ln785_366, i10 -1, i10 %trunc_ln746_301

]]></Node>
<StgValue><ssdm name="select_ln340_476"/></StgValue>
</operation>

<operation id="1398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1308  %zext_ln340_303 = zext i10 %select_ln340_476 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_303"/></StgValue>
</operation>

<operation id="1399" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1309  store i11 %zext_ln340_303, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1310  %tmp_468 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1311  %trunc_ln746_302 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_468, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_302"/></StgValue>
</operation>

<operation id="1402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1312  %tmp_1282 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="1403" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1313  %tmp_312 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1404" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1314  %icmp_ln785_304 = icmp ne i7 %tmp_312, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_304"/></StgValue>
</operation>

<operation id="1405" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1315  %or_ln785_367 = or i1 %tmp_1282, %icmp_ln785_304

]]></Node>
<StgValue><ssdm name="or_ln785_367"/></StgValue>
</operation>

<operation id="1406" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1316  %select_ln340_477 = select i1 %or_ln785_367, i10 -1, i10 %trunc_ln746_302

]]></Node>
<StgValue><ssdm name="select_ln340_477"/></StgValue>
</operation>

<operation id="1407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1317  %zext_ln340_304 = zext i10 %select_ln340_477 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_304"/></StgValue>
</operation>

<operation id="1408" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1318  store i11 %zext_ln340_304, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1319  %tmp_469 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1320  %trunc_ln746_303 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_469, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_303"/></StgValue>
</operation>

<operation id="1411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1321  %tmp_1283 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="1412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1322  %tmp_313 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1413" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1323  %icmp_ln785_305 = icmp ne i7 %tmp_313, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_305"/></StgValue>
</operation>

<operation id="1414" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1324  %or_ln785_368 = or i1 %tmp_1283, %icmp_ln785_305

]]></Node>
<StgValue><ssdm name="or_ln785_368"/></StgValue>
</operation>

<operation id="1415" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1325  %select_ln340_478 = select i1 %or_ln785_368, i10 -1, i10 %trunc_ln746_303

]]></Node>
<StgValue><ssdm name="select_ln340_478"/></StgValue>
</operation>

<operation id="1416" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1326  %zext_ln340_305 = zext i10 %select_ln340_478 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_305"/></StgValue>
</operation>

<operation id="1417" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1327  store i11 %zext_ln340_305, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1328  %tmp_470 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="1419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1329  %trunc_ln746_304 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_470, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_304"/></StgValue>
</operation>

<operation id="1420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1330  %tmp_1284 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="1421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1331  %tmp_314 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1422" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1332  %icmp_ln785_306 = icmp ne i7 %tmp_314, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_306"/></StgValue>
</operation>

<operation id="1423" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1333  %or_ln785_369 = or i1 %tmp_1284, %icmp_ln785_306

]]></Node>
<StgValue><ssdm name="or_ln785_369"/></StgValue>
</operation>

<operation id="1424" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1334  %select_ln340_479 = select i1 %or_ln785_369, i10 -1, i10 %trunc_ln746_304

]]></Node>
<StgValue><ssdm name="select_ln340_479"/></StgValue>
</operation>

<operation id="1425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1335  %zext_ln340_306 = zext i10 %select_ln340_479 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_306"/></StgValue>
</operation>

<operation id="1426" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1336  store i11 %zext_ln340_306, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1337  %tmp_471 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="1428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1338  %trunc_ln746_305 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_471, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_305"/></StgValue>
</operation>

<operation id="1429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1339  %tmp_1285 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>

<operation id="1430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1340  %tmp_315 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1431" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1341  %icmp_ln785_307 = icmp ne i7 %tmp_315, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_307"/></StgValue>
</operation>

<operation id="1432" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1342  %or_ln785_370 = or i1 %tmp_1285, %icmp_ln785_307

]]></Node>
<StgValue><ssdm name="or_ln785_370"/></StgValue>
</operation>

<operation id="1433" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1343  %select_ln340_480 = select i1 %or_ln785_370, i10 -1, i10 %trunc_ln746_305

]]></Node>
<StgValue><ssdm name="select_ln340_480"/></StgValue>
</operation>

<operation id="1434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1344  %zext_ln340_307 = zext i10 %select_ln340_480 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_307"/></StgValue>
</operation>

<operation id="1435" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1345  store i11 %zext_ln340_307, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1346  %tmp_472 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1347  %trunc_ln746_306 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_472, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_306"/></StgValue>
</operation>

<operation id="1438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1348  %tmp_1286 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="1439" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1349  %tmp_316 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1440" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1350  %icmp_ln785_308 = icmp ne i7 %tmp_316, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_308"/></StgValue>
</operation>

<operation id="1441" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1351  %or_ln785_371 = or i1 %tmp_1286, %icmp_ln785_308

]]></Node>
<StgValue><ssdm name="or_ln785_371"/></StgValue>
</operation>

<operation id="1442" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1352  %select_ln340_481 = select i1 %or_ln785_371, i10 -1, i10 %trunc_ln746_306

]]></Node>
<StgValue><ssdm name="select_ln340_481"/></StgValue>
</operation>

<operation id="1443" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1353  %zext_ln340_308 = zext i10 %select_ln340_481 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_308"/></StgValue>
</operation>

<operation id="1444" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1354  store i11 %zext_ln340_308, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1445" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1355  %tmp_473 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="1446" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1356  %trunc_ln746_307 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_473, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_307"/></StgValue>
</operation>

<operation id="1447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1357  %tmp_1287 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="1448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1358  %tmp_317 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1449" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1359  %icmp_ln785_309 = icmp ne i7 %tmp_317, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_309"/></StgValue>
</operation>

<operation id="1450" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1360  %or_ln785_372 = or i1 %tmp_1287, %icmp_ln785_309

]]></Node>
<StgValue><ssdm name="or_ln785_372"/></StgValue>
</operation>

<operation id="1451" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1361  %select_ln340_482 = select i1 %or_ln785_372, i10 -1, i10 %trunc_ln746_307

]]></Node>
<StgValue><ssdm name="select_ln340_482"/></StgValue>
</operation>

<operation id="1452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1362  %zext_ln340_309 = zext i10 %select_ln340_482 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_309"/></StgValue>
</operation>

<operation id="1453" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1363  store i11 %zext_ln340_309, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1364  %tmp_474 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="1455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1365  %trunc_ln746_308 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_474, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_308"/></StgValue>
</operation>

<operation id="1456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1366  %tmp_1288 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="1457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1367  %tmp_318 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1458" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1368  %icmp_ln785_310 = icmp ne i7 %tmp_318, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_310"/></StgValue>
</operation>

<operation id="1459" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1369  %or_ln785_373 = or i1 %tmp_1288, %icmp_ln785_310

]]></Node>
<StgValue><ssdm name="or_ln785_373"/></StgValue>
</operation>

<operation id="1460" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1370  %select_ln340_483 = select i1 %or_ln785_373, i10 -1, i10 %trunc_ln746_308

]]></Node>
<StgValue><ssdm name="select_ln340_483"/></StgValue>
</operation>

<operation id="1461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1371  %zext_ln340_310 = zext i10 %select_ln340_483 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_310"/></StgValue>
</operation>

<operation id="1462" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1372  store i11 %zext_ln340_310, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1373  %tmp_475 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1374  %trunc_ln746_309 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_475, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_309"/></StgValue>
</operation>

<operation id="1465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1375  %tmp_1289 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="1466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1376  %tmp_319 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1467" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1377  %icmp_ln785_311 = icmp ne i7 %tmp_319, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_311"/></StgValue>
</operation>

<operation id="1468" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1378  %or_ln785_374 = or i1 %tmp_1289, %icmp_ln785_311

]]></Node>
<StgValue><ssdm name="or_ln785_374"/></StgValue>
</operation>

<operation id="1469" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1379  %select_ln340_484 = select i1 %or_ln785_374, i10 -1, i10 %trunc_ln746_309

]]></Node>
<StgValue><ssdm name="select_ln340_484"/></StgValue>
</operation>

<operation id="1470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1380  %zext_ln340_311 = zext i10 %select_ln340_484 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_311"/></StgValue>
</operation>

<operation id="1471" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1381  store i11 %zext_ln340_311, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1382  %tmp_476 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1473" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1383  %trunc_ln746_310 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_476, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_310"/></StgValue>
</operation>

<operation id="1474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1384  %tmp_1290 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="1475" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1385  %tmp_320 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1476" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1386  %icmp_ln785_312 = icmp ne i7 %tmp_320, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_312"/></StgValue>
</operation>

<operation id="1477" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1387  %or_ln785_375 = or i1 %tmp_1290, %icmp_ln785_312

]]></Node>
<StgValue><ssdm name="or_ln785_375"/></StgValue>
</operation>

<operation id="1478" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1388  %select_ln340_485 = select i1 %or_ln785_375, i10 -1, i10 %trunc_ln746_310

]]></Node>
<StgValue><ssdm name="select_ln340_485"/></StgValue>
</operation>

<operation id="1479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1389  %zext_ln340_312 = zext i10 %select_ln340_485 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_312"/></StgValue>
</operation>

<operation id="1480" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1390  store i11 %zext_ln340_312, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1391  %tmp_477 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="1482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1392  %trunc_ln746_311 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_477, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_311"/></StgValue>
</operation>

<operation id="1483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1393  %tmp_1291 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="1484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1394  %tmp_321 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1485" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1395  %icmp_ln785_313 = icmp ne i7 %tmp_321, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_313"/></StgValue>
</operation>

<operation id="1486" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1396  %or_ln785_376 = or i1 %tmp_1291, %icmp_ln785_313

]]></Node>
<StgValue><ssdm name="or_ln785_376"/></StgValue>
</operation>

<operation id="1487" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1397  %select_ln340_486 = select i1 %or_ln785_376, i10 -1, i10 %trunc_ln746_311

]]></Node>
<StgValue><ssdm name="select_ln340_486"/></StgValue>
</operation>

<operation id="1488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1398  %zext_ln340_313 = zext i10 %select_ln340_486 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_313"/></StgValue>
</operation>

<operation id="1489" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1399  store i11 %zext_ln340_313, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1400  %tmp_478 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="1491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1401  %trunc_ln746_312 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_478, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_312"/></StgValue>
</operation>

<operation id="1492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1402  %tmp_1292 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="1493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1403  %tmp_322 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1494" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1404  %icmp_ln785_314 = icmp ne i7 %tmp_322, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_314"/></StgValue>
</operation>

<operation id="1495" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1405  %or_ln785_377 = or i1 %tmp_1292, %icmp_ln785_314

]]></Node>
<StgValue><ssdm name="or_ln785_377"/></StgValue>
</operation>

<operation id="1496" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1406  %select_ln340_487 = select i1 %or_ln785_377, i10 -1, i10 %trunc_ln746_312

]]></Node>
<StgValue><ssdm name="select_ln340_487"/></StgValue>
</operation>

<operation id="1497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1407  %zext_ln340_314 = zext i10 %select_ln340_487 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_314"/></StgValue>
</operation>

<operation id="1498" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1408  store i11 %zext_ln340_314, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="1499" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1409  %tmp_479 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1410  %trunc_ln746_313 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_479, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_313"/></StgValue>
</operation>

<operation id="1501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1411  %tmp_1293 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1293"/></StgValue>
</operation>

<operation id="1502" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1412  %tmp_323 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1503" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1413  %icmp_ln785_315 = icmp ne i7 %tmp_323, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_315"/></StgValue>
</operation>

<operation id="1504" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1414  %or_ln785_378 = or i1 %tmp_1293, %icmp_ln785_315

]]></Node>
<StgValue><ssdm name="or_ln785_378"/></StgValue>
</operation>

<operation id="1505" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1415  %select_ln340_488 = select i1 %or_ln785_378, i10 -1, i10 %trunc_ln746_313

]]></Node>
<StgValue><ssdm name="select_ln340_488"/></StgValue>
</operation>

<operation id="1506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1416  %zext_ln340_315 = zext i10 %select_ln340_488 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_315"/></StgValue>
</operation>

<operation id="1507" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1417  store i11 %zext_ln340_315, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1508" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1418  %tmp_480 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1509" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1419  %trunc_ln746_314 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_480, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_314"/></StgValue>
</operation>

<operation id="1510" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1420  %tmp_1294 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="1511" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1421  %tmp_324 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1512" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1422  %icmp_ln785_316 = icmp ne i7 %tmp_324, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_316"/></StgValue>
</operation>

<operation id="1513" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1423  %or_ln785_379 = or i1 %tmp_1294, %icmp_ln785_316

]]></Node>
<StgValue><ssdm name="or_ln785_379"/></StgValue>
</operation>

<operation id="1514" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1424  %select_ln340_489 = select i1 %or_ln785_379, i10 -1, i10 %trunc_ln746_314

]]></Node>
<StgValue><ssdm name="select_ln340_489"/></StgValue>
</operation>

<operation id="1515" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1425  %zext_ln340_316 = zext i10 %select_ln340_489 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_316"/></StgValue>
</operation>

<operation id="1516" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1426  store i11 %zext_ln340_316, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="1517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1427  %tmp_481 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1428  %trunc_ln746_315 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_481, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_315"/></StgValue>
</operation>

<operation id="1519" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1429  %tmp_1295 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="1520" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1430  %tmp_325 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1521" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1431  %icmp_ln785_317 = icmp ne i7 %tmp_325, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_317"/></StgValue>
</operation>

<operation id="1522" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1432  %or_ln785_380 = or i1 %tmp_1295, %icmp_ln785_317

]]></Node>
<StgValue><ssdm name="or_ln785_380"/></StgValue>
</operation>

<operation id="1523" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1433  %select_ln340_490 = select i1 %or_ln785_380, i10 -1, i10 %trunc_ln746_315

]]></Node>
<StgValue><ssdm name="select_ln340_490"/></StgValue>
</operation>

<operation id="1524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1434  %zext_ln340_317 = zext i10 %select_ln340_490 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_317"/></StgValue>
</operation>

<operation id="1525" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1435  store i11 %zext_ln340_317, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1436  %tmp_482 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1437  %trunc_ln746_316 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_482, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_316"/></StgValue>
</operation>

<operation id="1528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1438  %tmp_1296 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="1529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1439  %tmp_326 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1530" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1440  %icmp_ln785_318 = icmp ne i7 %tmp_326, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_318"/></StgValue>
</operation>

<operation id="1531" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1441  %or_ln785_381 = or i1 %tmp_1296, %icmp_ln785_318

]]></Node>
<StgValue><ssdm name="or_ln785_381"/></StgValue>
</operation>

<operation id="1532" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1442  %select_ln340_491 = select i1 %or_ln785_381, i10 -1, i10 %trunc_ln746_316

]]></Node>
<StgValue><ssdm name="select_ln340_491"/></StgValue>
</operation>

<operation id="1533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1443  %zext_ln340_318 = zext i10 %select_ln340_491 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_318"/></StgValue>
</operation>

<operation id="1534" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1444  store i11 %zext_ln340_318, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="0">
<![CDATA[
.preheader.preheader:1445  ret void

]]></Node>
<StgValue><ssdm name="ret_ln280"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
