vendor_name = ModelSim
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.qip
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/OpDec.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MI.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.qip
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_b274.tdf
source_file = 1, /users/epik990/documents/compsys701/testing.mif
source_file = 1, C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_bio1.tdf
design_name = top
instance = comp, \LEDR[0]~output\, LEDR[0]~output, top, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, top, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, top, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, top, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, top, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, top, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, top, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, top, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, top, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, top, 1
instance = comp, \~GND\, ~GND, top, 1
instance = comp, \b2v_inst2|pc_reg[1]\, b2v_inst2|pc_reg[1], top, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, top, 1
instance = comp, \b2v_inst|resetprocessor:count[1]~0\, b2v_inst|\resetprocessor:count[1]~0, top, 1
instance = comp, \b2v_inst|resetprocessor:count[1]\, b2v_inst|\resetprocessor:count[1], top, 1
instance = comp, \b2v_inst|resetprocessor:count[0]~0\, b2v_inst|\resetprocessor:count[0]~0, top, 1
instance = comp, \b2v_inst|resetprocessor:count[0]\, b2v_inst|\resetprocessor:count[0], top, 1
instance = comp, \b2v_inst|flipflop~0\, b2v_inst|flipflop~0, top, 1
instance = comp, \b2v_inst|resetprocessor:flipflop\, b2v_inst|\resetprocessor:flipflop, top, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, top, 1
instance = comp, \b2v_inst|state~28\, b2v_inst|state~28, top, 1
instance = comp, \b2v_inst|enable_pd~0\, b2v_inst|enable_pd~0, top, 1
instance = comp, \b2v_inst|enable_pd\, b2v_inst|enable_pd, top, 1
instance = comp, \b2v_inst|state~25\, b2v_inst|state~25, top, 1
instance = comp, \b2v_inst|state.Test\, b2v_inst|state.Test, top, 1
instance = comp, \b2v_inst|state~29\, b2v_inst|state~29, top, 1
instance = comp, \b2v_inst|state.Test2\, b2v_inst|state.Test2, top, 1
instance = comp, \b2v_inst|state~26\, b2v_inst|state~26, top, 1
instance = comp, \b2v_inst|state.T1\, b2v_inst|state.T1, top, 1
instance = comp, \b2v_inst|state~24\, b2v_inst|state~24, top, 1
instance = comp, \b2v_inst|state.T2\, b2v_inst|state.T2, top, 1
instance = comp, \b2v_inst2|pc_reg[4]\, b2v_inst2|pc_reg[4], top, 1
instance = comp, \b2v_inst2|pc_reg[5]\, b2v_inst2|pc_reg[5], top, 1
instance = comp, \b2v_inst2|pc_reg[3]\, b2v_inst2|pc_reg[3], top, 1
instance = comp, \b2v_inst2|pc_reg[2]\, b2v_inst2|pc_reg[2], top, 1
instance = comp, \b2v_inst|state~27\, b2v_inst|state~27, top, 1
instance = comp, \b2v_inst|state.T0\, b2v_inst|state.T0, top, 1
instance = comp, \b2v_inst|Selector3~0\, b2v_inst|Selector3~0, top, 1
instance = comp, \b2v_inst2|pc_reg[6]\, b2v_inst2|pc_reg[6], top, 1
instance = comp, \b2v_inst2|Add0~21\, b2v_inst2|Add0~21, top, 1
instance = comp, \b2v_inst2|Add0~25\, b2v_inst2|Add0~25, top, 1
instance = comp, \b2v_inst2|pc_reg[9]\, b2v_inst2|pc_reg[9], top, 1
instance = comp, \b2v_inst3|IR_Op[9]~12\, b2v_inst3|IR_Op[9]~12, top, 1
instance = comp, \b2v_inst2|pc_reg[8]\, b2v_inst2|pc_reg[8], top, 1
instance = comp, \b2v_inst2|pc_reg[7]\, b2v_inst2|pc_reg[7], top, 1
instance = comp, \b2v_inst2|Add0~29\, b2v_inst2|Add0~29, top, 1
instance = comp, \b2v_inst2|Add0~33\, b2v_inst2|Add0~33, top, 1
instance = comp, \b2v_inst2|Add0~37\, b2v_inst2|Add0~37, top, 1
instance = comp, \b2v_inst3|IR_Op[10]~13\, b2v_inst3|IR_Op[10]~13, top, 1
instance = comp, \b2v_inst2|pc_reg[10]\, b2v_inst2|pc_reg[10], top, 1
instance = comp, \b2v_inst2|Add0~41\, b2v_inst2|Add0~41, top, 1
instance = comp, \b2v_inst2|pc_reg[11]\, b2v_inst2|pc_reg[11], top, 1
instance = comp, \b2v_inst3|IR_Op[11]~11\, b2v_inst3|IR_Op[11]~11, top, 1
instance = comp, \b2v_inst|Mux15~2\, b2v_inst|Mux15~2, top, 1
instance = comp, \b2v_inst|Mux15~3\, b2v_inst|Mux15~3, top, 1
instance = comp, \b2v_inst3|temp_IR[8]\, b2v_inst3|temp_IR[8], top, 1
instance = comp, \b2v_inst|Selector1~0\, b2v_inst|Selector1~0, top, 1
instance = comp, \b2v_inst|Mux4~0\, b2v_inst|Mux4~0, top, 1
instance = comp, \b2v_inst|Mux15~5\, b2v_inst|Mux15~5, top, 1
instance = comp, \b2v_inst|Mux15~0\, b2v_inst|Mux15~0, top, 1
instance = comp, \b2v_inst|Mux3~0\, b2v_inst|Mux3~0, top, 1
instance = comp, \b2v_inst|Mux15~4\, b2v_inst|Mux15~4, top, 1
instance = comp, \b2v_inst|Mux15~1\, b2v_inst|Mux15~1, top, 1
instance = comp, \b2v_inst|Mux15~6\, b2v_inst|Mux15~6, top, 1
instance = comp, \b2v_inst|Mux8~0\, b2v_inst|Mux8~0, top, 1
instance = comp, \b2v_inst|z_control[1]~0\, b2v_inst|z_control[1]~0, top, 1
instance = comp, \b2v_inst4|z[14]~0\, b2v_inst4|z[14]~0, top, 1
instance = comp, \b2v_inst4|z[14]~47\, b2v_inst4|z[14]~47, top, 1
instance = comp, \b2v_inst5|temp_address[9]~0\, b2v_inst5|temp_address[9]~0, top, 1
instance = comp, \b2v_inst|Mux6~0\, b2v_inst|Mux6~0, top, 1
instance = comp, \b2v_inst4|z[14]~8\, b2v_inst4|z[14]~8, top, 1
instance = comp, \b2v_inst4|z[14]~49\, b2v_inst4|z[14]~49, top, 1
instance = comp, \b2v_inst4|z[14]~50\, b2v_inst4|z[14]~50, top, 1
instance = comp, \b2v_inst4|z[10]~53\, b2v_inst4|z[10]~53, top, 1
instance = comp, \b2v_inst4|z[14]~48\, b2v_inst4|z[14]~48, top, 1
instance = comp, \b2v_inst4|z[14]~6\, b2v_inst4|z[14]~6, top, 1
instance = comp, \b2v_inst|ALU_Opcode[1]~0\, b2v_inst|ALU_Opcode[1]~0, top, 1
instance = comp, \b2v_inst4|z[14]~5\, b2v_inst4|z[14]~5, top, 1
instance = comp, \b2v_inst3|IR_Op[6]~6\, b2v_inst3|IR_Op[6]~6, top, 1
instance = comp, \b2v_inst|Equal1~1\, b2v_inst|Equal1~1, top, 1
instance = comp, \b2v_inst|Selector5~2\, b2v_inst|Selector5~2, top, 1
instance = comp, \b2v_inst|Selector5~3\, b2v_inst|Selector5~3, top, 1
instance = comp, \b2v_inst|state.T0~_wirecell\, b2v_inst|state.T0~_wirecell, top, 1
instance = comp, \b2v_inst3|temp_IR[5]~DUPLICATE\, b2v_inst3|temp_IR[5]~DUPLICATE, top, 1
instance = comp, \b2v_inst3|temp_IR[6]~DUPLICATE\, b2v_inst3|temp_IR[6]~DUPLICATE, top, 1
instance = comp, \b2v_inst|Selector5~0\, b2v_inst|Selector5~0, top, 1
instance = comp, \b2v_inst5|temp_address[9]~3\, b2v_inst5|temp_address[9]~3, top, 1
instance = comp, \b2v_inst|z_control[1]~1\, b2v_inst|z_control[1]~1, top, 1
instance = comp, \b2v_inst4|z[5]~4\, b2v_inst4|z[5]~4, top, 1
instance = comp, \b2v_inst4|z[1]~10\, b2v_inst4|z[1]~10, top, 1
instance = comp, \b2v_inst|Mux2~0\, b2v_inst|Mux2~0, top, 1
instance = comp, \b2v_inst3|temp_IR[4]\, b2v_inst3|temp_IR[4], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[1]\, b2v_inst4|regs_rtl_1_bypass[1], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[0]\, b2v_inst4|regs_rtl_1_bypass[0], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[2]\, b2v_inst4|regs_rtl_1_bypass[2], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[4]\, b2v_inst4|regs_rtl_1_bypass[4], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[3]~feeder\, b2v_inst4|regs_rtl_1_bypass[3]~feeder, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[3]\, b2v_inst4|regs_rtl_1_bypass[3], top, 1
instance = comp, \b2v_inst4|Mux16~0\, b2v_inst4|Mux16~0, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[22]\, b2v_inst4|regs_rtl_1_bypass[22], top, 1
instance = comp, \b2v_inst4|z[14]~7\, b2v_inst4|z[14]~7, top, 1
instance = comp, \b2v_inst3|IR_Op[13]~9\, b2v_inst3|IR_Op[13]~9, top, 1
instance = comp, \b2v_inst4|regs[10][13]\, b2v_inst4|regs[10][13], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[11]\, b2v_inst4|regs_rtl_0_bypass[11], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[21]\, b2v_inst4|regs_rtl_1_bypass[21], top, 1
instance = comp, \b2v_inst3|IR_Op[12]~10\, b2v_inst3|IR_Op[12]~10, top, 1
instance = comp, \b2v_inst4|regs[10][12]\, b2v_inst4|regs[10][12], top, 1
instance = comp, \b2v_inst3|IR_Op[2]~2\, b2v_inst3|IR_Op[2]~2, top, 1
instance = comp, \b2v_inst4|z[5]~11\, b2v_inst4|z[5]~11, top, 1
instance = comp, \SW[4]~input\, SW[4]~input, top, 1
instance = comp, \b2v_inst|load_sip~0\, b2v_inst|load_sip~0, top, 1
instance = comp, \signal_registers|SIP_reg[4]\, signal_registers|SIP_reg[4], top, 1
instance = comp, \b2v_inst4|z[4]~34\, b2v_inst4|z[4]~34, top, 1
instance = comp, \b2v_inst4|regs[10][4]\, b2v_inst4|regs[10][4], top, 1
instance = comp, \b2v_inst7|ALU_in1[4]~4\, b2v_inst7|ALU_in1[4]~4, top, 1
instance = comp, \b2v_inst4|z[6]~15\, b2v_inst4|z[6]~15, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[19]\, b2v_inst4|regs_rtl_1_bypass[19], top, 1
instance = comp, \b2v_inst4|z[15]~71\, b2v_inst4|z[15]~71, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[14]\, b2v_inst4|regs_rtl_1_bypass[14], top, 1
instance = comp, \b2v_inst4|z[15]~91\, b2v_inst4|z[15]~91, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[16]\, b2v_inst4|regs_rtl_0_bypass[16], top, 1
instance = comp, \b2v_inst4|regs[10][6]\, b2v_inst4|regs[10][6], top, 1
instance = comp, \b2v_inst7|ALU_in1[6]~6\, b2v_inst7|ALU_in1[6]~6, top, 1
instance = comp, \b2v_inst7|ALU_in2[6]~6\, b2v_inst7|ALU_in2[6]~6, top, 1
instance = comp, \b2v_inst4|regs[10][5]\, b2v_inst4|regs[10][5], top, 1
instance = comp, \b2v_inst3|IR_Op[5]~5\, b2v_inst3|IR_Op[5]~5, top, 1
instance = comp, \b2v_inst7|ALU_in1[5]~5\, b2v_inst7|ALU_in1[5]~5, top, 1
instance = comp, \b2v_inst7|ALU_in2[5]~5\, b2v_inst7|ALU_in2[5]~5, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[20]\, b2v_inst4|regs_rtl_1_bypass[20], top, 1
instance = comp, \SW[7]~input\, SW[7]~input, top, 1
instance = comp, \signal_registers|SIP_reg[7]\, signal_registers|SIP_reg[7], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[17]\, b2v_inst4|regs_rtl_0_bypass[17], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[23]\, b2v_inst4|regs_rtl_1_bypass[23], top, 1
instance = comp, \b2v_inst7|ALU_in2[0]~0\, b2v_inst7|ALU_in2[0]~0, top, 1
instance = comp, \b2v_inst4|regs[10][0]\, b2v_inst4|regs[10][0], top, 1
instance = comp, \b2v_inst7|ALU_in1[0]~0\, b2v_inst7|ALU_in1[0]~0, top, 1
instance = comp, \b2v_inst|ALU_Opcode[0]~1\, b2v_inst|ALU_Opcode[0]~1, top, 1
instance = comp, \b2v_inst7|Add0~66\, b2v_inst7|Add0~66, top, 1
instance = comp, \b2v_inst7|Add0~1\, b2v_inst7|Add0~1, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[17]\, b2v_inst4|regs_rtl_1_bypass[17], top, 1
instance = comp, \b2v_inst4|regs_rtl_1|auto_generated|ram_block1a0\, b2v_inst4|regs_rtl_1|auto_generated|ram_block1a0, top, 1
instance = comp, \b2v_inst4|Mux16~4\, b2v_inst4|Mux16~4, top, 1
instance = comp, \b2v_inst5|temp_address[7]~11\, b2v_inst5|temp_address[7]~11, top, 1
instance = comp, \b2v_inst5|address_b_temp[7]\, b2v_inst5|address_b_temp[7], top, 1
instance = comp, \b2v_inst5|Add0~1\, b2v_inst5|Add0~1, top, 1
instance = comp, \b2v_inst5|Add0~5\, b2v_inst5|Add0~5, top, 1
instance = comp, \b2v_inst5|Add0~9\, b2v_inst5|Add0~9, top, 1
instance = comp, \b2v_inst5|Add0~13\, b2v_inst5|Add0~13, top, 1
instance = comp, \b2v_inst5|Add0~17\, b2v_inst5|Add0~17, top, 1
instance = comp, \b2v_inst5|Add0~21\, b2v_inst5|Add0~21, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[16]\, b2v_inst4|regs_rtl_1_bypass[16], top, 1
instance = comp, \b2v_inst4|Mux16~7\, b2v_inst4|Mux16~7, top, 1
instance = comp, \b2v_inst4|Mux16~18\, b2v_inst4|Mux16~18, top, 1
instance = comp, \b2v_inst5|temp_address[8]~12\, b2v_inst5|temp_address[8]~12, top, 1
instance = comp, \b2v_inst5|address_b_temp[8]\, b2v_inst5|address_b_temp[8], top, 1
instance = comp, \b2v_inst5|Add0~25\, b2v_inst5|Add0~25, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[15]\, b2v_inst4|regs_rtl_1_bypass[15], top, 1
instance = comp, \b2v_inst4|Mux16~14\, b2v_inst4|Mux16~14, top, 1
instance = comp, \b2v_inst5|temp_address[9]~13\, b2v_inst5|temp_address[9]~13, top, 1
instance = comp, \b2v_inst5|address_b_temp[9]\, b2v_inst5|address_b_temp[9], top, 1
instance = comp, \b2v_inst5|Add0~29\, b2v_inst5|Add0~29, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[14]\, b2v_inst4|regs_rtl_0_bypass[14], top, 1
instance = comp, \b2v_inst4|regs_rtl_0|auto_generated|ram_block1a0\, b2v_inst4|regs_rtl_0|auto_generated|ram_block1a0, top, 1
instance = comp, \b2v_inst4|Mux0~16\, b2v_inst4|Mux0~16, top, 1
instance = comp, \b2v_inst5|temp_address[10]~14\, b2v_inst5|temp_address[10]~14, top, 1
instance = comp, \b2v_inst5|address_b_temp[10]\, b2v_inst5|address_b_temp[10], top, 1
instance = comp, \b2v_inst5|Add0~33\, b2v_inst5|Add0~33, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[13]\, b2v_inst4|regs_rtl_1_bypass[13], top, 1
instance = comp, \b2v_inst4|Mux16~15\, b2v_inst4|Mux16~15, top, 1
instance = comp, \b2v_inst5|temp_address[11]~15\, b2v_inst5|temp_address[11]~15, top, 1
instance = comp, \b2v_inst5|address_b_temp[11]\, b2v_inst5|address_b_temp[11], top, 1
instance = comp, \b2v_inst5|Add0~37\, b2v_inst5|Add0~37, top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a0\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \b2v_inst4|z[0]~104\, b2v_inst4|z[0]~104, top, 1
instance = comp, \b2v_inst4|z[0]~121\, b2v_inst4|z[0]~121, top, 1
instance = comp, \SW[0]~input\, SW[0]~input, top, 1
instance = comp, \signal_registers|SIP_reg[0]\, signal_registers|SIP_reg[0], top, 1
instance = comp, \b2v_inst4|z[0]~12\, b2v_inst4|z[0]~12, top, 1
instance = comp, \b2v_inst4|z[0]~13\, b2v_inst4|z[0]~13, top, 1
instance = comp, \b2v_inst4|Mux16~8\, b2v_inst4|Mux16~8, top, 1
instance = comp, \b2v_inst7|ALU_in2[1]~1\, b2v_inst7|ALU_in2[1]~1, top, 1
instance = comp, \b2v_inst4|regs[10][1]\, b2v_inst4|regs[10][1], top, 1
instance = comp, \b2v_inst7|ALU_in1[1]~1\, b2v_inst7|ALU_in1[1]~1, top, 1
instance = comp, \b2v_inst7|Add0~5\, b2v_inst7|Add0~5, top, 1
instance = comp, \b2v_inst4|z[6]~14\, b2v_inst4|z[6]~14, top, 1
instance = comp, \b2v_inst4|z[1]~16\, b2v_inst4|z[1]~16, top, 1
instance = comp, \b2v_inst4|z[1]~17\, b2v_inst4|z[1]~17, top, 1
instance = comp, \b2v_inst4|z[1]~18\, b2v_inst4|z[1]~18, top, 1
instance = comp, \SW[1]~input\, SW[1]~input, top, 1
instance = comp, \signal_registers|SIP_reg[1]\, signal_registers|SIP_reg[1], top, 1
instance = comp, \b2v_inst4|z[1]~19\, b2v_inst4|z[1]~19, top, 1
instance = comp, \b2v_inst4|z[1]~20\, b2v_inst4|z[1]~20, top, 1
instance = comp, \b2v_inst4|Mux0~9\, b2v_inst4|Mux0~9, top, 1
instance = comp, \b2v_inst4|z[7]~45\, b2v_inst4|z[7]~45, top, 1
instance = comp, \b2v_inst7|ALU_in2[7]~7\, b2v_inst7|ALU_in2[7]~7, top, 1
instance = comp, \b2v_inst4|regs[10][7]\, b2v_inst4|regs[10][7], top, 1
instance = comp, \b2v_inst7|ALU_in1[7]~7\, b2v_inst7|ALU_in1[7]~7, top, 1
instance = comp, \b2v_inst7|Add0~25\, b2v_inst7|Add0~25, top, 1
instance = comp, \b2v_inst7|Add0~29\, b2v_inst7|Add0~29, top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a6\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a6, top, 1
instance = comp, \b2v_inst4|z[7]~44\, b2v_inst4|z[7]~44, top, 1
instance = comp, \b2v_inst4|z[7]~113\, b2v_inst4|z[7]~113, top, 1
instance = comp, \b2v_inst4|z[7]~46\, b2v_inst4|z[7]~46, top, 1
instance = comp, \b2v_inst4|Mux16~3\, b2v_inst4|Mux16~3, top, 1
instance = comp, \b2v_inst7|ALU_in2[4]~4\, b2v_inst7|ALU_in2[4]~4, top, 1
instance = comp, \b2v_inst4|regs[10][3]\, b2v_inst4|regs[10][3], top, 1
instance = comp, \b2v_inst3|IR_Op[3]~3\, b2v_inst3|IR_Op[3]~3, top, 1
instance = comp, \b2v_inst7|ALU_in1[3]~3\, b2v_inst7|ALU_in1[3]~3, top, 1
instance = comp, \b2v_inst4|regs[10][2]\, b2v_inst4|regs[10][2], top, 1
instance = comp, \b2v_inst7|ALU_in1[2]~2\, b2v_inst7|ALU_in1[2]~2, top, 1
instance = comp, \b2v_inst7|Add0~9\, b2v_inst7|Add0~9, top, 1
instance = comp, \b2v_inst7|Add0~13\, b2v_inst7|Add0~13, top, 1
instance = comp, \b2v_inst7|Add0~17\, b2v_inst7|Add0~17, top, 1
instance = comp, \b2v_inst7|Add0~21\, b2v_inst7|Add0~21, top, 1
instance = comp, \b2v_inst4|z[6]~41\, b2v_inst4|z[6]~41, top, 1
instance = comp, \b2v_inst4|z[6]~117\, b2v_inst4|z[6]~117, top, 1
instance = comp, \SW[6]~input\, SW[6]~input, top, 1
instance = comp, \signal_registers|SIP_reg[6]\, signal_registers|SIP_reg[6], top, 1
instance = comp, \b2v_inst4|z[6]~42\, b2v_inst4|z[6]~42, top, 1
instance = comp, \b2v_inst4|z[6]~43\, b2v_inst4|z[6]~43, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[18]\, b2v_inst4|regs_rtl_1_bypass[18], top, 1
instance = comp, \b2v_inst4|Mux16~5\, b2v_inst4|Mux16~5, top, 1
instance = comp, \b2v_inst5|temp_address[6]~10\, b2v_inst5|temp_address[6]~10, top, 1
instance = comp, \b2v_inst5|address_b_temp[6]\, b2v_inst5|address_b_temp[6], top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a2\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a2, top, 1
instance = comp, \b2v_inst4|Mux0~18\, b2v_inst4|Mux0~18, top, 1
instance = comp, \b2v_inst4|regs[10][8]\, b2v_inst4|regs[10][8], top, 1
instance = comp, \b2v_inst7|ALU_in1[8]~14\, b2v_inst7|ALU_in1[8]~14, top, 1
instance = comp, \b2v_inst7|ALU_in2[8]~14\, b2v_inst7|ALU_in2[8]~14, top, 1
instance = comp, \b2v_inst7|Add0~57\, b2v_inst7|Add0~57, top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a8\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a8, top, 1
instance = comp, \b2v_inst4|z[8]~105\, b2v_inst4|z[8]~105, top, 1
instance = comp, \b2v_inst4|z[8]~94\, b2v_inst4|z[8]~94, top, 1
instance = comp, \b2v_inst4|z[8]~95\, b2v_inst4|z[8]~95, top, 1
instance = comp, \b2v_inst4|Mux16~16\, b2v_inst4|Mux16~16, top, 1
instance = comp, \b2v_inst7|ALU_in2[10]~13\, b2v_inst7|ALU_in2[10]~13, top, 1
instance = comp, \b2v_inst4|regs[10][10]\, b2v_inst4|regs[10][10], top, 1
instance = comp, \b2v_inst7|ALU_in1[10]~13\, b2v_inst7|ALU_in1[10]~13, top, 1
instance = comp, \b2v_inst7|ALU_in2[9]~12\, b2v_inst7|ALU_in2[9]~12, top, 1
instance = comp, \b2v_inst7|Add0~49\, b2v_inst7|Add0~49, top, 1
instance = comp, \b2v_inst7|Add0~53\, b2v_inst7|Add0~53, top, 1
instance = comp, \b2v_inst4|z[10]~109\, b2v_inst4|z[10]~109, top, 1
instance = comp, \b2v_inst4|z[10]~92\, b2v_inst4|z[10]~92, top, 1
instance = comp, \b2v_inst4|z[10]~93\, b2v_inst4|z[10]~93, top, 1
instance = comp, \b2v_inst4|Mux16~6\, b2v_inst4|Mux16~6, top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a4\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a4, top, 1
instance = comp, \b2v_inst4|z[5]~36\, b2v_inst4|z[5]~36, top, 1
instance = comp, \b2v_inst4|z[5]~37\, b2v_inst4|z[5]~37, top, 1
instance = comp, \b2v_inst4|z[5]~38\, b2v_inst4|z[5]~38, top, 1
instance = comp, \SW[5]~input\, SW[5]~input, top, 1
instance = comp, \signal_registers|SIP_reg[5]\, signal_registers|SIP_reg[5], top, 1
instance = comp, \b2v_inst4|z[5]~39\, b2v_inst4|z[5]~39, top, 1
instance = comp, \b2v_inst4|z[5]~40\, b2v_inst4|z[5]~40, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[19]\, b2v_inst4|regs_rtl_0_bypass[19], top, 1
instance = comp, \b2v_inst4|Mux0~7\, b2v_inst4|Mux0~7, top, 1
instance = comp, \b2v_inst5|temp_address[5]~9\, b2v_inst5|temp_address[5]~9, top, 1
instance = comp, \b2v_inst5|address_b_temp[5]\, b2v_inst5|address_b_temp[5], top, 1
instance = comp, \b2v_inst4|z[4]~31\, b2v_inst4|z[4]~31, top, 1
instance = comp, \b2v_inst4|z[4]~32\, b2v_inst4|z[4]~32, top, 1
instance = comp, \b2v_inst4|z[4]~33\, b2v_inst4|z[4]~33, top, 1
instance = comp, \b2v_inst4|z[4]~35\, b2v_inst4|z[4]~35, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[20]\, b2v_inst4|regs_rtl_0_bypass[20], top, 1
instance = comp, \b2v_inst4|Mux0~6\, b2v_inst4|Mux0~6, top, 1
instance = comp, \b2v_inst5|temp_address[4]~8\, b2v_inst5|temp_address[4]~8, top, 1
instance = comp, \b2v_inst5|address_b_temp[4]\, b2v_inst5|address_b_temp[4], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[12]\, b2v_inst4|regs_rtl_0_bypass[12], top, 1
instance = comp, \b2v_inst4|Mux0~13\, b2v_inst4|Mux0~13, top, 1
instance = comp, \b2v_inst7|ALU_in1[12]~10\, b2v_inst7|ALU_in1[12]~10, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[12]\, b2v_inst4|regs_rtl_1_bypass[12], top, 1
instance = comp, \b2v_inst4|Mux16~13\, b2v_inst4|Mux16~13, top, 1
instance = comp, \b2v_inst7|ALU_in2[12]~10\, b2v_inst7|ALU_in2[12]~10, top, 1
instance = comp, \b2v_inst4|regs[10][11]\, b2v_inst4|regs[10][11], top, 1
instance = comp, \b2v_inst7|ALU_in1[11]~11\, b2v_inst7|ALU_in1[11]~11, top, 1
instance = comp, \b2v_inst7|ALU_in2[11]~11\, b2v_inst7|ALU_in2[11]~11, top, 1
instance = comp, \b2v_inst7|Add0~45\, b2v_inst7|Add0~45, top, 1
instance = comp, \b2v_inst7|Add0~41\, b2v_inst7|Add0~41, top, 1
instance = comp, \b2v_inst4|z[12]~72\, b2v_inst4|z[12]~72, top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a10\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a10, top, 1
instance = comp, \b2v_inst4|z[12]~74\, b2v_inst4|z[12]~74, top, 1
instance = comp, \b2v_inst4|z[12]~75\, b2v_inst4|z[12]~75, top, 1
instance = comp, \b2v_inst4|z[9]~73\, b2v_inst4|z[9]~73, top, 1
instance = comp, \b2v_inst4|z[12]~76\, b2v_inst4|z[12]~76, top, 1
instance = comp, \b2v_inst4|Mux16~9\, b2v_inst4|Mux16~9, top, 1
instance = comp, \b2v_inst7|ALU_in2[3]~3\, b2v_inst7|ALU_in2[3]~3, top, 1
instance = comp, \b2v_inst4|z[3]~26\, b2v_inst4|z[3]~26, top, 1
instance = comp, \b2v_inst4|z[3]~27\, b2v_inst4|z[3]~27, top, 1
instance = comp, \b2v_inst4|z[3]~28\, b2v_inst4|z[3]~28, top, 1
instance = comp, \SW[3]~input\, SW[3]~input, top, 1
instance = comp, \signal_registers|SIP_reg[3]\, signal_registers|SIP_reg[3], top, 1
instance = comp, \b2v_inst4|z[3]~29\, b2v_inst4|z[3]~29, top, 1
instance = comp, \b2v_inst4|z[3]~30\, b2v_inst4|z[3]~30, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[21]\, b2v_inst4|regs_rtl_0_bypass[21], top, 1
instance = comp, \b2v_inst4|Mux0~5\, b2v_inst4|Mux0~5, top, 1
instance = comp, \b2v_inst5|temp_address[3]~7\, b2v_inst5|temp_address[3]~7, top, 1
instance = comp, \b2v_inst5|address_b_temp[3]\, b2v_inst5|address_b_temp[3], top, 1
instance = comp, \b2v_inst4|Mux0~12\, b2v_inst4|Mux0~12, top, 1
instance = comp, \b2v_inst7|ALU_in1[13]~9\, b2v_inst7|ALU_in1[13]~9, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[11]\, b2v_inst4|regs_rtl_1_bypass[11], top, 1
instance = comp, \b2v_inst4|Mux16~12\, b2v_inst4|Mux16~12, top, 1
instance = comp, \b2v_inst7|ALU_in2[13]~9\, b2v_inst7|ALU_in2[13]~9, top, 1
instance = comp, \b2v_inst7|Add0~37\, b2v_inst7|Add0~37, top, 1
instance = comp, \b2v_inst4|z[13]~64\, b2v_inst4|z[13]~64, top, 1
instance = comp, \b2v_inst4|z[13]~62\, b2v_inst4|z[13]~62, top, 1
instance = comp, \b2v_inst4|z[13]~67\, b2v_inst4|z[13]~67, top, 1
instance = comp, \b2v_inst4|z[15]~57\, b2v_inst4|z[15]~57, top, 1
instance = comp, \b2v_inst4|z[13]~68\, b2v_inst4|z[13]~68, top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a11\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a11, top, 1
instance = comp, \b2v_inst4|z[13]~63\, b2v_inst4|z[13]~63, top, 1
instance = comp, \b2v_inst4|z[13]~69\, b2v_inst4|z[13]~69, top, 1
instance = comp, \b2v_inst4|z[13]~65\, b2v_inst4|z[13]~65, top, 1
instance = comp, \b2v_inst4|z[13]~66\, b2v_inst4|z[13]~66, top, 1
instance = comp, \b2v_inst4|z[13]~70\, b2v_inst4|z[13]~70, top, 1
instance = comp, \b2v_inst4|Mux16~10\, b2v_inst4|Mux16~10, top, 1
instance = comp, \b2v_inst7|ALU_in2[2]~2\, b2v_inst7|ALU_in2[2]~2, top, 1
instance = comp, \b2v_inst4|z[2]~21\, b2v_inst4|z[2]~21, top, 1
instance = comp, \b2v_inst4|z[2]~22\, b2v_inst4|z[2]~22, top, 1
instance = comp, \b2v_inst4|z[2]~23\, b2v_inst4|z[2]~23, top, 1
instance = comp, \SW[2]~input\, SW[2]~input, top, 1
instance = comp, \signal_registers|SIP_reg[2]\, signal_registers|SIP_reg[2], top, 1
instance = comp, \b2v_inst4|z[2]~24\, b2v_inst4|z[2]~24, top, 1
instance = comp, \b2v_inst4|z[2]~25\, b2v_inst4|z[2]~25, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[22]\, b2v_inst4|regs_rtl_0_bypass[22], top, 1
instance = comp, \b2v_inst4|Mux0~4\, b2v_inst4|Mux0~4, top, 1
instance = comp, \b2v_inst5|temp_address[2]~6\, b2v_inst5|temp_address[2]~6, top, 1
instance = comp, \b2v_inst5|address_b_temp[2]\, b2v_inst5|address_b_temp[2], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[9]\, b2v_inst4|regs_rtl_0_bypass[9], top, 1
instance = comp, \b2v_inst4|Mux0~17\, b2v_inst4|Mux0~17, top, 1
instance = comp, \b2v_inst4|z[14]~1\, b2v_inst4|z[14]~1, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[10]\, b2v_inst4|regs_rtl_1_bypass[10], top, 1
instance = comp, \b2v_inst4|Mux16~11\, b2v_inst4|Mux16~11, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[10]\, b2v_inst4|regs_rtl_0_bypass[10], top, 1
instance = comp, \b2v_inst4|Mux0~11\, b2v_inst4|Mux0~11, top, 1
instance = comp, \b2v_inst9|LessThan0~12\, b2v_inst9|LessThan0~12, top, 1
instance = comp, \b2v_inst9|LessThan0~7\, b2v_inst9|LessThan0~7, top, 1
instance = comp, \b2v_inst9|LessThan0~13\, b2v_inst9|LessThan0~13, top, 1
instance = comp, \b2v_inst9|LessThan0~5\, b2v_inst9|LessThan0~5, top, 1
instance = comp, \b2v_inst9|LessThan0~0\, b2v_inst9|LessThan0~0, top, 1
instance = comp, \b2v_inst9|LessThan0~19\, b2v_inst9|LessThan0~19, top, 1
instance = comp, \b2v_inst9|LessThan0~16\, b2v_inst9|LessThan0~16, top, 1
instance = comp, \b2v_inst9|LessThan0~17\, b2v_inst9|LessThan0~17, top, 1
instance = comp, \b2v_inst9|LessThan0~4\, b2v_inst9|LessThan0~4, top, 1
instance = comp, \b2v_inst9|LessThan0~18\, b2v_inst9|LessThan0~18, top, 1
instance = comp, \b2v_inst4|Mux0~10\, b2v_inst4|Mux0~10, top, 1
instance = comp, \b2v_inst9|LessThan0~8\, b2v_inst9|LessThan0~8, top, 1
instance = comp, \b2v_inst9|LessThan0~9\, b2v_inst9|LessThan0~9, top, 1
instance = comp, \b2v_inst9|LessThan0~10\, b2v_inst9|LessThan0~10, top, 1
instance = comp, \b2v_inst9|LessThan0~11\, b2v_inst9|LessThan0~11, top, 1
instance = comp, \b2v_inst4|z[14]~9\, b2v_inst4|z[14]~9, top, 1
instance = comp, \b2v_inst3|IR_Op[14]~8\, b2v_inst3|IR_Op[14]~8, top, 1
instance = comp, \b2v_inst4|z[14]~51\, b2v_inst4|z[14]~51, top, 1
instance = comp, \b2v_inst3|IR_Op[15]~15\, b2v_inst3|IR_Op[15]~15, top, 1
instance = comp, \b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a14\, b2v_inst5|memory_test|altsyncram_component|auto_generated|ram_block1a14, top, 1
instance = comp, \b2v_inst4|z[14]~52\, b2v_inst4|z[14]~52, top, 1
instance = comp, \b2v_inst4|z[14]~60\, b2v_inst4|z[14]~60, top, 1
instance = comp, \b2v_inst7|ALU_in2[14]~8\, b2v_inst7|ALU_in2[14]~8, top, 1
instance = comp, \b2v_inst4|regs[10][14]\, b2v_inst4|regs[10][14], top, 1
instance = comp, \b2v_inst7|ALU_in1[14]~8\, b2v_inst7|ALU_in1[14]~8, top, 1
instance = comp, \b2v_inst4|z[14]~58\, b2v_inst4|z[14]~58, top, 1
instance = comp, \b2v_inst4|z[14]~59\, b2v_inst4|z[14]~59, top, 1
instance = comp, \b2v_inst4|z[14]~55\, b2v_inst4|z[14]~55, top, 1
instance = comp, \b2v_inst4|z[14]~56\, b2v_inst4|z[14]~56, top, 1
instance = comp, \b2v_inst7|Add0~33\, b2v_inst7|Add0~33, top, 1
instance = comp, \b2v_inst4|z[14]~54\, b2v_inst4|z[14]~54, top, 1
instance = comp, \b2v_inst4|z[14]~61\, b2v_inst4|z[14]~61, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[9]\, b2v_inst4|regs_rtl_1_bypass[9], top, 1
instance = comp, \b2v_inst4|Mux16~17\, b2v_inst4|Mux16~17, top, 1
instance = comp, \b2v_inst4|z[14]~2\, b2v_inst4|z[14]~2, top, 1
instance = comp, \b2v_inst4|z[15]~98\, b2v_inst4|z[15]~98, top, 1
instance = comp, \b2v_inst4|regs[10][15]\, b2v_inst4|regs[10][15], top, 1
instance = comp, \b2v_inst7|ALU_in1[15]~15\, b2v_inst7|ALU_in1[15]~15, top, 1
instance = comp, \b2v_inst7|ALU_in2[15]~15\, b2v_inst7|ALU_in2[15]~15, top, 1
instance = comp, \b2v_inst4|z[15]~96\, b2v_inst4|z[15]~96, top, 1
instance = comp, \b2v_inst4|z[15]~97\, b2v_inst4|z[15]~97, top, 1
instance = comp, \b2v_inst4|z[15]~100\, b2v_inst4|z[15]~100, top, 1
instance = comp, \b2v_inst4|z[15]~102\, b2v_inst4|z[15]~102, top, 1
instance = comp, \b2v_inst4|z[15]~103\, b2v_inst4|z[15]~103, top, 1
instance = comp, \b2v_inst4|z[15]~101\, b2v_inst4|z[15]~101, top, 1
instance = comp, \b2v_inst7|Add0~61\, b2v_inst7|Add0~61, top, 1
instance = comp, \b2v_inst4|z[15]~99\, b2v_inst4|z[15]~99, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[23]\, b2v_inst4|regs_rtl_0_bypass[23], top, 1
instance = comp, \b2v_inst4|Mux0~3\, b2v_inst4|Mux0~3, top, 1
instance = comp, \b2v_inst5|temp_address[1]~5\, b2v_inst5|temp_address[1]~5, top, 1
instance = comp, \b2v_inst5|address_b_temp[1]\, b2v_inst5|address_b_temp[1], top, 1
instance = comp, \b2v_inst3|temp_IR[6]\, b2v_inst3|temp_IR[6], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[5]\, b2v_inst4|regs_rtl_1_bypass[5], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[6]\, b2v_inst4|regs_rtl_1_bypass[6], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[8]\, b2v_inst4|regs_rtl_1_bypass[8], top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[7]\, b2v_inst4|regs_rtl_1_bypass[7], top, 1
instance = comp, \b2v_inst4|Mux16~1\, b2v_inst4|Mux16~1, top, 1
instance = comp, \b2v_inst4|regs_rtl_1_bypass[24]\, b2v_inst4|regs_rtl_1_bypass[24], top, 1
instance = comp, \b2v_inst4|Mux16~2\, b2v_inst4|Mux16~2, top, 1
instance = comp, \b2v_inst5|temp_address[0]~4\, b2v_inst5|temp_address[0]~4, top, 1
instance = comp, \b2v_inst5|address_b_temp[0]\, b2v_inst5|address_b_temp[0], top, 1
instance = comp, \b2v_inst3|temp_IR[4]~DUPLICATE\, b2v_inst3|temp_IR[4]~DUPLICATE, top, 1
instance = comp, \b2v_inst4|regs[10][15]~0\, b2v_inst4|regs[10][15]~0, top, 1
instance = comp, \b2v_inst4|regs[10][15]~1\, b2v_inst4|regs[10][15]~1, top, 1
instance = comp, \b2v_inst4|regs[10][9]\, b2v_inst4|regs[10][9], top, 1
instance = comp, \b2v_inst7|ALU_in1[9]~12\, b2v_inst7|ALU_in1[9]~12, top, 1
instance = comp, \b2v_inst4|z[9]~87\, b2v_inst4|z[9]~87, top, 1
instance = comp, \b2v_inst4|z[9]~88\, b2v_inst4|z[9]~88, top, 1
instance = comp, \b2v_inst4|z[9]~86\, b2v_inst4|z[9]~86, top, 1
instance = comp, \b2v_inst4|z[9]~89\, b2v_inst4|z[9]~89, top, 1
instance = comp, \b2v_inst4|z[9]~90\, b2v_inst4|z[9]~90, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[15]\, b2v_inst4|regs_rtl_0_bypass[15], top, 1
instance = comp, \b2v_inst4|Mux0~14\, b2v_inst4|Mux0~14, top, 1
instance = comp, \b2v_inst9|LessThan0~14\, b2v_inst9|LessThan0~14, top, 1
instance = comp, \b2v_inst9|LessThan0~15\, b2v_inst9|LessThan0~15, top, 1
instance = comp, \b2v_inst9|LessThan0~2\, b2v_inst9|LessThan0~2, top, 1
instance = comp, \b2v_inst9|LessThan0~1\, b2v_inst9|LessThan0~1, top, 1
instance = comp, \b2v_inst9|LessThan0~3\, b2v_inst9|LessThan0~3, top, 1
instance = comp, \b2v_inst9|LessThan0~6\, b2v_inst9|LessThan0~6, top, 1
instance = comp, \b2v_inst4|z[14]~3\, b2v_inst4|z[14]~3, top, 1
instance = comp, \b2v_inst4|z[11]~80\, b2v_inst4|z[11]~80, top, 1
instance = comp, \b2v_inst4|z[11]~81\, b2v_inst4|z[11]~81, top, 1
instance = comp, \b2v_inst4|z[11]~77\, b2v_inst4|z[11]~77, top, 1
instance = comp, \b2v_inst4|z[11]~82\, b2v_inst4|z[11]~82, top, 1
instance = comp, \b2v_inst4|z[11]~83\, b2v_inst4|z[11]~83, top, 1
instance = comp, \b2v_inst4|z[11]~84\, b2v_inst4|z[11]~84, top, 1
instance = comp, \b2v_inst4|z[11]~78\, b2v_inst4|z[11]~78, top, 1
instance = comp, \b2v_inst4|z[11]~79\, b2v_inst4|z[11]~79, top, 1
instance = comp, \b2v_inst4|z[11]~85\, b2v_inst4|z[11]~85, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[13]\, b2v_inst4|regs_rtl_0_bypass[13], top, 1
instance = comp, \b2v_inst4|Mux0~15\, b2v_inst4|Mux0~15, top, 1
instance = comp, \b2v_inst2|Add0~45\, b2v_inst2|Add0~45, top, 1
instance = comp, \b2v_inst2|pc_temp~23\, b2v_inst2|pc_temp~23, top, 1
instance = comp, \b2v_inst2|pc_temp~24\, b2v_inst2|pc_temp~24, top, 1
instance = comp, \b2v_inst5|address_a_temp[11]\, b2v_inst5|address_a_temp[11], top, 1
instance = comp, \b2v_inst2|pc_temp~21\, b2v_inst2|pc_temp~21, top, 1
instance = comp, \b2v_inst2|pc_temp~22\, b2v_inst2|pc_temp~22, top, 1
instance = comp, \b2v_inst5|address_a_temp[10]\, b2v_inst5|address_a_temp[10], top, 1
instance = comp, \b2v_inst2|pc_temp~19\, b2v_inst2|pc_temp~19, top, 1
instance = comp, \b2v_inst2|pc_temp~20\, b2v_inst2|pc_temp~20, top, 1
instance = comp, \b2v_inst5|address_a_temp[9]\, b2v_inst5|address_a_temp[9], top, 1
instance = comp, \b2v_inst3|IR_Op[8]~14\, b2v_inst3|IR_Op[8]~14, top, 1
instance = comp, \b2v_inst2|pc_temp~17\, b2v_inst2|pc_temp~17, top, 1
instance = comp, \b2v_inst2|pc_temp~18\, b2v_inst2|pc_temp~18, top, 1
instance = comp, \b2v_inst5|address_a_temp[8]\, b2v_inst5|address_a_temp[8], top, 1
instance = comp, \b2v_inst3|temp_IR[12]\, b2v_inst3|temp_IR[12], top, 1
instance = comp, \b2v_inst|Selector4~0\, b2v_inst|Selector4~0, top, 1
instance = comp, \b2v_inst3|IR_Op[7]~7\, b2v_inst3|IR_Op[7]~7, top, 1
instance = comp, \b2v_inst2|pc_temp~15\, b2v_inst2|pc_temp~15, top, 1
instance = comp, \b2v_inst2|pc_temp~16\, b2v_inst2|pc_temp~16, top, 1
instance = comp, \b2v_inst5|address_a_temp[7]\, b2v_inst5|address_a_temp[7], top, 1
instance = comp, \b2v_inst3|temp_IR[5]\, b2v_inst3|temp_IR[5], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[3]\, b2v_inst4|regs_rtl_0_bypass[3], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[0]\, b2v_inst4|regs_rtl_0_bypass[0], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[1]\, b2v_inst4|regs_rtl_0_bypass[1], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[2]\, b2v_inst4|regs_rtl_0_bypass[2], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[4]\, b2v_inst4|regs_rtl_0_bypass[4], top, 1
instance = comp, \b2v_inst4|Mux0~0\, b2v_inst4|Mux0~0, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[18]\, b2v_inst4|regs_rtl_0_bypass[18], top, 1
instance = comp, \b2v_inst4|Mux0~8\, b2v_inst4|Mux0~8, top, 1
instance = comp, \b2v_inst2|pc_temp~13\, b2v_inst2|pc_temp~13, top, 1
instance = comp, \b2v_inst2|pc_temp~14\, b2v_inst2|pc_temp~14, top, 1
instance = comp, \b2v_inst5|address_a_temp[6]\, b2v_inst5|address_a_temp[6], top, 1
instance = comp, \b2v_inst3|temp_IR[11]\, b2v_inst3|temp_IR[11], top, 1
instance = comp, \b2v_inst|Mux5~0\, b2v_inst|Mux5~0, top, 1
instance = comp, \b2v_inst3|IR_Op[0]~0\, b2v_inst3|IR_Op[0]~0, top, 1
instance = comp, \b2v_inst2|Add0~1\, b2v_inst2|Add0~1, top, 1
instance = comp, \b2v_inst2|pc_temp~1\, b2v_inst2|pc_temp~1, top, 1
instance = comp, \b2v_inst2|pc_temp~2\, b2v_inst2|pc_temp~2, top, 1
instance = comp, \b2v_inst2|pc_reg[0]\, b2v_inst2|pc_reg[0], top, 1
instance = comp, \b2v_inst2|Add0~5\, b2v_inst2|Add0~5, top, 1
instance = comp, \b2v_inst2|Add0~9\, b2v_inst2|Add0~9, top, 1
instance = comp, \b2v_inst2|Add0~13\, b2v_inst2|Add0~13, top, 1
instance = comp, \b2v_inst2|Add0~17\, b2v_inst2|Add0~17, top, 1
instance = comp, \b2v_inst2|pc_temp~11\, b2v_inst2|pc_temp~11, top, 1
instance = comp, \b2v_inst2|pc_temp~12\, b2v_inst2|pc_temp~12, top, 1
instance = comp, \b2v_inst5|address_a_temp[5]\, b2v_inst5|address_a_temp[5], top, 1
instance = comp, \b2v_inst3|temp_IR[14]\, b2v_inst3|temp_IR[14], top, 1
instance = comp, \b2v_inst|Selector5~1\, b2v_inst|Selector5~1, top, 1
instance = comp, \b2v_inst3|IR_Op[4]~4\, b2v_inst3|IR_Op[4]~4, top, 1
instance = comp, \b2v_inst2|pc_temp~9\, b2v_inst2|pc_temp~9, top, 1
instance = comp, \b2v_inst2|pc_temp~10\, b2v_inst2|pc_temp~10, top, 1
instance = comp, \b2v_inst5|address_a_temp[4]\, b2v_inst5|address_a_temp[4], top, 1
instance = comp, \b2v_inst3|temp_IR[9]\, b2v_inst3|temp_IR[9], top, 1
instance = comp, \b2v_inst|Mux26~0\, b2v_inst|Mux26~0, top, 1
instance = comp, \b2v_inst|Selector2~0\, b2v_inst|Selector2~0, top, 1
instance = comp, \b2v_inst|pc_mux_select[1]\, b2v_inst|pc_mux_select[1], top, 1
instance = comp, \b2v_inst2|pc_temp~7\, b2v_inst2|pc_temp~7, top, 1
instance = comp, \b2v_inst2|pc_temp~8\, b2v_inst2|pc_temp~8, top, 1
instance = comp, \b2v_inst5|address_a_temp[3]\, b2v_inst5|address_a_temp[3], top, 1
instance = comp, \b2v_inst3|temp_IR[10]\, b2v_inst3|temp_IR[10], top, 1
instance = comp, \b2v_inst|Selector1~1\, b2v_inst|Selector1~1, top, 1
instance = comp, \b2v_inst|Selector1~2\, b2v_inst|Selector1~2, top, 1
instance = comp, \b2v_inst|pc_mux_select[0]\, b2v_inst|pc_mux_select[0], top, 1
instance = comp, \b2v_inst2|pc_temp~0\, b2v_inst2|pc_temp~0, top, 1
instance = comp, \b2v_inst2|pc_temp~5\, b2v_inst2|pc_temp~5, top, 1
instance = comp, \b2v_inst2|pc_temp~6\, b2v_inst2|pc_temp~6, top, 1
instance = comp, \b2v_inst5|address_a_temp[2]\, b2v_inst5|address_a_temp[2], top, 1
instance = comp, \b2v_inst3|temp_IR[15]\, b2v_inst3|temp_IR[15], top, 1
instance = comp, \b2v_inst5|temp_address[9]~1\, b2v_inst5|temp_address[9]~1, top, 1
instance = comp, \b2v_inst3|IR_Op[1]~1\, b2v_inst3|IR_Op[1]~1, top, 1
instance = comp, \b2v_inst2|pc_temp~3\, b2v_inst2|pc_temp~3, top, 1
instance = comp, \b2v_inst2|pc_temp~4\, b2v_inst2|pc_temp~4, top, 1
instance = comp, \b2v_inst5|address_a_temp[1]\, b2v_inst5|address_a_temp[1], top, 1
instance = comp, \b2v_inst3|temp_IR[13]\, b2v_inst3|temp_IR[13], top, 1
instance = comp, \b2v_inst|Equal1~0\, b2v_inst|Equal1~0, top, 1
instance = comp, \b2v_inst5|temp_address[9]~2\, b2v_inst5|temp_address[9]~2, top, 1
instance = comp, \b2v_inst5|address_a_temp[0]\, b2v_inst5|address_a_temp[0], top, 1
instance = comp, \b2v_inst3|temp_IR[7]\, b2v_inst3|temp_IR[7], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[7]\, b2v_inst4|regs_rtl_0_bypass[7], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[5]\, b2v_inst4|regs_rtl_0_bypass[5], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[6]\, b2v_inst4|regs_rtl_0_bypass[6], top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[8]\, b2v_inst4|regs_rtl_0_bypass[8], top, 1
instance = comp, \b2v_inst4|Mux0~1\, b2v_inst4|Mux0~1, top, 1
instance = comp, \b2v_inst4|regs_rtl_0_bypass[24]\, b2v_inst4|regs_rtl_0_bypass[24], top, 1
instance = comp, \b2v_inst4|Mux0~2\, b2v_inst4|Mux0~2, top, 1
instance = comp, \b2v_inst|load_sop~0\, b2v_inst|load_sop~0, top, 1
instance = comp, \b2v_inst|load_sop~1\, b2v_inst|load_sop~1, top, 1
instance = comp, \signal_registers|SOP_reg[0]\, signal_registers|SOP_reg[0], top, 1
instance = comp, \signal_registers|SOP_reg[1]\, signal_registers|SOP_reg[1], top, 1
instance = comp, \signal_registers|SOP_reg[2]\, signal_registers|SOP_reg[2], top, 1
instance = comp, \signal_registers|SOP_reg[3]\, signal_registers|SOP_reg[3], top, 1
instance = comp, \signal_registers|SOP_reg[4]\, signal_registers|SOP_reg[4], top, 1
instance = comp, \signal_registers|SOP_reg[5]\, signal_registers|SOP_reg[5], top, 1
instance = comp, \signal_registers|SOP_reg[6]\, signal_registers|SOP_reg[6], top, 1
instance = comp, \signal_registers|SOP_reg[7]\, signal_registers|SOP_reg[7], top, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, top, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, top, 1
