IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2024-08-10 03:00
Instance: melbank_5 (D:\PDS_FPGA\Audio_test\ipcore\melbank_5\melbank_5.idf)
IP: Pango DRM Based ROM (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_rom_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipml_spram_v1_5.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_spram_v1_5.v.xml' to 'rtl\ipml_spram_v1_5_melbank_5.v' ...
Compile file 'rtl\ipml_rom_v1_5.v.xml' to 'rtl\ipml_rom_v1_5_melbank_5.v' ...
Copy 'ipml_rom_wrapper_v1_5.v.xml' ...
Compile file 'ipml_rom_wrapper_v1_5.v.xml' to 'melbank_5.v' ...
Found top module 'melbank_5' in file 'melbank_5.v'.
Copy 'ipml_rom_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_rom_wrapper_v1_3_tb.v.xml' to 'melbank_5_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'melbank_5_tmpl.v' ...
Create template file 'melbank_5_tmpl.vhdl' ...
There are 3 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
