User : 17 32 command.c:544 command_print(): debug_level: 3
Debug: 18 33 options.c:190 add_default_dirs(): bindir=/usr/x86_64-w64-mingw32/sys-root/mingw/bin
Debug: 19 33 options.c:191 add_default_dirs(): pkgdatadir=/usr/x86_64-w64-mingw32/sys-root/mingw/share/openocd
Debug: 20 34 options.c:192 add_default_dirs(): exepath=C:/Program Files (x86)/ON Semiconductor/AXSDB/bin
Debug: 21 34 options.c:193 add_default_dirs(): bin2data=../share/openocd
Debug: 22 35 configuration.c:42 add_script_search_dir(): adding C:\Users\zbg9qw\AppData\Roaming/OpenOCD
Debug: 23 35 configuration.c:42 add_script_search_dir(): adding C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/site
Debug: 24 36 configuration.c:42 add_script_search_dir(): adding C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts
Debug: 25 40 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/./board/axm0f2_axdbg.cfg
Debug: 26 44 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/interface/ftdi/axdbg.cfg
Debug: 27 46 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_interface ftdi
Debug: 28 46 command.c:143 script_debug(): command - interface ocd_interface ftdi
Debug: 30 47 command.c:364 register_command_handler(): registering 'ocd_ftdi'...
Debug: 31 47 command.c:364 register_command_handler(): registering 'ocd_ftdi_backend'...
Debug: 32 48 command.c:364 register_command_handler(): registering 'ocd_ftdi_device_desc'...
Debug: 33 48 command.c:364 register_command_handler(): registering 'ocd_ftdi_serial'...
Debug: 34 49 command.c:364 register_command_handler(): registering 'ocd_ftdi_location'...
Debug: 35 50 command.c:364 register_command_handler(): registering 'ocd_ftdi_channel'...
Debug: 36 50 command.c:364 register_command_handler(): registering 'ocd_ftdi_layout_init'...
Debug: 37 51 command.c:364 register_command_handler(): registering 'ocd_ftdi_layout_signal'...
Debug: 38 51 command.c:364 register_command_handler(): registering 'ocd_ftdi_set_signal'...
Debug: 39 52 command.c:364 register_command_handler(): registering 'ocd_ftdi_get_signal'...
Debug: 40 52 command.c:364 register_command_handler(): registering 'ocd_ftdi_vid_pid'...
Debug: 41 53 command.c:364 register_command_handler(): registering 'ocd_ftdi_tdo_sample_edge'...
Debug: 42 54 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_vid_pid 0x0403 0x6010
Debug: 43 54 command.c:143 script_debug(): command - ftdi_vid_pid ocd_ftdi_vid_pid 0x0403 0x6010
Debug: 45 55 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_device_desc Microfoot Debug V1.00
Debug: 46 55 command.c:143 script_debug(): command - ftdi_device_desc ocd_ftdi_device_desc Microfoot Debug V1.00
Debug: 48 56 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_channel 0
Debug: 49 57 command.c:143 script_debug(): command - ftdi_channel ocd_ftdi_channel 0
Debug: 51 57 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_init 0x1a50 0xfdfb
Debug: 52 58 command.c:143 script_debug(): command - ftdi_layout_init ocd_ftdi_layout_init 0x1a50 0xfdfb
Debug: 54 58 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal SWDIO_OE -ndata 0x0008
Debug: 55 59 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal SWDIO_OE -ndata 0x0008
Debug: 57 59 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal nSRST -data 0x0010 -oe 0x0010
Debug: 58 60 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal nSRST -data 0x0010 -oe 0x0010
Debug: 60 61 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal SWD_EN -data 0x0020 -oe 0x0020
Debug: 61 61 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal SWD_EN -data 0x0020 -oe 0x0020
Debug: 63 62 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal PB3 -data 0x0200 -oe 0x0200 -input 0x0200
Debug: 64 62 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal PB3 -data 0x0200 -oe 0x0200 -input 0x0200
Debug: 66 63 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal LEDGREEN -data 0x0800 -oe 0x0800
Debug: 67 64 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal LEDGREEN -data 0x0800 -oe 0x0800
Debug: 69 64 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_layout_signal LEDRED -data 0x1000 -oe 0x1000
Debug: 70 65 command.c:143 script_debug(): command - ftdi_layout_signal ocd_ftdi_layout_signal LEDRED -data 0x1000 -oe 0x1000
Debug: 72 65 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select swd
Debug: 73 66 command.c:143 script_debug(): command - ocd_transport ocd_transport select swd
Debug: 74 66 command.c:323 command_new(): BUG: command 'swd' does not have the '.usage' field filled out
Debug: 75 67 command.c:364 register_command_handler(): registering 'ocd_swd'...
Info : 76 67 ftdi.c:1142 ftdi_swd_init(): FTDI SWD mode enabled
Debug: 77 69 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/target/psoc4.cfg
Debug: 78 72 configuration.c:82 find_file(): found C:/Program Files (x86)/ON Semiconductor/AXSDB/bin/../share/openocd/scripts/target/swj-dp.tcl
Debug: 79 73 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 80 73 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 81 74 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 82 75 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 83 75 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 84 76 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 85 77 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 86 77 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 87 78 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_swd newdap psoc4 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x0bb11477
Debug: 88 79 command.c:143 script_debug(): command - ocd_swd ocd_swd newdap psoc4 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x0bb11477
Debug: 89 79 tcl.c:549 jim_newtap_cmd(): Creating New Tap, Chip: psoc4, Tap: cpu, Dotted: psoc4.cpu, 8 params
Debug: 90 80 core.c:1304 jtag_tap_init(): Created Tap: psoc4.cpu @ abs position 0, irlen 0, capture: 0x0 mask: 0x0
Debug: 91 81 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target create psoc4.cpu cortex_m -chain-position psoc4.cpu
Debug: 92 81 command.c:143 script_debug(): command - ocd_target ocd_target create psoc4.cpu cortex_m -chain-position psoc4.cpu
Debug: 93 82 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 94 82 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 95 83 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 96 83 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 97 84 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 98 85 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 99 85 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 100 86 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 101 86 command.c:364 register_command_handler(): registering 'ocd_arm'...
Debug: 102 87 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 103 87 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 104 88 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 105 88 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 106 89 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 107 89 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 108 90 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 109 90 command.c:364 register_command_handler(): registering 'ocd_dap'...
Debug: 110 91 command.c:364 register_command_handler(): registering 'ocd_tpiu'...
Debug: 111 92 command.c:364 register_command_handler(): registering 'ocd_itm'...
Debug: 112 92 command.c:364 register_command_handler(): registering 'ocd_itm'...
Debug: 113 93 command.c:364 register_command_handler(): registering 'ocd_cortex_m'...
Debug: 114 93 command.c:364 register_command_handler(): registering 'ocd_cortex_m'...
Debug: 115 94 command.c:364 register_command_handler(): registering 'ocd_cortex_m'...
Debug: 116 95 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 117 95 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 118 96 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 119 96 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 120 97 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 121 97 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 122 98 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 123 99 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 124 99 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 125 100 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 126 100 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 127 101 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 128 101 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 129 102 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 130 102 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 131 103 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 132 103 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 133 104 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 134 105 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 135 105 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 136 106 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 137 106 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 138 107 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 139 107 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 140 108 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 141 108 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 142 109 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 143 110 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 144 110 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 145 111 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 146 111 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 147 112 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 148 112 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 149 113 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 150 113 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 151 114 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 152 115 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 153 115 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 154 116 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 155 116 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 156 117 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 157 117 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 158 118 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 159 119 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 160 119 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 161 120 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 162 120 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 163 121 command.c:364 register_command_handler(): registering 'ocd_psoc4.cpu'...
Debug: 164 121 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -work-area-phys 0x20000000 -work-area-size 0x1000 -work-area-backup 0
Debug: 165 122 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -work-area-phys 0x20000000 -work-area-size 0x1000 -work-area-backup 0
Debug: 166 123 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 167 123 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 168 124 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 169 124 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash bank psoc4.flash psoc4 0 0 0 0 psoc4.cpu
Debug: 170 125 command.c:143 script_debug(): command - ocd_flash ocd_flash bank psoc4.flash psoc4 0 0 0 0 psoc4.cpu
Debug: 172 126 command.c:364 register_command_handler(): registering 'ocd_psoc4'...
Debug: 173 126 command.c:364 register_command_handler(): registering 'ocd_psoc4'...
Debug: 174 127 tcl.c:1100 handle_flash_bank_command(): 'psoc4' driver usage field missing
Debug: 175 127 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_adapter_khz 1500
Debug: 176 128 command.c:143 script_debug(): command - adapter_khz ocd_adapter_khz 1500
Debug: 178 129 core.c:1631 jtag_config_khz(): handle jtag khz
Debug: 179 129 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
Debug: 180 130 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
User : 181 130 command.c:544 command_print(): adapter speed: 1500 kHz
Debug: 182 131 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 183 131 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 184 132 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_cortex_m reset_config sysresetreq
Debug: 185 132 command.c:143 script_debug(): command - ocd_cortex_m ocd_cortex_m reset_config sysresetreq
User : 187 133 command.c:544 command_print(): cortex_m reset_config sysresetreq
Debug: 188 134 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reset_config srst_only
Debug: 189 134 command.c:143 script_debug(): command - reset_config ocd_reset_config srst_only
User : 191 135 command.c:544 command_print(): srst_only separate srst_gates_jtag srst_open_drain connect_deassert_srst
Debug: 192 135 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_gdb_memory_map disable
Debug: 193 136 command.c:143 script_debug(): command - gdb_memory_map ocd_gdb_memory_map disable
Debug: 195 137 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_init
Debug: 196 137 command.c:143 script_debug(): command - init ocd_init
Debug: 198 138 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target init
Debug: 199 138 command.c:143 script_debug(): command - ocd_target ocd_target init
Debug: 201 139 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target names
Debug: 202 140 command.c:143 script_debug(): command - ocd_target ocd_target names
Debug: 203 140 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu cget -event gdb-flash-erase-start
Debug: 204 141 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu cget -event gdb-flash-erase-start
Debug: 205 142 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -event gdb-flash-erase-start reset init
Debug: 206 142 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -event gdb-flash-erase-start reset init
Debug: 207 143 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu cget -event gdb-flash-write-end
Debug: 208 143 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu cget -event gdb-flash-write-end
Debug: 209 144 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -event gdb-flash-write-end reset halt
Debug: 210 144 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -event gdb-flash-write-end reset halt
Debug: 211 145 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu cget -event gdb-attach
Debug: 212 146 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu cget -event gdb-attach
Debug: 213 146 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu configure -event gdb-attach halt
Debug: 214 147 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu configure -event gdb-attach halt
Debug: 215 147 target.c:1361 handle_target_init_command(): Initializing targets...
Debug: 216 148 command.c:364 register_command_handler(): registering 'ocd_target_request'...
Debug: 217 148 command.c:364 register_command_handler(): registering 'ocd_trace'...
Debug: 218 149 command.c:364 register_command_handler(): registering 'ocd_trace'...
Debug: 219 149 command.c:364 register_command_handler(): registering 'ocd_fast_load_image'...
Debug: 220 150 command.c:364 register_command_handler(): registering 'ocd_fast_load'...
Debug: 221 151 command.c:364 register_command_handler(): registering 'ocd_profile'...
Debug: 222 151 command.c:364 register_command_handler(): registering 'ocd_virt2phys'...
Debug: 223 152 command.c:364 register_command_handler(): registering 'ocd_reg'...
Debug: 224 152 command.c:364 register_command_handler(): registering 'ocd_poll'...
Debug: 225 153 command.c:364 register_command_handler(): registering 'ocd_wait_halt'...
Debug: 226 153 command.c:364 register_command_handler(): registering 'ocd_halt'...
Debug: 227 154 command.c:364 register_command_handler(): registering 'ocd_resume'...
Debug: 228 154 command.c:364 register_command_handler(): registering 'ocd_reset'...
Debug: 229 155 command.c:364 register_command_handler(): registering 'ocd_soft_reset_halt'...
Debug: 230 156 command.c:364 register_command_handler(): registering 'ocd_step'...
Debug: 231 156 command.c:364 register_command_handler(): registering 'ocd_mdd'...
Debug: 232 157 command.c:364 register_command_handler(): registering 'ocd_mdw'...
Debug: 233 157 command.c:364 register_command_handler(): registering 'ocd_mdh'...
Debug: 234 158 command.c:364 register_command_handler(): registering 'ocd_mdb'...
Debug: 235 158 command.c:364 register_command_handler(): registering 'ocd_mwd'...
Debug: 236 159 command.c:364 register_command_handler(): registering 'ocd_mww'...
Debug: 237 159 command.c:364 register_command_handler(): registering 'ocd_mwh'...
Debug: 238 160 command.c:364 register_command_handler(): registering 'ocd_mwb'...
Debug: 239 161 command.c:364 register_command_handler(): registering 'ocd_bp'...
Debug: 240 161 command.c:364 register_command_handler(): registering 'ocd_rbp'...
Debug: 241 162 command.c:364 register_command_handler(): registering 'ocd_wp'...
Debug: 242 162 command.c:364 register_command_handler(): registering 'ocd_rwp'...
Debug: 243 163 command.c:364 register_command_handler(): registering 'ocd_load_image'...
Debug: 244 163 command.c:364 register_command_handler(): registering 'ocd_dump_image'...
Debug: 245 164 command.c:364 register_command_handler(): registering 'ocd_verify_image_checksum'...
Debug: 246 164 command.c:364 register_command_handler(): registering 'ocd_verify_image'...
Debug: 247 165 command.c:364 register_command_handler(): registering 'ocd_test_image'...
Debug: 248 166 command.c:364 register_command_handler(): registering 'ocd_reset_nag'...
Debug: 249 166 command.c:364 register_command_handler(): registering 'ocd_ps'...
Debug: 250 167 command.c:364 register_command_handler(): registering 'ocd_test_mem_access'...
Debug: 251 167 ftdi.c:665 ftdi_initialize(): ftdi interface using shortest path jtag state transitions
Warn : 252 351 mpsse_libusb1.c:193 open_matching_device(): libusb_open() failed with LIBUSB_ERROR_NOT_FOUND
Warn : 253 352 mpsse_libusb1.c:219 open_matching_device(): no ftdi (libusb1) device found
Warn : 254 353 mpsse_libusb1.c:364 mpsse_libusb1_open(): unable to open ftdi (libusb1) device with vid 0403, pid 6010, description 'Microfoot Debug V1.00', serial '*' at bus location '*'
Debug: 255 2053 mpsse_d2xx.c:486 mpsse_d2xx_purge(): -
Debug: 256 2054 mpsse.c:299 mpsse_loopback_config(): off
Debug: 257 2055 mpsse.c:344 mpsse_set_frequency(): target 1500000 Hz
Debug: 258 2055 mpsse.c:336 mpsse_rtck_config(): off
Debug: 259 2056 mpsse.c:325 mpsse_divide_by_5_config(): off
Debug: 260 2056 mpsse.c:305 mpsse_set_divisor(): 19
Debug: 261 2057 mpsse.c:368 mpsse_set_frequency(): actually 1500000 Hz
Debug: 262 2057 log.c:439 keep_alive(): keep_alive() was not invoked in the 1000ms timelimit (2057). This may cause trouble with GDB connections.
Debug: 264 2058 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
Debug: 265 2058 core.c:1601 adapter_khz_to_speed(): have interface set up
Debug: 266 2059 mpsse.c:344 mpsse_set_frequency(): target 1500000 Hz
Debug: 267 2059 mpsse.c:336 mpsse_rtck_config(): off
Debug: 268 2060 mpsse.c:325 mpsse_divide_by_5_config(): off
Debug: 269 2060 mpsse.c:305 mpsse_set_divisor(): 19
Debug: 270 2061 mpsse.c:368 mpsse_set_frequency(): actually 1500000 Hz
Debug: 271 2061 core.c:1598 adapter_khz_to_speed(): convert khz to interface specific speed value
Debug: 272 2062 core.c:1601 adapter_khz_to_speed(): have interface set up
Info : 273 2062 core.c:1386 adapter_init(): clock speed 1500 kHz
Debug: 274 2063 openocd.c:140 handle_init_command(): Debug Adapter init complete
Debug: 275 2063 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport init
Debug: 276 2064 command.c:143 script_debug(): command - ocd_transport ocd_transport init
Debug: 278 2064 transport.c:239 handle_transport_init(): handle_transport_init
Debug: 279 2065 ftdi.c:1339 ftdi_swd_switch_seq(): JTAG-to-SWD
Info : 280 2066 adi_v5_swd.c:137 swd_connect(): SWD DPIDR 0x0bc11477
Debug: 281 2066 openocd.c:153 handle_init_command(): Examining targets...
Debug: 282 2067 target.c:1547 target_call_event_callbacks(): target event 17 (examine-start)
Debug: 283 2067 arm_adi_v5.c:670 dap_dp_init():  
Debug: 284 2068 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 285 2068 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 286 2069 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 287 2070 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 288 2071 arm_adi_v5.c:853 dap_find_ap(): Found AHB-AP at AP index: 0 (IDR=0x04770031)
Debug: 289 2072 arm_adi_v5.c:780 mem_ap_init(): MEM_AP Packed Transfers: disabled
Debug: 290 2072 arm_adi_v5.c:791 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
Debug: 291 2073 target.c:2278 target_read_u32(): address: 0xe000ed00, value: 0x410cc601
Debug: 292 2074 cortex_m.c:2032 cortex_m_examine(): Cortex-M0 r0p1 processor detected
Debug: 293 2074 cortex_m.c:2040 cortex_m_examine(): cpuid: 0x410cc601
Debug: 294 2075 target.c:2366 target_write_u32(): address: 0xe000edfc, value: 0x01000000
Debug: 295 2076 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000040
Debug: 296 2076 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 297 2077 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 298 2078 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 299 2078 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 300 2079 cortex_m.c:2131 cortex_m_examine(): FPB fpcr 0x40, numcode 4, numlit 0
Debug: 301 2080 target.c:2278 target_read_u32(): address: 0xe0001000, value: 0x20000000
Debug: 302 2081 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 303 2081 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 304 2082 cortex_m.c:1942 cortex_m_dwt_setup(): DWT dwtcr 0x20000000, comp 2, watch/trigger
Info : 305 2082 cortex_m.c:2141 cortex_m_examine(): psoc4.cpu: hardware has 4 breakpoints, 2 watchpoints
Debug: 306 2083 target.c:1547 target_call_event_callbacks(): target event 18 (examine-end)
Debug: 307 2084 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash init
Debug: 308 2084 command.c:143 script_debug(): command - ocd_flash ocd_flash init
Debug: 310 2085 tcl.c:1166 handle_flash_init_command(): Initializing flash devices...
Debug: 311 2085 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 312 2086 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 313 2087 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 314 2087 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 315 2088 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 316 2088 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 317 2089 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 318 2089 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 319 2090 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 320 2090 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 321 2091 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 322 2091 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 323 2092 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 324 2092 command.c:364 register_command_handler(): registering 'ocd_flash'...
Debug: 325 2093 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_mflash init
Debug: 326 2093 command.c:143 script_debug(): command - ocd_mflash ocd_mflash init
Debug: 327 2094 cortex_m.c:524 cortex_m_poll(): Exit from reset with dcb_dhcsr 0x40000
Debug: 328 2095 cortex_m.c:228 cortex_m_endreset_event(): DCB_DEMCR = 0x01000000
Debug: 329 2096 target.c:2366 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 330 2097 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000041
Debug: 331 2097 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 332 2098 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 333 2099 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 334 2099 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 335 2100 target.c:2366 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 336 2101 target.c:2366 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 337 2102 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 338 2102 target.c:2366 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 339 2103 target.c:2366 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 340 2104 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 342 2105 mflash.c:1377 handle_mflash_init_command(): Initializing mflash devices...
Debug: 343 2106 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_nand init
Debug: 344 2106 command.c:143 script_debug(): command - ocd_nand ocd_nand init
Debug: 346 2107 tcl.c:497 handle_nand_init_command(): Initializing NAND devices...
Debug: 347 2107 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_pld init
Debug: 348 2108 command.c:143 script_debug(): command - ocd_pld ocd_pld init
Debug: 350 2109 pld.c:205 handle_pld_init_command(): Initializing PLDs...
Debug: 351 2109 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_set_signal LEDGREEN 0
Debug: 352 2110 command.c:143 script_debug(): command - ftdi_set_signal ocd_ftdi_set_signal LEDGREEN 0
Debug: 354 2111 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_set_signal LEDRED 0
Debug: 355 2111 command.c:143 script_debug(): command - ftdi_set_signal ocd_ftdi_set_signal LEDRED 0
Debug: 357 2112 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi_set_signal SWD_EN 1
Debug: 358 2113 command.c:143 script_debug(): command - ftdi_set_signal ocd_ftdi_set_signal SWD_EN 1
Info : 360 2115 server.c:307 add_service(): Listening on port 6666 for tcl connections
Info : 361 2116 server.c:307 add_service(): Listening on port 4444 for telnet connections
Debug: 362 2117 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_init
Debug: 363 2117 command.c:143 script_debug(): command - init ocd_init
Info : 365 2119 server.c:117 add_connection(): accepting 'gdb' connection from pipe
Debug: 366 2121 breakpoints.c:357 breakpoint_clear_target_internal(): Delete all breakpoints for target: psoc4.cpu
Debug: 367 2121 breakpoints.c:497 watchpoint_clear_target(): Delete all watchpoints for target: psoc4.cpu
Debug: 368 2122 target.c:1547 target_call_event_callbacks(): target event 19 (gdb-attach)
Debug: 369 2122 target.c:4455 target_handle_event(): target(0): psoc4.cpu (cortex_m) event: 19 (gdb-attach) action: halt
Debug: 370 2123 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_halt
Debug: 371 2123 command.c:143 script_debug(): command - halt ocd_halt
Debug: 373 2124 target.c:2942 handle_halt_command(): -
Debug: 374 2125 cortex_m.c:578 cortex_m_halt(): target->state: running
Debug: 375 2125 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 376 2126 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 377 2127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 378 2128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 379 2129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 380 2130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0xe000ed00
Debug: 381 2131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x0
Debug: 382 2131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0x1
Debug: 383 2132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0x7
Debug: 384 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x20000868
Debug: 385 2133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 386 2134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 387 2135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 388 2136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 389 2136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 390 2137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001fe0
Debug: 391 2138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4d6d
Debug: 392 2139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4d6c
Debug: 393 2139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 394 2140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001fe0
Debug: 395 2141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 396 2142 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 397 2142 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 398 2143 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 399 2144 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 400 2144 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4d6c, target->state: halted
Debug: 401 2145 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 402 2145 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
User : 403 2146 armv7m.c:556 armv7m_arch_state(): target halted due to debug-request, current mode: Thread 
xPSR: 0x61000000 pc: 0x00004d6c msp: 0x20001fe0
Debug: 404 2146 gdb_server.c:1008 gdb_new_connection(): New GDB Connection: 1, Target psoc4.cpu, state: halted
Debug: 405 2147 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSupported:multiprocess+;swbreak+;hwbreak+;qRelocInsn+;fork-events+;vfork-events+'
Debug: 406 2156 gdb_server.c:2990 gdb_input_inner(): received packet: 'QStartNoAckMode'
Debug: 407 2166 gdb_server.c:636 gdb_get_packet_inner(): Received first acknowledgment after entering noack mode. Ignoring it.
Debug: 408 2166 gdb_server.c:2990 gdb_input_inner(): received packet: '!'
Debug: 409 2176 gdb_server.c:2990 gdb_input_inner(): received packet: 'Hg0'
Debug: 410 2186 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:features:read:target.xml:0,fff'
Debug: 411 2222 gdb_server.c:2990 gdb_input_inner(): received packet: 'qTStatus'
Debug: 412 2233 gdb_server.c:2990 gdb_input_inner(): received packet: '?'
Debug: 413 2242 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 414 2252 gdb_server.c:2990 gdb_input_inner(): received packet: 'Hc-1'
Debug: 415 2262 gdb_server.c:2990 gdb_input_inner(): received packet: 'qC'
Debug: 416 2272 gdb_server.c:2990 gdb_input_inner(): received packet: 'qAttached'
Debug: 417 2283 gdb_server.c:2990 gdb_input_inner(): received packet: 'qOffsets'
Debug: 418 2294 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 419 2307 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d6c,4'
Debug: 420 2307 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d6c, len: 0x00000004
Debug: 421 2308 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004d6c
Debug: 422 2319 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 423 2350 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSymbol::'
Debug: 424 2390 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,72657365742068616c74'
Debug: 425 2391 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reset halt
Debug: 426 2392 command.c:143 script_debug(): command - reset ocd_reset halt
Debug: 428 2392 target.c:1565 target_call_reset_callbacks(): target reset 2 (halt)
Debug: 429 2393 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target names
Debug: 430 2394 command.c:143 script_debug(): command - ocd_target ocd_target names
Debug: 431 2395 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 432 2395 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 433 2396 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi acquire_psoc
Debug: 434 2397 command.c:143 script_debug(): command - ocd_ftdi ocd_ftdi acquire_psoc
Debug: 436 2398 ftdi.c:1384 ftdi_generic_acquire_cycle(): Increased SWD command queue to 133 elements
Debug: 437 2408 ftdi.c:1496 ftdi_generic_acquire(): PSoC acquire needs 21 interface checks
Debug: 438 2411 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_examine
Debug: 439 2412 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_examine
Debug: 440 2412 arm_adi_v5.c:670 dap_dp_init():  
Debug: 441 2413 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 442 2413 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 443 2414 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 444 2415 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 445 2416 arm_adi_v5.c:853 dap_find_ap(): Found AHB-AP at AP index: 0 (IDR=0x04770031)
Debug: 446 2417 arm_adi_v5.c:780 mem_ap_init(): MEM_AP Packed Transfers: disabled
Debug: 447 2418 arm_adi_v5.c:791 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
Debug: 448 2419 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 449 2419 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 450 2420 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 451 2420 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 452 2421 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 453 2421 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 454 2422 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_reset deassert 0
Debug: 455 2423 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_reset deassert 0
Debug: 456 2423 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 457 2424 cortex_m.c:1102 cortex_m_deassert_reset(): target->state: halted
Debug: 458 2424 core.c:647 swd_add_reset(): SRST line released
Debug: 459 2425 arm_adi_v5.c:670 dap_dp_init():  
Debug: 460 2426 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 461 2426 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 462 2427 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 463 2428 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 464 2429 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 465 2429 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 466 2430 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate running 200
Debug: 467 2431 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate running 200
Debug: 468 2432 target.c:2924 target_wait_state(): waiting for target running...
Debug: 469 2434 cortex_m.c:524 cortex_m_poll(): Exit from reset with dcb_dhcsr 0x40000
Debug: 470 2436 cortex_m.c:228 cortex_m_endreset_event(): DCB_DEMCR = 0x00000000
Debug: 471 2437 target.c:2366 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 472 2438 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000041
Debug: 473 2439 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 474 2440 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 475 2440 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 476 2441 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 477 2442 target.c:2366 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 478 2443 target.c:2366 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 479 2443 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 480 2444 target.c:2366 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 481 2445 target.c:2366 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 482 2445 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 483 2447 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_halt
Debug: 484 2447 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_halt
Debug: 485 2448 cortex_m.c:578 cortex_m_halt(): target->state: running
Debug: 486 2450 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 487 2451 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 488 2452 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 489 2453 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 490 2454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 491 2455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 492 2456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 493 2457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 494 2457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 495 2458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 496 2459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 497 2460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 498 2460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 499 2461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 500 2462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 501 2463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 502 2463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 503 2464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001fe8
Debug: 504 2465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 505 2466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x10000040
Debug: 506 2467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 507 2468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001fe8
Debug: 508 2468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 509 2469 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 510 2470 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 511 2471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 512 2471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 513 2472 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x10000040, target->state: halted
Debug: 514 2472 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 515 2473 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
User : 516 2474 armv7m.c:556 armv7m_arch_state(): target halted due to debug-request, current mode: Thread 
xPSR: 0xa1000000 pc: 0x10000040 msp: 0x20001fe8
Debug: 517 2474 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 518 2475 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu curstate
Debug: 519 2475 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu curstate
Debug: 520 2476 command.c:143 script_debug(): command - reg ocd_reg pc
Debug: 522 2477 target.c:2743 handle_reg_command(): -
User : 523 2477 command.c:544 command_print(): pc (/32): 0x10000040
Debug: 524 2480 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg pc 16852
Debug: 525 2481 command.c:143 script_debug(): command - reg ocd_reg pc 16852
Debug: 527 2481 target.c:2743 handle_reg_command(): -
User : 528 2482 command.c:544 command_print(): pc (/32): 0x000041D4
Debug: 529 2484 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg msp 536879104
Debug: 530 2484 command.c:143 script_debug(): command - reg ocd_reg msp 536879104
Debug: 532 2485 target.c:2743 handle_reg_command(): -
User : 533 2485 command.c:544 command_print(): msp (/32): 0x20002000
Debug: 534 2486 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-end
Debug: 535 2486 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-end
Debug: 536 2979 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,666c6173682065726173655f61646472657373203078302030783130303030'
Debug: 537 2980 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash erase_address 0x0 0x10000
Debug: 538 2980 command.c:143 script_debug(): command - ocd_flash ocd_flash erase_address 0x0 0x10000
Info : 540 2982 psoc4.c:787 psoc4_probe(): PSoC4100S family detected.
Debug: 541 2983 target.c:2278 target_read_u32(): address: 0x40110000, value: 0x0040c0ff
Debug: 542 2984 psoc4.c:818 psoc4_probe(): SPCIF geometry: 64 kb flash, row 128 bytes.
Info : 543 2984 psoc4.c:831 psoc4_probe(): flash size = 64 kbytes
Debug: 544 2985 target.c:2278 target_read_u32(): address: 0x00002000, value: 0x7e2b8563
Debug: 545 2986 target.c:2278 target_read_u32(): address: 0x00004000, value: 0x60986018
Debug: 546 2987 target.c:2278 target_read_u32(): address: 0x00008000, value: 0x00000000
Debug: 547 2987 psoc4.c:863 psoc4_probe(): flash bank set 512 rows
Info : 548 2988 psoc4.c:545 psoc4_erase(): Autoerase enabled, erase command ignored
User : 549 2988 command.c:544 command_print(): erased address 0x00000000 (length 65536) in 0.000000s (inf KiB/s)
Debug: 550 3054 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,666c6173682077726974655f696d616765202262696e2f44656275672f4d41535445525f41584d3066322d474e552e656c6622'
Debug: 551 3055 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_flash write_image bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 552 3055 command.c:143 script_debug(): command - ocd_flash ocd_flash write_image bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 554 3056 configuration.c:82 find_file(): found bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 555 3058 image.c:69 autodetect_image_type(): ELF image detected.
Debug: 556 3059 configuration.c:82 find_file(): found bin/Debug/MASTER_AXM0f2-GNU.elf
Debug: 557 3060 core.c:739 flash_write_unlock(): image_read_section: section = 0, t_section_num = 0, section_offset = 0, buffer_size = 0, size_read = 31560
Debug: 558 3060 image.c:494 image_elf_read_section(): load segment 0 at 0x0 (sz = 0x7b48)
Debug: 559 3061 image.c:501 image_elf_read_section(): read elf: size = 0x31560 at 0x10000
Debug: 560 3061 core.c:739 flash_write_unlock(): image_read_section: section = 1, t_section_num = 1, section_offset = 0, buffer_size = 31560, size_read = 1135
Debug: 561 3062 image.c:494 image_elf_read_section(): load segment 1 at 0x0 (sz = 0x46f)
Debug: 562 3062 image.c:501 image_elf_read_section(): read elf: size = 0x1135 at 0x20000
Debug: 563 3063 target.c:1746 target_alloc_working_area_try(): MMU disabled, using physical address for working memory 0x20000000
Debug: 564 3064 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 565 3065 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 566 3065 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 567 3066 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 568 3067 psoc4.c:310 psoc4_sysreq(): SYSREQ 00 0000 0000d3b6
Debug: 569 3067 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x0000d3b6
Debug: 570 3068 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000000
Debug: 571 3069 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 572 3069 armv7m.c:144 armv7m_restore_context():  
Debug: 573 3070 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 574 3071 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 575 3072 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 576 3072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 577 3073 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 578 3074 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 579 3074 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 580 3075 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 581 3075 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 582 3076 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 583 3077 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 584 3077 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 585 3078 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 586 3079 cortex_m.c:548 cortex_m_poll():  
Debug: 587 3079 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 588 3080 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 589 3081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 590 3082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 591 3083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 592 3084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 593 3085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 594 3085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 595 3086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 596 3087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 597 3088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 598 3088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 599 3089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 600 3090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 601 3091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 602 3091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 603 3092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 604 3093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 605 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 606 3094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 607 3095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 608 3096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 609 3097 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 610 3097 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 611 3098 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 612 3099 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 613 3099 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 614 3100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 615 3100 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 616 3101 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 617 3101 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 618 3102 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 619 3103 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0111b15
Debug: 620 3103 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 621 3104 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 622 3104 target.c:2278 target_read_u32(): address: 0x40100004, value: 0x400010ab
Debug: 623 3105 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 624 3105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 625 3106 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 626 3106 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 627 3107 psoc4.c:310 psoc4_sysreq(): SYSREQ 15 0000 0000e8b6
Debug: 628 3108 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x0000e8b6
Debug: 629 3108 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000015
Debug: 630 3109 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 631 3110 armv7m.c:144 armv7m_restore_context():  
Debug: 632 3110 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 633 3111 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 634 3112 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 635 3112 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 636 3113 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 637 3114 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 638 3114 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 639 3115 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 640 3115 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 641 3116 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 642 3117 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 643 3119 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 644 3119 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 645 3121 cortex_m.c:548 cortex_m_poll():  
Debug: 646 3121 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 647 3122 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 648 3124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 649 3125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 650 3126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 651 3127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 652 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 653 3128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 654 3129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 655 3130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 656 3131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 657 3131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 658 3132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 659 3133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 660 3134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 661 3134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 662 3135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 663 3136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 664 3137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 665 3137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 666 3138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 667 3139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 668 3140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 669 3140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 670 3141 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 671 3142 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 672 3142 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 673 3143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 674 3143 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 675 3144 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 676 3144 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 677 3145 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 678 3146 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 679 3146 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 680 3147 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 681 3147 psoc4.c:679 psoc4_write(): Flash Download Started
Debug: 682 3148 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 683 3148 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 684 3149 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 685 3149 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 686 3150 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 687 3150 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 688 3151 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 689 3151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 690 3152 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 691 3152 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 692 3153 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 693 3155 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 694 3156 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 695 3156 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 696 3157 armv7m.c:144 armv7m_restore_context():  
Debug: 697 3157 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 698 3158 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 699 3159 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 700 3160 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 701 3160 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 702 3161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 703 3161 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 704 3162 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 705 3163 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 706 3163 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 707 3164 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 708 3165 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 709 3165 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 710 3166 cortex_m.c:548 cortex_m_poll():  
Debug: 711 3166 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 712 3168 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 713 3169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 714 3169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 715 3170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 716 3171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 717 3172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 718 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 719 3173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 720 3174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 721 3175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 722 3176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 723 3176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 724 3177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 725 3178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 726 3179 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 727 3180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 728 3181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 729 3182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 730 3183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 731 3184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 732 3185 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 733 3185 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 734 3186 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 735 3187 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 736 3188 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 737 3188 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 738 3189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 739 3189 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 740 3190 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 741 3190 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 742 3191 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 743 3192 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 744 3192 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 745 3193 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 746 3193 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 747 3194 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 748 3194 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 749 3195 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 750 3195 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 751 3196 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 752 3196 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 753 3197 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0000 0000d8b6 size 4
Debug: 754 3197 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 755 3198 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 756 3199 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 757 3199 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 758 3200 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 759 3201 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 760 3201 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 761 3202 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 762 3203 armv7m.c:144 armv7m_restore_context():  
Debug: 763 3203 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 764 3204 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 765 3205 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 766 3205 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 767 3206 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 768 3206 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 769 3207 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 770 3208 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 771 3208 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 772 3209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 773 3210 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 774 3210 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 775 3211 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 776 3211 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 777 3227 cortex_m.c:548 cortex_m_poll():  
Debug: 778 3227 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 779 3228 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 780 3229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 781 3230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 782 3231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 783 3232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 784 3233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 785 3234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 786 3235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 787 3235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 788 3236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 789 3237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 790 3238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 791 3238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 792 3239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 793 3240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 794 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 795 3241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 796 3242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 797 3243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 798 3244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 799 3244 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 800 3245 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 801 3246 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 802 3247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 803 3247 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 804 3248 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 805 3248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 806 3249 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 807 3250 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 808 3251 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 809 3251 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 810 3252 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 811 3253 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 812 3253 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 813 3254 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 814 3254 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 815 3255 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 816 3255 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 817 3256 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 818 3256 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 819 3257 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 820 3257 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 821 3258 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 822 3258 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 823 3259 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 824 3259 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 825 3260 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 826 3260 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 827 3262 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 828 3263 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 829 3264 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 830 3265 armv7m.c:144 armv7m_restore_context():  
Debug: 831 3266 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 832 3267 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 833 3267 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 834 3268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 835 3268 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 836 3269 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 837 3269 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 838 3270 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 839 3271 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 840 3271 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 841 3272 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 842 3273 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 843 3273 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 844 3274 cortex_m.c:548 cortex_m_poll():  
Debug: 845 3274 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 846 3275 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 847 3276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 848 3277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 849 3278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 850 3278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 851 3279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 852 3280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 853 3281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 854 3282 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 855 3283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 856 3284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 857 3284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 858 3285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 859 3286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 860 3287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 861 3292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 862 3293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 863 3294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 864 3295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 865 3295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 866 3300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 867 3301 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 868 3302 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 869 3315 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 870 3316 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 871 3317 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 872 3318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 873 3319 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 874 3319 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 875 3320 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 876 3321 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 877 3327 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 878 3329 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 879 3329 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 880 3332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 881 3336 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 882 3337 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 883 3338 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 884 3350 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 885 3350 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 886 3350 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 887 3352 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0001 0001d8b6 size 4
Debug: 888 3352 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 889 3354 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 890 3357 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 891 3358 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 892 3359 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 893 3368 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 894 3369 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 895 3370 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 896 3370 armv7m.c:144 armv7m_restore_context():  
Debug: 897 3371 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 898 3372 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 899 3372 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 900 3373 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 901 3374 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 902 3374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 903 3375 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 904 3375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 905 3376 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 906 3377 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 907 3377 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 908 3378 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 909 3378 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 910 3379 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 911 3394 cortex_m.c:548 cortex_m_poll():  
Debug: 912 3395 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 913 3396 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 914 3397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 915 3398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 916 3398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 917 3400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 918 3400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 919 3401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 920 3402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 921 3402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 922 3403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 923 3404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 924 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 925 3405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 926 3406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 927 3407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 928 3408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 929 3408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 930 3409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 931 3410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 932 3411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 933 3411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 934 3412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 935 3413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 936 3414 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 937 3414 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 938 3415 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 939 3416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 940 3416 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 941 3417 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 942 3417 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 943 3418 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 944 3419 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 945 3419 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 946 3420 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 947 3420 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 948 3421 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 949 3421 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 950 3422 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 951 3422 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 952 3423 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 953 3423 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 954 3424 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 955 3424 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 956 3425 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 957 3425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 958 3426 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 959 3426 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 960 3427 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 961 3429 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 962 3429 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 963 3430 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 964 3431 armv7m.c:144 armv7m_restore_context():  
Debug: 965 3431 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 966 3433 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 967 3433 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 968 3434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 969 3434 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 970 3435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 971 3436 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 972 3436 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 973 3437 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 974 3437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 975 3438 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 976 3439 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 977 3439 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 978 3440 cortex_m.c:548 cortex_m_poll():  
Debug: 979 3441 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 980 3442 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 981 3443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 982 3444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 983 3444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 984 3445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 985 3446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 986 3447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 987 3447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 988 3448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 989 3449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 990 3450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 991 3451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 992 3451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 993 3452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 994 3453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 995 3453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 996 3454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 997 3455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 998 3456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 999 3456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1000 3457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1001 3458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1002 3459 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1003 3459 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1004 3460 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1005 3461 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1006 3461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1007 3462 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1008 3462 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1009 3463 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1010 3463 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1011 3464 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1012 3465 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1013 3465 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1014 3466 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1015 3466 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1016 3467 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1017 3467 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1018 3468 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1019 3468 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1020 3469 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1021 3469 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0002 0002d8b6 size 4
Debug: 1022 3470 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1023 3471 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1024 3471 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1025 3471 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1026 3472 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1027 3473 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1028 3473 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1029 3474 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1030 3475 armv7m.c:144 armv7m_restore_context():  
Debug: 1031 3475 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1032 3476 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1033 3477 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1034 3478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1035 3478 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1036 3479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1037 3479 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1038 3480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1039 3482 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1040 3483 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1041 3484 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1042 3485 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1043 3485 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1044 3486 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1045 3501 cortex_m.c:548 cortex_m_poll():  
Debug: 1046 3502 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1047 3503 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1048 3504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1049 3505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1050 3506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1051 3507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1052 3508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1053 3509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1054 3509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1055 3510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1056 3511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1057 3512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1058 3512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1059 3513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1060 3514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1061 3515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1062 3516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1063 3517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1064 3517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1065 3518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1066 3519 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1067 3520 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1068 3521 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1069 3521 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1070 3522 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1071 3523 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1072 3523 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1073 3524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1074 3524 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1075 3525 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1076 3525 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1077 3526 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1078 3527 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1079 3527 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1080 3528 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1081 3528 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1082 3529 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1083 3529 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1084 3530 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1085 3530 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1086 3531 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1087 3531 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1088 3532 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1089 3532 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1090 3533 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1091 3533 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1092 3534 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1093 3534 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1094 3535 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1095 3537 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1096 3538 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1097 3538 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1098 3539 armv7m.c:144 armv7m_restore_context():  
Debug: 1099 3539 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1100 3540 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1101 3541 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1102 3542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1103 3542 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1104 3543 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1105 3543 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1106 3544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1107 3545 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1108 3545 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1109 3546 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1110 3547 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1111 3547 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1112 3548 cortex_m.c:548 cortex_m_poll():  
Debug: 1113 3548 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1114 3549 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1115 3550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1116 3551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1117 3552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1118 3552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1119 3553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1120 3554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1121 3555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1122 3555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1123 3556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1124 3557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1125 3558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1126 3558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1127 3559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1128 3560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1129 3561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1130 3561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1131 3562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1132 3563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1133 3564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1134 3564 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1135 3565 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1136 3566 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1137 3567 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1138 3567 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1139 3568 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1140 3568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1141 3569 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1142 3569 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1143 3570 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1144 3570 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1145 3571 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1146 3572 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1147 3572 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1148 3573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1149 3573 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1150 3574 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1151 3574 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1152 3575 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1153 3575 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1154 3576 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1155 3576 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0003 0003d8b6 size 4
Debug: 1156 3577 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1157 3577 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1158 3578 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1159 3578 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1160 3579 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1161 3580 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1162 3581 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1163 3581 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1164 3582 armv7m.c:144 armv7m_restore_context():  
Debug: 1165 3582 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1166 3583 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1167 3584 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1168 3585 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1169 3585 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1170 3586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1171 3586 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1172 3587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1173 3588 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1174 3588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1175 3589 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1176 3590 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1177 3590 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1178 3591 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1179 3606 cortex_m.c:548 cortex_m_poll():  
Debug: 1180 3606 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1181 3608 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1182 3609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1183 3610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1184 3611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1185 3612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1186 3613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1187 3614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1188 3615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1189 3616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1190 3617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1191 3618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1192 3619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1193 3620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1194 3621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1195 3621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1196 3622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1197 3623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1198 3624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1199 3625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1200 3626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1201 3626 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1202 3627 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1203 3628 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1204 3629 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1205 3629 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1206 3630 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1207 3631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1208 3631 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1209 3632 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1210 3632 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1211 3633 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1212 3634 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1213 3634 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1214 3635 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1215 3635 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1216 3636 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1217 3636 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1218 3637 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1219 3637 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1220 3638 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1221 3639 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1222 3639 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1223 3640 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1224 3640 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1225 3641 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1226 3641 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1227 3642 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1228 3642 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1229 3645 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1230 3645 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1231 3646 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1232 3647 armv7m.c:144 armv7m_restore_context():  
Debug: 1233 3647 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1234 3648 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1235 3649 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1237 3650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1238 3650 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1239 3651 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1240 3651 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1241 3652 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1242 3653 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1243 3653 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1244 3654 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1245 3655 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1246 3655 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1247 3656 cortex_m.c:548 cortex_m_poll():  
Debug: 1248 3656 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1249 3657 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1250 3659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1251 3659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1252 3660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1253 3661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1254 3662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1255 3663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1256 3663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1257 3664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1258 3665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1259 3666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1260 3666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1261 3667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1262 3668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1263 3669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1264 3669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1265 3670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1266 3671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1267 3672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1268 3672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1269 3673 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1270 3674 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1271 3675 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1272 3676 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1273 3676 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1274 3677 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1275 3677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1276 3678 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1277 3678 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1278 3679 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1279 3679 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1280 3680 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1281 3681 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1282 3681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1283 3682 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1284 3682 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1285 3683 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1286 3683 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1287 3684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1288 3684 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1289 3685 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1290 3685 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0004 0004d8b6 size 4
Debug: 1291 3686 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1292 3686 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1293 3687 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1294 3687 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1295 3688 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1296 3689 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1297 3689 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1298 3690 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1299 3691 armv7m.c:144 armv7m_restore_context():  
Debug: 1300 3691 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1301 3692 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1302 3693 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1303 3693 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1304 3694 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1305 3695 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1306 3695 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1307 3696 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1308 3696 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1309 3697 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1310 3698 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1311 3699 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1312 3699 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1313 3700 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1314 3715 cortex_m.c:548 cortex_m_poll():  
Debug: 1315 3715 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1316 3716 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1317 3717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1318 3718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1319 3719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1320 3720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1321 3720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1322 3721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1323 3722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1324 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1325 3723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1326 3724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1327 3725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1328 3726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1329 3726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1330 3727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1331 3728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1332 3729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1333 3729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1334 3730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1335 3731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1336 3732 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1337 3732 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1338 3733 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1339 3734 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1340 3734 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1341 3735 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1342 3736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1343 3736 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1344 3737 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1345 3737 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1346 3738 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1347 3738 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1348 3739 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1349 3739 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1350 3740 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1351 3740 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1352 3741 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 1353 3741 psoc4.c:721 psoc4_write(): Downloaded   512 of 32695 bytes
Debug: 1354 3742 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1355 3742 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1356 3743 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1357 3743 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1358 3744 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1359 3744 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1360 3745 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1361 3746 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1362 3746 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1363 3747 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1364 3747 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1365 3749 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1366 3750 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1367 3750 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1368 3751 armv7m.c:144 armv7m_restore_context():  
Debug: 1369 3752 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1370 3752 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1371 3753 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1372 3754 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1373 3754 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1374 3755 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1375 3756 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1376 3756 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1377 3757 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1378 3758 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1379 3759 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1380 3759 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1381 3760 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1382 3760 cortex_m.c:548 cortex_m_poll():  
Debug: 1383 3761 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1384 3762 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1385 3763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1386 3764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1387 3765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1388 3766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1389 3766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1390 3767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1391 3768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1392 3769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1393 3769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1394 3770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1395 3771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1396 3772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1397 3773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1398 3773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1399 3774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1400 3775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1401 3775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1402 3776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1403 3777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1404 3778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1405 3778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1406 3779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1407 3780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1408 3780 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1409 3781 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1410 3782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1411 3783 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1412 3783 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1413 3784 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1414 3784 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1415 3785 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1416 3785 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1417 3786 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1418 3786 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1419 3787 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1420 3787 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1421 3788 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1422 3788 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1423 3789 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1424 3789 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1425 3790 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0005 0005d8b6 size 4
Debug: 1426 3791 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1427 3791 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1428 3792 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1429 3792 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1430 3793 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1431 3793 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1432 3794 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1433 3795 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1434 3795 armv7m.c:144 armv7m_restore_context():  
Debug: 1435 3796 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1436 3796 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1437 3797 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1438 3798 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1439 3798 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1440 3799 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1441 3800 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1442 3800 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1443 3801 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1444 3802 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1445 3802 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1446 3803 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1447 3803 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1448 3804 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1449 3819 cortex_m.c:548 cortex_m_poll():  
Debug: 1450 3821 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1451 3822 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1452 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1453 3825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1454 3826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1455 3827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1456 3827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1457 3828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1458 3829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1459 3830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1460 3830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1461 3831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1462 3832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1463 3833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1464 3833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1465 3834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1466 3835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1467 3836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1468 3836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1469 3837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1470 3838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1471 3839 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1472 3839 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1473 3840 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1474 3841 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1475 3841 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1476 3842 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1477 3843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1478 3843 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1479 3844 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1480 3844 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1481 3845 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1482 3845 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1483 3846 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1484 3846 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1485 3847 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1486 3847 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1487 3848 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1488 3848 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1489 3849 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1490 3849 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1491 3850 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1492 3850 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1493 3851 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1494 3852 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1495 3852 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1496 3853 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1497 3853 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1498 3854 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1499 3856 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1500 3856 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1501 3857 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1502 3858 armv7m.c:144 armv7m_restore_context():  
Debug: 1503 3858 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1504 3859 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1505 3860 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1506 3861 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1507 3861 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1508 3862 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1509 3862 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1510 3863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1511 3863 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1512 3864 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1513 3865 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1514 3865 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1515 3866 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1516 3867 cortex_m.c:548 cortex_m_poll():  
Debug: 1517 3867 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1518 3868 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1519 3869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1520 3870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1521 3871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1522 3871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1523 3872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1524 3873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1525 3873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1526 3874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1527 3875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1528 3876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1529 3876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1530 3877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1531 3878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1532 3879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1533 3879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1534 3880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1535 3881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1536 3881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1537 3882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1538 3883 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1539 3884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1540 3884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1541 3885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1542 3886 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1543 3886 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1544 3887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1545 3887 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1546 3888 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1547 3888 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1548 3889 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1549 3890 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1550 3890 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1551 3891 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1552 3891 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1553 3892 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1554 3892 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1555 3893 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1556 3893 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1557 3894 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1558 3894 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1559 3895 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0006 0006d8b6 size 4
Debug: 1560 3895 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1561 3896 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1562 3896 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1563 3897 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1564 3897 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1565 3898 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1566 3899 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1567 3900 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1568 3900 armv7m.c:144 armv7m_restore_context():  
Debug: 1569 3901 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1570 3902 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1571 3902 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1572 3903 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1573 3903 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1574 3904 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1575 3905 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1576 3905 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1577 3906 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1578 3907 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1579 3907 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1580 3908 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1581 3908 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1582 3909 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1583 3924 cortex_m.c:548 cortex_m_poll():  
Debug: 1584 3925 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1585 3926 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1586 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1587 3927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1588 3928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1589 3929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1590 3930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1591 3930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1592 3931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1593 3932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1594 3933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1595 3933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1596 3934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1597 3935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1598 3936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1599 3936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1600 3937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1601 3938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1602 3939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1603 3939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1604 3940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1605 3941 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1606 3942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1607 3942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1608 3943 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1609 3944 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1610 3944 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1611 3945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1612 3945 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1613 3946 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1614 3946 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1615 3947 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1616 3948 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1617 3948 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1618 3949 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1619 3949 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1620 3950 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1621 3950 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1622 3951 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1623 3951 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1624 3952 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1625 3952 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1626 3953 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1627 3953 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1628 3954 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1629 3954 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1630 3955 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1631 3955 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1632 3956 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1633 3958 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1634 3959 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1635 3959 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1636 3960 armv7m.c:144 armv7m_restore_context():  
Debug: 1637 3960 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1638 3961 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1639 3962 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1640 3963 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1641 3963 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1642 3964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1643 3964 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1644 3965 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1645 3966 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1646 3966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1647 3967 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1648 3967 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1649 3968 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1650 3969 cortex_m.c:548 cortex_m_poll():  
Debug: 1651 3969 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1652 3970 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1653 3971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1654 3972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1655 3973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1656 3973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1657 3974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1658 3975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1659 3976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1660 3976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1661 3977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1662 3978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1663 3979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1664 3979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1665 3980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1666 3981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1667 3982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1668 3982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1669 3983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1670 3984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1671 3985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1672 3985 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1673 3986 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1674 3987 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1675 3988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1676 3988 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1677 3989 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1678 3989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1679 3990 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1680 3990 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1681 3991 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1682 3991 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1683 3992 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1684 3993 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1685 3993 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1686 3994 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1687 3994 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1688 3995 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1689 3995 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1690 3996 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1691 3996 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1692 3997 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1693 3997 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0007 0007d8b6 size 4
Debug: 1694 3998 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1695 3998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1696 3999 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1697 3999 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1698 4000 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1699 4001 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1700 4001 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1701 4002 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1702 4003 armv7m.c:144 armv7m_restore_context():  
Debug: 1703 4003 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1704 4004 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1705 4005 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1706 4005 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1707 4006 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1708 4007 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1709 4007 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1710 4008 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1711 4008 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1712 4009 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1713 4010 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1714 4010 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1715 4011 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1716 4011 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1717 4027 cortex_m.c:548 cortex_m_poll():  
Debug: 1718 4027 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1719 4028 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1720 4029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1721 4030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1722 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1723 4031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1724 4032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1725 4033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1726 4034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1727 4034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1728 4035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1729 4036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1730 4037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1731 4037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1732 4038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1733 4039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1734 4040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1735 4040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1736 4041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1737 4042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1738 4043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1739 4043 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1740 4044 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1741 4045 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1742 4046 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1743 4046 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1744 4047 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1745 4047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1746 4048 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1747 4048 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1748 4049 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1749 4049 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1750 4050 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1751 4051 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1752 4051 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1753 4052 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1754 4052 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1755 4053 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1756 4053 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1757 4054 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1758 4054 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1759 4055 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1760 4055 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1761 4056 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1762 4056 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1763 4057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1764 4057 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1765 4058 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1766 4058 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1767 4060 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1768 4061 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1769 4062 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1770 4063 armv7m.c:144 armv7m_restore_context():  
Debug: 1771 4063 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1772 4064 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1773 4065 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1774 4065 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1775 4066 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1776 4067 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1777 4067 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1778 4068 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1779 4068 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1780 4069 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1781 4070 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1782 4070 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1783 4071 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1784 4071 cortex_m.c:548 cortex_m_poll():  
Debug: 1785 4072 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1786 4073 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1787 4074 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1788 4075 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1789 4076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1790 4076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1791 4077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1792 4078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1793 4079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1794 4079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1795 4080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1796 4081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1797 4082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1798 4082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1799 4083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1800 4084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1801 4085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1802 4085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1803 4086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1804 4087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1805 4087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1806 4088 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1807 4089 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1808 4090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1809 4091 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1810 4091 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1811 4092 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1812 4092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1813 4093 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1814 4093 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1815 4094 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1816 4094 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1817 4095 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1818 4096 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1819 4096 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1820 4097 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1821 4097 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1822 4098 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1823 4098 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1824 4099 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1825 4099 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1826 4100 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1827 4100 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0008 0008d8b6 size 4
Debug: 1828 4101 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1829 4101 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1830 4102 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1831 4102 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1832 4103 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1833 4104 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1834 4104 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1835 4105 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1836 4106 armv7m.c:144 armv7m_restore_context():  
Debug: 1837 4106 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1838 4107 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1839 4108 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1840 4108 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1841 4109 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1842 4110 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1843 4110 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1844 4111 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1845 4111 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1846 4112 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1847 4113 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1848 4113 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1849 4114 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1850 4114 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1851 4130 cortex_m.c:548 cortex_m_poll():  
Debug: 1852 4131 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1853 4132 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1854 4133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1855 4134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1856 4135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1857 4138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1858 4151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1859 4152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1860 4153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1861 4153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1862 4154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1863 4155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1864 4156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1865 4157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1866 4158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1867 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1868 4159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1869 4160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1870 4161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1871 4162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1872 4162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1873 4163 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1874 4164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1875 4165 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1876 4165 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1877 4166 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1878 4166 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1879 4167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1880 4168 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1881 4168 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1882 4169 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1883 4169 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1884 4170 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1885 4171 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 1886 4171 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1887 4172 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1888 4172 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1889 4172 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1890 4173 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 1891 4174 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1892 4174 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1893 4175 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1894 4175 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1895 4176 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 1896 4177 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 1897 4177 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1898 4178 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 1899 4178 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 1900 4179 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 1901 4181 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1902 4182 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 1903 4182 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1904 4183 armv7m.c:144 armv7m_restore_context():  
Debug: 1905 4183 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1906 4184 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1907 4185 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1908 4185 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1909 4186 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1910 4187 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1911 4187 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1912 4188 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1913 4188 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1914 4189 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1915 4190 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1916 4190 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1917 4191 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1918 4192 cortex_m.c:548 cortex_m_poll():  
Debug: 1919 4192 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1920 4193 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1921 4194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1922 4195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1923 4196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1924 4196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1925 4197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1926 4198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1927 4199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1928 4200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1929 4201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1930 4201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1931 4202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 1932 4203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 1933 4204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 1934 4204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 1935 4205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 1936 4206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1937 4207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 1938 4207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 1939 4208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 1940 4209 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 1941 4210 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 1942 4210 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 1943 4211 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 1944 4212 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 1945 4212 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 1946 4213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 1947 4214 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 1948 4214 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 1949 4215 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 1950 4215 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 1951 4216 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 1952 4216 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 1953 4217 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1954 4217 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1955 4218 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 1956 4218 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 1957 4219 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 1958 4219 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1959 4220 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 1960 4220 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 1961 4221 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0009 0009d8b6 size 4
Debug: 1962 4221 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 1963 4222 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 1964 4222 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 1965 4223 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 1966 4223 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 1967 4224 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 1968 4225 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 1969 4226 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 1970 4226 armv7m.c:144 armv7m_restore_context():  
Debug: 1971 4227 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 1972 4228 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 1973 4228 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 1974 4229 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 1975 4229 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 1976 4230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 1977 4231 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 1978 4231 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 1979 4232 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 1980 4233 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 1981 4233 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 1982 4234 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 1983 4234 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 1984 4235 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 1986 4250 cortex_m.c:548 cortex_m_poll():  
Debug: 1987 4251 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 1988 4329 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 1989 4330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 1990 4330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 1991 4331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 1992 4332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 1993 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 1994 4333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 1995 4334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 1996 4335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 1997 4336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 1998 4336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 1999 4337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2000 4338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2001 4339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2002 4339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2003 4340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2004 4341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2005 4342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2006 4342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2007 4343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2008 4344 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2009 4345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2010 4345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2011 4346 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2012 4347 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2013 4347 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2014 4348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2015 4348 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2016 4349 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2017 4349 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2018 4350 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2019 4351 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2020 4351 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2021 4352 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2022 4352 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2023 4353 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2024 4353 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 2025 4354 psoc4.c:721 psoc4_write(): Downloaded  1152 of 32695 bytes
Debug: 2026 4354 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2027 4355 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2028 4355 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2029 4356 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2030 4356 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2031 4357 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2032 4357 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2033 4358 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2034 4358 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2035 4359 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2036 4359 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2037 4361 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2038 4362 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2039 4363 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2040 4363 armv7m.c:144 armv7m_restore_context():  
Debug: 2041 4364 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2042 4365 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2043 4365 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2044 4366 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2045 4367 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2046 4367 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2047 4368 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2048 4369 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2049 4369 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2050 4370 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2051 4370 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2052 4371 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2053 4372 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2054 4372 cortex_m.c:548 cortex_m_poll():  
Debug: 2055 4373 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2056 4374 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2057 4375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2058 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2059 4376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2060 4377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2061 4378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2062 4378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2063 4379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2064 4380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2065 4381 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2066 4382 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2067 4382 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2068 4383 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2069 4384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2070 4385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2071 4385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2072 4386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2073 4387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2074 4388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2075 4388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2076 4389 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2077 4390 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2078 4391 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2079 4391 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2080 4392 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2081 4392 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2082 4393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2083 4394 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2084 4394 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2085 4395 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2086 4395 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2087 4396 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2088 4396 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2089 4397 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2090 4397 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2091 4398 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2092 4399 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2093 4399 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2094 4400 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2095 4400 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2096 4401 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2097 4402 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000a 000ad8b6 size 4
Debug: 2098 4402 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2099 4403 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2100 4403 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2101 4404 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2102 4404 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2103 4405 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2104 4405 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2105 4406 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2106 4407 armv7m.c:144 armv7m_restore_context():  
Debug: 2107 4407 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2108 4408 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2109 4409 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2110 4409 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2111 4410 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2112 4411 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2113 4411 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2114 4412 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2115 4413 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2116 4413 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2117 4414 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2118 4415 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2119 4415 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2120 4416 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2121 4431 cortex_m.c:548 cortex_m_poll():  
Debug: 2122 4431 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2123 4432 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2124 4433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2125 4434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2126 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2127 4435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2128 4436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2129 4437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2130 4438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2131 4438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2132 4439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2133 4440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2134 4440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2135 4441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2136 4442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2137 4443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2138 4443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2139 4444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2140 4445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2141 4445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2142 4446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2143 4447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2144 4448 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2145 4449 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2146 4449 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2147 4450 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2148 4450 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2149 4451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2150 4452 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2151 4452 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2152 4453 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2153 4453 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2154 4454 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2155 4454 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2156 4455 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2157 4455 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2158 4456 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2159 4456 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2160 4457 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2161 4457 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2162 4458 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2163 4458 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2164 4459 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2165 4460 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2166 4460 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2167 4461 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2168 4461 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2169 4462 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2170 4462 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2171 4464 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2172 4465 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2173 4465 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2174 4466 armv7m.c:144 armv7m_restore_context():  
Debug: 2175 4467 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2176 4468 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2177 4468 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2178 4469 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2179 4469 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2180 4470 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2181 4471 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2182 4471 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2183 4472 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2184 4472 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2185 4473 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2186 4474 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2187 4474 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2188 4475 cortex_m.c:548 cortex_m_poll():  
Debug: 2189 4475 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2190 4476 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2191 4477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2192 4478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2193 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2194 4479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2195 4480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2196 4481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2197 4482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2198 4482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2199 4483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2200 4484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2201 4485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2202 4485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2203 4486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2204 4487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2205 4488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2206 4488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2207 4489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2208 4490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2209 4491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2210 4492 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2211 4492 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2212 4493 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2213 4494 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2214 4494 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2215 4495 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2216 4496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2217 4496 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2218 4497 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2219 4497 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2220 4498 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2221 4498 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2222 4499 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2223 4499 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2224 4500 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2225 4500 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2226 4501 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2227 4501 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2228 4502 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2229 4502 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2230 4503 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2231 4503 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000b 000bd8b6 size 4
Debug: 2232 4504 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2233 4505 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2234 4505 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2235 4506 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2236 4506 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2237 4507 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2238 4507 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2239 4508 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2240 4509 armv7m.c:144 armv7m_restore_context():  
Debug: 2241 4509 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2242 4510 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2243 4511 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2244 4511 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2245 4512 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2246 4513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2247 4513 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2248 4514 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2249 4514 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2250 4515 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2251 4516 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2252 4516 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2253 4517 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2254 4518 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2255 4533 cortex_m.c:548 cortex_m_poll():  
Debug: 2256 4533 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2257 4534 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2258 4535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2259 4536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2260 4537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2261 4537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2262 4538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2263 4539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2264 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2265 4540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2266 4541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2267 4542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2268 4543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2269 4543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2270 4544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2271 4545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2272 4546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2273 4546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2274 4547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2275 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2276 4548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2277 4549 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2278 4550 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2279 4551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2280 4551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2281 4552 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2282 4552 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2283 4553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2284 4554 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2285 4554 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2286 4555 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2287 4555 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2288 4556 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2289 4556 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2290 4557 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2291 4558 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2292 4558 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2293 4559 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2294 4559 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2295 4560 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2296 4560 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2297 4561 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2298 4561 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2299 4562 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2300 4562 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2301 4563 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2302 4563 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2303 4564 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2304 4564 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2305 4566 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2306 4567 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2307 4568 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2308 4568 armv7m.c:144 armv7m_restore_context():  
Debug: 2309 4569 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2310 4570 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2311 4570 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2312 4571 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2313 4572 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2314 4572 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2315 4573 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2316 4574 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2317 4574 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2318 4575 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2319 4575 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2320 4576 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2321 4576 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2322 4577 cortex_m.c:548 cortex_m_poll():  
Debug: 2323 4578 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2324 4579 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2325 4580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2326 4580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2327 4581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2328 4582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2329 4583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2330 4583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2331 4584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2332 4585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2333 4586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2334 4586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2335 4587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2336 4588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2337 4589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2338 4589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2339 4590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2340 4591 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2341 4592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2342 4592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2343 4593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2344 4594 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2345 4595 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2346 4596 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2347 4596 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2348 4597 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2349 4597 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2350 4598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2351 4599 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2352 4599 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2353 4600 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2354 4600 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2355 4601 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2356 4601 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2357 4602 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2358 4602 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2359 4603 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2360 4603 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2361 4604 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2362 4604 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2363 4605 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2364 4605 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2365 4606 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000c 000cd8b6 size 4
Debug: 2366 4607 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2367 4607 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2368 4608 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2369 4608 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2370 4609 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2371 4609 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2372 4610 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2373 4611 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2374 4611 armv7m.c:144 armv7m_restore_context():  
Debug: 2375 4612 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2376 4613 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2377 4613 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2378 4614 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2379 4615 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2380 4615 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2381 4616 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2382 4617 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2383 4617 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2384 4618 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2385 4618 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2386 4619 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2387 4619 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2388 4620 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2389 4635 cortex_m.c:548 cortex_m_poll():  
Debug: 2390 4636 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2391 4637 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2392 4638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2393 4639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2394 4639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2395 4640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2396 4641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2397 4642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2398 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2399 4643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2400 4644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2401 4645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2402 4646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2403 4646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2404 4647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2405 4648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2406 4649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2407 4649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2408 4650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2409 4651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2410 4652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2411 4652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2412 4653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2413 4654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2414 4655 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2415 4655 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2416 4656 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2417 4656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2418 4657 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2419 4657 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2420 4658 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2421 4658 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2422 4659 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2423 4660 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2424 4660 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2425 4661 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2426 4661 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2427 4662 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2428 4662 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2429 4663 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2430 4665 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2431 4665 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2432 4666 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2433 4667 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2434 4667 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2435 4668 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2436 4668 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2437 4669 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2438 4669 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2439 4671 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2440 4672 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2441 4673 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2442 4678 armv7m.c:144 armv7m_restore_context():  
Debug: 2443 4678 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2444 4679 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2445 4680 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2446 4681 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2447 4682 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2448 4682 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2449 4683 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2450 4684 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2451 4684 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2452 4685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2453 4686 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2454 4686 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2455 4687 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2456 4688 cortex_m.c:548 cortex_m_poll():  
Debug: 2457 4688 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2458 4690 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2459 4691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2460 4692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2461 4693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2462 4693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2463 4694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2464 4695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2465 4696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2466 4697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2467 4698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2468 4699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2469 4699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2470 4700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2471 4701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2472 4702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2473 4702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2474 4703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2475 4704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2476 4705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2477 4705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2478 4706 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2479 4707 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2480 4708 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2481 4709 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2482 4709 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2483 4710 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2484 4710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2485 4711 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2486 4711 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2487 4712 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2488 4712 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2489 4713 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2490 4714 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2491 4714 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2492 4715 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2493 4715 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2494 4716 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2495 4716 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2496 4717 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2497 4717 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2498 4718 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2499 4718 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000d 000dd8b6 size 4
Debug: 2500 4719 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2501 4719 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2502 4720 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2503 4720 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2504 4721 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2505 4722 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2506 4722 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2507 4723 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2508 4724 armv7m.c:144 armv7m_restore_context():  
Debug: 2509 4724 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2510 4725 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2511 4726 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2512 4726 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2513 4727 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2514 4728 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2515 4728 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2516 4729 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2517 4730 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2518 4730 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2519 4731 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2520 4731 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2521 4732 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2522 4733 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2523 4749 cortex_m.c:548 cortex_m_poll():  
Debug: 2524 4749 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2525 4751 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2526 4752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2527 4752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2528 4754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2529 4758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2530 4759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2531 4760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2532 4760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2533 4761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2534 4771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2535 4772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2536 4773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2537 4774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2538 4774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2539 4775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2540 4776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2541 4777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2542 4778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2543 4778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2544 4779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2545 4780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2546 4781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2547 4782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2548 4784 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2549 4785 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2550 4785 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2551 4786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2552 4786 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2553 4787 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2554 4787 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2555 4788 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2556 4789 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2557 4789 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2558 4790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2559 4790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2560 4791 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2561 4791 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2562 4792 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2563 4792 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2564 4793 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2565 4793 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2566 4794 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2567 4795 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2568 4795 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2569 4796 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2570 4796 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2571 4797 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2572 4797 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2573 4799 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2574 4800 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2575 4801 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2576 4801 armv7m.c:144 armv7m_restore_context():  
Debug: 2577 4802 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2578 4803 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2579 4803 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2580 4804 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2581 4804 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2582 4805 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2583 4806 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2584 4806 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2585 4807 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2586 4808 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2587 4808 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2588 4809 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2589 4809 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2590 4810 cortex_m.c:548 cortex_m_poll():  
Debug: 2591 4810 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2592 4812 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2593 4812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2594 4813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2595 4814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2596 4815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2597 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2598 4816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2599 4817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2600 4818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2601 4819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2602 4819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2603 4820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2604 4821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2605 4822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2606 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2607 4823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2608 4824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2609 4825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2610 4825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2611 4826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2612 4827 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2613 4828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2614 4828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2615 4829 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2616 4830 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2617 4830 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2618 4831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2619 4832 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2620 4833 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2621 4833 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2622 4834 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2623 4834 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2624 4835 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2625 4835 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2626 4836 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2627 4836 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2628 4837 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2629 4837 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2630 4838 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2631 4838 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2632 4839 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2633 4839 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000e 000ed8b6 size 4
Debug: 2634 4840 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2635 4841 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2636 4841 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2637 4842 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2638 4842 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2639 4843 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2640 4843 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2641 4844 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2642 4845 armv7m.c:144 armv7m_restore_context():  
Debug: 2643 4845 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2644 4846 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2645 4847 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2646 4847 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2647 4848 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2648 4848 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2649 4849 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2650 4850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2651 4850 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2652 4851 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2653 4852 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2654 4852 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2655 4853 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2656 4853 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2658 4868 cortex_m.c:548 cortex_m_poll():  
Debug: 2659 4869 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2660 4870 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2661 4871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2662 4871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2663 4872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2664 4873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2665 4874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2666 4874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2667 4875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2668 4876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2669 4877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2670 4877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2671 4878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2672 4879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2673 4880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2674 4880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2675 4881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2676 4882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2677 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2678 4883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2679 4884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2680 4885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2681 4886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2682 4886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2683 4887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2684 4887 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2685 4888 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2686 4889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2687 4889 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2688 4890 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2689 4890 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2690 4891 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2691 4891 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2692 4892 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2693 4893 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2694 4893 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2695 4893 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2696 4894 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 2697 4894 psoc4.c:721 psoc4_write(): Downloaded  1792 of 32695 bytes
Debug: 2698 4895 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2699 4895 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2700 4896 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2701 4896 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2702 4897 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2703 4898 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2704 4898 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2705 4899 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2706 4899 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2707 4900 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2708 4900 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2709 4902 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2710 4903 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2711 4904 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2712 4904 armv7m.c:144 armv7m_restore_context():  
Debug: 2713 4905 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2714 4906 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2715 4906 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2716 4907 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2717 4907 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2718 4908 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2719 4909 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2720 4909 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2721 4910 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2722 4911 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2723 4911 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2724 4912 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2725 4912 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2726 4913 cortex_m.c:548 cortex_m_poll():  
Debug: 2727 4913 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2728 4915 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2729 4916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2730 4916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2731 4917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2732 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2733 4918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2734 4919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2735 4920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2736 4921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2737 4921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2738 4922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2739 4923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2740 4923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2741 4924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2742 4925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2743 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2744 4926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2745 4927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2746 4928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2747 4929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2748 4930 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2749 4930 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2750 4931 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2751 4932 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2752 4933 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2753 4933 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2754 4934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2755 4934 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2756 4935 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2757 4935 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2758 4936 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2759 4937 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2760 4937 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2761 4938 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2762 4938 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2763 4939 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2764 4939 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2765 4940 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2766 4940 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2767 4941 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2768 4941 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2769 4942 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 000f 000fd8b6 size 4
Debug: 2770 4942 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2771 4943 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2772 4943 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2773 4944 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2774 4944 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2775 4945 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2776 4946 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2777 4947 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2778 4947 armv7m.c:144 armv7m_restore_context():  
Debug: 2779 4948 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2780 4949 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2781 4950 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2782 4950 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2783 4951 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2784 4952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2785 4952 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2786 4953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2787 4953 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2788 4954 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2789 4955 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2790 4955 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2791 4956 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2792 4957 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2793 4972 cortex_m.c:548 cortex_m_poll():  
Debug: 2794 4972 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2795 4973 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2796 4974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2797 4975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2798 4976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2799 4977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2800 4977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2801 4978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2802 4979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2803 4980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2804 4980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2805 4981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2806 4982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2807 4983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2808 4983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2809 4984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2810 4985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2811 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2812 4986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2813 4987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2814 4988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2815 4989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2816 4989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2817 4990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2818 4991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2819 4991 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2820 4992 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2821 4993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2822 4993 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2823 4994 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2824 4994 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2825 4995 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2826 4995 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2827 4996 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2828 4996 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2829 4997 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2830 4997 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2831 4998 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2832 4999 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2833 4999 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2834 5000 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2835 5000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2836 5001 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2837 5002 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2838 5002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2839 5003 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2840 5003 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2841 5004 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2842 5004 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2843 5006 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2844 5007 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2845 5008 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2846 5008 armv7m.c:144 armv7m_restore_context():  
Debug: 2847 5009 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2848 5010 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2849 5010 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2850 5011 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2851 5012 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2852 5012 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2853 5013 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2854 5014 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2855 5014 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2856 5015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2857 5016 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2858 5016 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2859 5017 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2860 5017 cortex_m.c:548 cortex_m_poll():  
Debug: 2861 5018 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2862 5019 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2863 5020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2864 5021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2865 5021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2866 5022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2867 5023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2868 5024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2869 5024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2870 5025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2871 5026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2872 5027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2873 5027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2874 5028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2875 5029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2876 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2877 5030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2878 5031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2879 5032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2880 5033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2881 5033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2882 5034 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2883 5035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2884 5036 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2885 5036 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2886 5037 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2887 5037 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2888 5038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2889 5039 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2890 5039 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2891 5040 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2892 5040 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2893 5041 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2894 5041 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 2895 5042 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2896 5042 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2897 5043 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2898 5043 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2899 5044 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2900 5044 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2901 5045 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2902 5045 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2903 5046 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0010 0010d8b6 size 4
Debug: 2904 5047 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 2905 5047 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2906 5048 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 2907 5048 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 2908 5049 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 2909 5050 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2910 5051 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 2911 5051 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2912 5052 armv7m.c:144 armv7m_restore_context():  
Debug: 2913 5052 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2914 5053 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2915 5054 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2916 5055 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2917 5055 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2918 5056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2919 5056 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2920 5057 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2921 5058 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2922 5058 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2923 5059 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2924 5059 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2925 5060 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2926 5061 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 2927 5076 cortex_m.c:548 cortex_m_poll():  
Debug: 2928 5076 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2929 5077 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2930 5078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2931 5079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2932 5080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 2933 5081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 2934 5081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 2935 5082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 2936 5083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 2937 5084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 2938 5084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 2939 5085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 2940 5086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 2941 5087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 2942 5087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 2943 5088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 2944 5089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 2945 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2946 5090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 2947 5091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 2948 5092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 2949 5093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 2950 5093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 2951 5094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 2952 5095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 2953 5095 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 2954 5096 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 2955 5097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 2956 5097 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 2957 5098 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 2958 5098 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 2959 5099 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 2960 5099 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 2961 5100 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 2962 5100 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2963 5101 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2964 5101 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 2965 5102 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 2966 5102 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 2967 5103 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 2968 5103 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2969 5104 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 2970 5104 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 2971 5105 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 2972 5106 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 2973 5106 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 2974 5107 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 2975 5107 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 2976 5108 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 2977 5110 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 2978 5110 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 2979 5111 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 2980 5112 armv7m.c:144 armv7m_restore_context():  
Debug: 2981 5112 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 2982 5113 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 2983 5114 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 2984 5115 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 2985 5115 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 2986 5116 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 2987 5116 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 2988 5117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 2989 5118 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 2990 5118 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 2991 5119 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 2992 5119 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 2993 5120 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 2994 5120 cortex_m.c:548 cortex_m_poll():  
Debug: 2995 5121 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 2996 5122 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 2997 5123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 2998 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 2999 5124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3000 5125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3001 5126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3002 5127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3003 5127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3004 5128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3005 5129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3006 5130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3007 5130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3008 5131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3009 5132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3010 5133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3011 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3012 5134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3013 5135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3014 5136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3015 5136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3016 5137 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3017 5139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3018 5139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3019 5140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3020 5141 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3021 5141 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3022 5142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3023 5142 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3024 5143 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3025 5143 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3026 5144 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3027 5145 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3028 5145 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3029 5146 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3030 5146 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3031 5147 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3032 5147 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3033 5148 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3034 5148 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3035 5149 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3036 5149 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3037 5150 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0011 0011d8b6 size 4
Debug: 3038 5150 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3039 5151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3040 5151 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3041 5152 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3042 5152 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3043 5153 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3044 5154 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3045 5154 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3046 5155 armv7m.c:144 armv7m_restore_context():  
Debug: 3047 5156 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3048 5156 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3049 5157 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3050 5158 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3051 5158 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3052 5159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3053 5160 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3054 5160 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3055 5161 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3056 5161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3057 5162 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3058 5163 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3059 5163 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3060 5164 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3061 5179 cortex_m.c:548 cortex_m_poll():  
Debug: 3062 5180 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3063 5181 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3064 5182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3065 5183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3066 5184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3067 5185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3068 5185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3069 5186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3070 5187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3071 5188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3072 5188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3073 5189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3074 5190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3075 5191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3076 5191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3077 5192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3078 5193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3079 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3080 5194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3081 5195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3082 5196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3083 5196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3084 5197 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3085 5198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3086 5199 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3087 5200 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3088 5200 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3089 5201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3090 5202 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3091 5202 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3092 5203 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3093 5203 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3094 5205 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3095 5206 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3096 5206 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3097 5207 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3098 5207 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3099 5208 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3100 5208 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3101 5209 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3102 5209 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3103 5210 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3104 5210 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3105 5211 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3106 5212 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3107 5212 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3108 5213 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3109 5213 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3110 5214 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3111 5216 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3112 5217 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3113 5218 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3114 5218 armv7m.c:144 armv7m_restore_context():  
Debug: 3115 5219 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3116 5220 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3117 5221 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3118 5221 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3119 5222 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3120 5223 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3121 5223 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3122 5224 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3123 5225 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3124 5225 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3125 5226 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3126 5227 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3127 5227 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3128 5228 cortex_m.c:548 cortex_m_poll():  
Debug: 3129 5228 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3130 5229 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3131 5231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3132 5232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3133 5233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3134 5234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3135 5235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3136 5236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3137 5237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3138 5238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3139 5239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3140 5240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3141 5240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3142 5241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3143 5242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3144 5242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3145 5243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3146 5244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3147 5245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3148 5245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3149 5246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3150 5247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3151 5247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3152 5248 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3153 5249 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3154 5249 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3155 5250 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3156 5251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3157 5251 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3158 5252 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3159 5252 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3160 5253 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3161 5253 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3162 5254 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3163 5254 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3164 5255 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3165 5255 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3166 5256 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3167 5256 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3168 5257 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3169 5257 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3170 5258 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3171 5259 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0012 0012d8b6 size 4
Debug: 3172 5259 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3173 5260 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3174 5260 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3175 5261 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3176 5261 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3177 5262 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3178 5263 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3179 5263 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3180 5264 armv7m.c:144 armv7m_restore_context():  
Debug: 3181 5264 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3182 5265 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3183 5266 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3184 5267 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3185 5267 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3186 5268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3187 5268 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3188 5269 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3189 5270 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3190 5270 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3191 5271 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3192 5271 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3193 5272 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3194 5273 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3195 5288 cortex_m.c:548 cortex_m_poll():  
Debug: 3196 5288 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3197 5289 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3198 5290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3199 5291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3200 5292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3201 5292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3202 5293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3203 5294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3204 5294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3205 5295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3206 5296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3207 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3208 5297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3209 5301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3210 5302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3211 5302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3212 5303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3213 5304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3214 5305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3215 5305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3216 5306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3217 5307 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3218 5308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3219 5308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3220 5309 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3221 5310 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3222 5310 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3223 5311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3224 5311 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3225 5312 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3226 5312 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3227 5313 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3228 5313 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3229 5314 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3230 5314 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3231 5315 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3232 5315 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3233 5316 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3234 5316 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3235 5317 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3236 5317 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3237 5318 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3238 5318 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3239 5319 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3240 5320 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3241 5320 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3242 5321 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3243 5321 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3244 5322 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3245 5324 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3246 5324 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3247 5325 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3248 5326 armv7m.c:144 armv7m_restore_context():  
Debug: 3249 5326 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3250 5327 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3251 5327 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3252 5328 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3253 5329 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3254 5329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3255 5330 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3256 5331 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3257 5331 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3258 5332 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3259 5332 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3260 5333 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3261 5333 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3262 5334 cortex_m.c:548 cortex_m_poll():  
Debug: 3263 5335 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3264 5336 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3265 5337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3266 5337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3267 5338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3268 5339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3269 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3270 5340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3271 5341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3272 5342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3273 5342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3274 5343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3275 5344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3276 5345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3277 5345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3278 5346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3279 5347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3280 5348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3281 5348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3282 5349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3283 5350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3284 5350 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3285 5351 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3286 5352 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3287 5353 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3288 5354 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3289 5354 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3290 5355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3291 5356 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3292 5356 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3293 5357 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3294 5357 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3295 5358 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3296 5358 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3297 5359 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3298 5359 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3299 5360 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3300 5360 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3301 5361 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3302 5361 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3303 5362 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3304 5362 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3305 5363 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0013 0013d8b6 size 4
Debug: 3306 5364 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3307 5364 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3308 5365 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3309 5365 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3310 5366 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3311 5366 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3312 5367 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3313 5368 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3314 5368 armv7m.c:144 armv7m_restore_context():  
Debug: 3315 5369 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3316 5370 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3317 5370 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3318 5371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3319 5371 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3320 5372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3321 5373 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3322 5373 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3323 5374 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3324 5375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3325 5375 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3326 5376 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3327 5376 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3328 5377 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3329 5392 cortex_m.c:548 cortex_m_poll():  
Debug: 3330 5393 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3331 5394 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3332 5395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3333 5395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3335 5396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3336 5397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3337 5398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3338 5398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3339 5399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3340 5400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3341 5401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3342 5401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3343 5402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3344 5403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3345 5404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3346 5404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3347 5405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3348 5406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3349 5407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3350 5407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3351 5408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3352 5409 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3353 5410 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3354 5410 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3355 5411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3356 5411 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3357 5412 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3358 5413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3359 5413 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3360 5414 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3361 5414 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3362 5415 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3363 5415 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3364 5416 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3365 5416 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3366 5417 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3367 5417 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3368 5418 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 3369 5418 psoc4.c:721 psoc4_write(): Downloaded  2432 of 32695 bytes
Debug: 3370 5419 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3371 5419 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3372 5420 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3373 5420 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3374 5421 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3375 5422 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3376 5422 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3377 5423 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3378 5423 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3379 5424 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3380 5424 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3381 5426 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3382 5427 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3383 5428 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3384 5428 armv7m.c:144 armv7m_restore_context():  
Debug: 3385 5429 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3386 5430 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3387 5430 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3388 5431 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3389 5432 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3390 5433 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3391 5433 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3392 5434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3393 5434 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3394 5435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3395 5436 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3396 5436 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3397 5437 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3398 5437 cortex_m.c:548 cortex_m_poll():  
Debug: 3399 5438 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3400 5439 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3401 5440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3402 5441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3403 5441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3404 5442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3405 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3406 5443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3407 5444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3408 5445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3409 5445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3410 5446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3411 5447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3412 5448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3413 5449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3414 5450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3415 5450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3416 5451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3417 5452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3418 5452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3419 5453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3420 5454 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3421 5455 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3422 5456 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3423 5457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3424 5457 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3425 5458 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3426 5458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3427 5459 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3428 5459 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3429 5460 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3430 5460 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3431 5461 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3432 5462 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3433 5462 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3434 5463 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3435 5463 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3436 5464 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3437 5464 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3438 5465 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3439 5465 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3440 5466 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3441 5466 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0014 0014d8b6 size 4
Debug: 3442 5467 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3443 5467 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3444 5468 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3445 5468 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3446 5469 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3447 5470 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3448 5470 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3449 5471 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3450 5472 armv7m.c:144 armv7m_restore_context():  
Debug: 3451 5472 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3452 5473 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3453 5474 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3454 5474 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3455 5475 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3456 5475 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3457 5476 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3458 5477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3459 5477 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3460 5478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3461 5479 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3462 5479 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3463 5480 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3464 5480 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3465 5495 cortex_m.c:548 cortex_m_poll():  
Debug: 3466 5496 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3467 5497 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3468 5498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3469 5499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3470 5500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3471 5500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3472 5501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3473 5502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3474 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3475 5503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3476 5504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3477 5505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3478 5506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3479 5506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3480 5507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3481 5508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3482 5509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3483 5509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3484 5510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3485 5511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3486 5511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3487 5512 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3488 5513 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3489 5514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3490 5514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3491 5515 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3492 5516 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3493 5516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3494 5517 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3495 5517 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3496 5518 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3497 5518 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3498 5519 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3499 5520 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3500 5520 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3501 5521 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3502 5521 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3503 5522 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3504 5522 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3505 5523 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3506 5523 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3507 5524 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3508 5524 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3509 5525 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3510 5525 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3511 5526 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3512 5526 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3513 5527 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3514 5527 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3515 5529 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3516 5530 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3517 5531 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3518 5531 armv7m.c:144 armv7m_restore_context():  
Debug: 3519 5532 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3520 5532 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3521 5533 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3522 5534 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3523 5534 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3524 5535 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3525 5535 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3526 5536 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3527 5537 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3528 5537 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3529 5538 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3530 5539 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3531 5539 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3532 5540 cortex_m.c:548 cortex_m_poll():  
Debug: 3533 5540 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3534 5541 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3535 5542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3536 5543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3537 5544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3538 5544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3539 5545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3540 5546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3541 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3542 5547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3543 5548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3544 5549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3545 5550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3546 5550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3547 5551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3548 5552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3549 5553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3550 5553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3551 5554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3552 5555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3553 5556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3554 5556 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3555 5557 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3556 5558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3557 5558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3558 5559 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3559 5560 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3560 5560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3561 5561 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3562 5561 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3563 5562 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3564 5562 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3565 5563 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3566 5564 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3567 5564 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3568 5565 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3569 5565 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3570 5566 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3571 5566 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3572 5567 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3573 5567 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3574 5568 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3575 5568 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0015 0015d8b6 size 4
Debug: 3576 5569 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3577 5569 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3578 5570 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3579 5570 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3580 5571 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3581 5571 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3582 5572 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3583 5573 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3584 5573 armv7m.c:144 armv7m_restore_context():  
Debug: 3585 5574 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3586 5575 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3587 5575 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3588 5576 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3589 5576 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3590 5577 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3591 5578 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3592 5578 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3593 5579 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3594 5580 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3595 5580 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3596 5581 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3597 5581 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3598 5582 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3599 5597 cortex_m.c:548 cortex_m_poll():  
Debug: 3600 5598 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3601 5599 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3602 5600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3603 5600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3604 5601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3605 5602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3606 5603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3607 5603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3608 5604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3609 5605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3610 5605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3611 5606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3612 5607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3613 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3614 5608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3615 5609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3616 5610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3617 5611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3618 5611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3619 5612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3620 5613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3621 5614 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3622 5614 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3623 5615 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3624 5616 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3625 5616 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3626 5617 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3627 5618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3628 5618 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3629 5619 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3630 5619 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3631 5620 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3632 5621 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3633 5621 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3634 5621 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3635 5622 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3636 5622 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3637 5623 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3638 5623 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3639 5624 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3640 5624 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3641 5625 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3642 5625 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3643 5626 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3644 5627 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3645 5627 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3646 5628 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3647 5628 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3648 5629 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3649 5631 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3650 5631 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3651 5632 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3652 5633 armv7m.c:144 armv7m_restore_context():  
Debug: 3653 5633 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3654 5634 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3655 5635 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3656 5635 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3657 5636 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3658 5637 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3659 5637 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3660 5638 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3661 5638 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3662 5639 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3663 5640 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3664 5640 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3665 5641 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3666 5641 cortex_m.c:548 cortex_m_poll():  
Debug: 3667 5642 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3668 5643 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3669 5644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3670 5645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3671 5645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3672 5646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3673 5647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3674 5647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3675 5648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3676 5649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3677 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3678 5650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3679 5651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3680 5652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3681 5653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3682 5653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3683 5654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3684 5655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3685 5656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3686 5656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3687 5657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3688 5658 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3689 5659 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3690 5659 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3691 5660 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3692 5661 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3693 5661 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3694 5662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3695 5662 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3696 5663 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3697 5663 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3698 5664 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3699 5665 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3700 5665 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3701 5666 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3702 5666 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3703 5667 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3704 5667 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3705 5668 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3706 5668 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3707 5669 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3708 5669 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3709 5670 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0016 0016d8b6 size 4
Debug: 3710 5670 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3711 5671 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3712 5671 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3713 5672 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3714 5672 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3715 5673 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3716 5674 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3717 5675 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3718 5675 armv7m.c:144 armv7m_restore_context():  
Debug: 3719 5676 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3720 5677 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3721 5677 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3722 5678 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3723 5678 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3724 5679 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3725 5680 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3726 5680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3727 5681 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3728 5682 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3729 5682 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3730 5683 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3731 5683 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3732 5684 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3733 5699 cortex_m.c:548 cortex_m_poll():  
Debug: 3734 5700 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3735 5701 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3736 5702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3737 5702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3738 5703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3739 5704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3740 5705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3741 5705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3742 5706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3743 5707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3744 5708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3745 5708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3746 5709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3747 5710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3748 5711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3749 5711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3750 5712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3751 5713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3752 5714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3753 5715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3754 5715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3755 5716 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3756 5717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3757 5717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3758 5718 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3759 5719 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3760 5719 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3761 5720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3762 5720 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3763 5721 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3764 5721 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3765 5722 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3766 5723 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3767 5723 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3768 5724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3769 5724 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3770 5725 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3771 5725 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3772 5726 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3773 5726 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3774 5727 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3775 5727 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3776 5728 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3777 5728 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3778 5729 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3779 5729 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3780 5730 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3781 5730 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3782 5731 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3783 5733 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3784 5734 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3785 5735 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3786 5735 armv7m.c:144 armv7m_restore_context():  
Debug: 3787 5736 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3788 5737 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3789 5738 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3790 5739 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3791 5739 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3792 5740 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3793 5741 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3794 5741 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3795 5742 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3796 5743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3797 5743 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3798 5744 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3799 5744 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3800 5745 cortex_m.c:548 cortex_m_poll():  
Debug: 3801 5746 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3802 5747 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3803 5748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3804 5749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3805 5750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3806 5751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3807 5752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3808 5754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3809 5755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3810 5755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3811 5756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3812 5757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3813 5758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3814 5758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3815 5759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3816 5760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3817 5761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3818 5762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3819 5762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3820 5763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3821 5764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3822 5765 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3823 5766 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3824 5766 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3825 5767 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3826 5768 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3827 5768 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3828 5769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3829 5770 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3830 5770 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3831 5771 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3832 5771 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3833 5772 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3834 5772 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3835 5773 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3836 5773 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3837 5774 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3838 5774 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3839 5775 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3840 5775 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3841 5776 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3842 5776 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3843 5777 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0017 0017d8b6 size 4
Debug: 3844 5778 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3845 5778 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3846 5779 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3847 5779 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3848 5780 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3849 5781 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3850 5781 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3851 5782 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3852 5783 armv7m.c:144 armv7m_restore_context():  
Debug: 3853 5783 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3854 5784 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3855 5785 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3856 5785 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3857 5786 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3858 5787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3859 5787 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3860 5788 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3861 5788 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3862 5789 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3863 5790 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3864 5790 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3865 5791 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3866 5792 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 3867 5807 cortex_m.c:548 cortex_m_poll():  
Debug: 3868 5807 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3869 5808 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3870 5809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3871 5810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3872 5810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3873 5811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3874 5812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3875 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3876 5813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3877 5814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3878 5815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3879 5815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3880 5816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3881 5817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3882 5817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3883 5818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3884 5819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3885 5820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3886 5820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3887 5821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3888 5822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3889 5823 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3890 5823 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3891 5824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3892 5825 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3893 5825 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3894 5826 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3895 5827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3896 5827 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3897 5828 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3898 5828 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3899 5829 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3900 5830 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3901 5830 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 3902 5831 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3903 5831 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3904 5832 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3905 5832 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3906 5833 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 3907 5833 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3908 5834 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3909 5834 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3910 5835 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3911 5835 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 3912 5836 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 3913 5836 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3914 5837 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 3915 5837 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 3916 5838 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 3917 5840 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3918 5840 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 3919 5841 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3920 5842 armv7m.c:144 armv7m_restore_context():  
Debug: 3921 5842 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3922 5843 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3923 5844 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3924 5844 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3925 5845 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3926 5846 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3927 5846 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3928 5847 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3929 5848 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3930 5848 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3931 5849 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3932 5849 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3933 5850 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 3934 5850 cortex_m.c:548 cortex_m_poll():  
Debug: 3935 5851 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 3936 5852 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 3937 5853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 3938 5854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 3939 5855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 3940 5855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 3941 5856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 3942 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 3943 5857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 3944 5858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 3945 5859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 3946 5860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 3947 5860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 3948 5861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 3949 5862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 3950 5863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 3951 5863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 3952 5864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3953 5865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 3954 5866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 3955 5866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 3956 5867 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 3957 5868 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 3958 5868 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 3959 5869 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 3960 5870 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 3961 5870 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 3962 5871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 3963 5872 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 3964 5872 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 3965 5873 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 3966 5873 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 3967 5874 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 3968 5874 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 3969 5875 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3970 5875 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3971 5876 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 3972 5876 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 3973 5877 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 3974 5877 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3975 5878 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 3976 5878 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 3977 5879 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0018 0018d8b6 size 4
Debug: 3978 5880 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 3979 5880 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 3980 5881 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 3981 5881 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 3982 5882 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 3983 5882 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 3984 5883 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 3985 5884 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 3986 5884 armv7m.c:144 armv7m_restore_context():  
Debug: 3987 5885 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 3988 5885 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 3989 5886 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 3990 5887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 3991 5887 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 3992 5888 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 3993 5888 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 3994 5889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 3995 5890 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 3996 5890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 3997 5891 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 3998 5892 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 3999 5892 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4000 5893 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4001 5908 cortex_m.c:548 cortex_m_poll():  
Debug: 4002 5909 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4003 5910 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4004 5910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4005 5911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4006 5912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4007 5913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4008 5913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4009 5914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4010 5915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4011 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4012 5916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4013 5917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4014 5918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4015 5918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4016 5919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4018 5920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4019 5921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4020 5921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4021 5922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4022 5923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4023 5924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4024 5924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4025 5925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4026 5926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4027 5927 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4028 5927 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4029 5928 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4030 5928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4031 5929 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4032 5929 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4033 5930 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4034 5931 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4035 5931 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4036 5932 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4037 5932 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4038 5933 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4039 5933 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4040 5934 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 4041 5934 psoc4.c:721 psoc4_write(): Downloaded  3072 of 32695 bytes
Debug: 4042 5935 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4043 5935 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4044 5936 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4045 5936 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4046 5937 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4047 5937 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4048 5938 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4049 5939 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4050 5939 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4051 5940 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4052 5940 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4053 5942 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4054 5943 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4055 5943 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4056 5944 armv7m.c:144 armv7m_restore_context():  
Debug: 4057 5944 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4058 5945 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4059 5946 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4060 5947 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4061 5947 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4062 5948 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4063 5948 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4064 5949 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4065 5950 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4066 5950 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4067 5951 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4068 5952 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4069 5952 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4070 5953 cortex_m.c:548 cortex_m_poll():  
Debug: 4071 5953 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4072 5954 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4073 5955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4074 5956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4075 5957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4076 5958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4077 5959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4078 5959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4079 5960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4080 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4081 5961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4082 5962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4083 5963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4084 5964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4085 5965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4086 5966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4087 5966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4088 5967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4089 5968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4090 5969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4091 5969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4092 5970 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4093 5971 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4094 5972 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4095 5972 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4096 5973 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4097 5973 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4098 5974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4099 5975 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4100 5975 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4101 5976 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4102 5976 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4103 5977 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4104 5977 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4105 5978 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4106 5978 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4107 5979 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4108 5979 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4109 5980 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4110 5980 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4111 5981 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4112 5982 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4113 5982 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0019 0019d8b6 size 4
Debug: 4114 5983 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4115 5983 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4116 5984 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4117 5984 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4118 5985 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4119 5986 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4120 5986 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4121 5987 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4122 5988 armv7m.c:144 armv7m_restore_context():  
Debug: 4123 5988 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4124 5989 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4125 5990 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4126 5990 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4127 5991 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4128 5992 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4129 5992 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4130 5993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4131 5993 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4132 5994 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4133 5995 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4134 5995 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4135 5996 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4136 5996 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4137 6012 cortex_m.c:548 cortex_m_poll():  
Debug: 4138 6012 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4139 6013 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4140 6014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4141 6015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4142 6016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4143 6016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4144 6017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4145 6018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4146 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4147 6019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4148 6020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4149 6021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4150 6022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4151 6022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4152 6023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4153 6024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4154 6025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4155 6025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4156 6026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4157 6027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4158 6028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4159 6028 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4160 6029 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4161 6030 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4162 6031 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4163 6031 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4164 6032 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4165 6032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4166 6033 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4167 6033 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4168 6034 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4169 6034 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4170 6035 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4171 6036 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4172 6036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4173 6037 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4174 6037 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4175 6038 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4176 6038 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4177 6039 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4178 6039 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4179 6040 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4180 6040 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4181 6041 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4182 6042 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4183 6042 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4184 6043 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4185 6043 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4186 6044 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4187 6046 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4188 6046 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4189 6047 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4190 6048 armv7m.c:144 armv7m_restore_context():  
Debug: 4191 6048 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4192 6049 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4193 6050 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4194 6050 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4195 6051 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4196 6052 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4197 6052 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4198 6053 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4199 6053 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4200 6054 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4201 6055 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4202 6055 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4203 6056 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4204 6056 cortex_m.c:548 cortex_m_poll():  
Debug: 4205 6057 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4206 6058 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4207 6059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4208 6060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4209 6060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4210 6061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4211 6062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4212 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4213 6063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4214 6064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4215 6065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4216 6066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4217 6066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4218 6067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4219 6068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4220 6069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4221 6069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4222 6070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4223 6071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4224 6072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4225 6072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4226 6073 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4227 6074 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4228 6075 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4229 6075 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4230 6076 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4231 6076 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4232 6077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4233 6078 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4234 6078 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4235 6079 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4236 6079 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4237 6080 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4238 6080 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4239 6081 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4240 6081 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4241 6082 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4242 6082 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4243 6083 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4244 6083 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4245 6084 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4246 6084 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4247 6085 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001a 001ad8b6 size 4
Debug: 4248 6086 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4249 6086 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4250 6087 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4251 6087 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4252 6088 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4253 6088 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4254 6089 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4255 6090 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4256 6090 armv7m.c:144 armv7m_restore_context():  
Debug: 4257 6091 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4258 6092 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4259 6092 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4260 6093 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4261 6094 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4262 6094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4263 6095 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4264 6096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4265 6096 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4266 6097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4267 6098 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4268 6098 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4269 6099 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4270 6099 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4271 6115 cortex_m.c:548 cortex_m_poll():  
Debug: 4272 6116 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4273 6117 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4274 6118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4275 6119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4276 6119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4277 6120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4278 6121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4279 6122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4280 6122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4281 6123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4282 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4283 6124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4284 6125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4285 6126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4286 6127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4287 6127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4288 6128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4289 6129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4290 6130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4291 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4292 6131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4293 6132 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4294 6133 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4295 6134 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4296 6134 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4297 6135 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4298 6135 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4299 6136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4300 6137 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4301 6137 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4302 6138 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4303 6138 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4304 6139 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4305 6140 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4306 6140 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4307 6141 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4308 6141 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4309 6142 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4310 6142 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4311 6143 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4312 6143 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4313 6144 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4314 6144 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4315 6145 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4316 6145 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4317 6146 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4318 6146 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4319 6147 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4320 6147 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4321 6149 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4322 6150 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4323 6151 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4324 6152 armv7m.c:144 armv7m_restore_context():  
Debug: 4325 6152 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4326 6153 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4327 6154 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4328 6155 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4329 6155 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4330 6156 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4331 6156 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4332 6157 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4333 6158 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4334 6158 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4335 6159 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4336 6160 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4337 6160 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4338 6161 cortex_m.c:548 cortex_m_poll():  
Debug: 4339 6161 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4340 6162 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4341 6163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4342 6164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4343 6165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4344 6166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4345 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4346 6167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4347 6168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4348 6169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4349 6170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4350 6170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4351 6171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4352 6172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4353 6173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4354 6173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4355 6174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4356 6175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4357 6176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4358 6177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4359 6177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4360 6178 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4361 6179 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4362 6180 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4363 6181 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4364 6181 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4365 6182 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4366 6182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4367 6183 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4368 6183 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4369 6184 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4370 6184 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4371 6185 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4372 6186 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4373 6186 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4374 6187 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4375 6187 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4376 6188 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4377 6188 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4378 6189 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4379 6189 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4380 6190 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4381 6190 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001b 001bd8b6 size 4
Debug: 4382 6191 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4383 6191 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4384 6192 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4385 6192 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4386 6193 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4387 6194 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4388 6194 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4389 6195 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4390 6195 armv7m.c:144 armv7m_restore_context():  
Debug: 4391 6196 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4392 6197 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4393 6198 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4394 6199 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4395 6199 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4396 6200 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4397 6200 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4398 6201 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4399 6202 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4400 6202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4401 6203 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4402 6204 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4403 6204 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4404 6205 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4405 6220 cortex_m.c:548 cortex_m_poll():  
Debug: 4406 6220 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4407 6221 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4408 6222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4409 6223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4410 6224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4411 6224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4412 6225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4413 6226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4414 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4415 6227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4416 6228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4417 6229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4418 6230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4419 6231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4420 6231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4421 6232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4422 6233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4423 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4424 6234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4425 6235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4426 6236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4427 6237 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4428 6237 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4429 6238 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4430 6239 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4431 6239 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4432 6240 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4433 6241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4434 6241 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4435 6242 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4436 6242 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4437 6243 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4438 6243 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4439 6244 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4440 6244 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4441 6245 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4442 6245 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4443 6246 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4444 6246 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4445 6247 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4446 6247 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4447 6248 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4448 6248 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4449 6249 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4450 6250 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4451 6250 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4452 6251 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4453 6251 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4454 6252 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4455 6254 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4456 6254 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4457 6255 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4458 6256 armv7m.c:144 armv7m_restore_context():  
Debug: 4459 6256 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4460 6257 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4461 6258 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4462 6258 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4463 6259 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4464 6260 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4465 6260 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4466 6261 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4467 6261 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4468 6262 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4469 6263 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4470 6263 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4471 6264 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4472 6264 cortex_m.c:548 cortex_m_poll():  
Debug: 4473 6265 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4474 6266 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4475 6267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4476 6268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4477 6269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4478 6270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4479 6271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4480 6272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4481 6273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4482 6273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4483 6274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4484 6275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4485 6276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4486 6276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4487 6277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4488 6278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4489 6278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4490 6279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4491 6280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4492 6281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4493 6289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4494 6290 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4495 6291 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4496 6292 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4497 6293 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4498 6293 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4499 6294 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4500 6294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4501 6295 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4502 6296 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4503 6296 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4504 6297 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4505 6298 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4506 6301 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4507 6301 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4508 6302 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4509 6302 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4510 6303 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4511 6303 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4512 6304 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4513 6304 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4514 6305 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4515 6306 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001c 001cd8b6 size 4
Debug: 4516 6306 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4517 6307 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4518 6307 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4519 6308 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4520 6308 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4521 6309 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4522 6310 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4523 6310 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4524 6311 armv7m.c:144 armv7m_restore_context():  
Debug: 4525 6311 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4526 6312 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4527 6313 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4528 6314 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4529 6314 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4530 6315 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4531 6316 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4532 6316 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4533 6317 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4534 6318 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4535 6318 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4536 6319 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4537 6319 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4538 6320 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4539 6335 cortex_m.c:548 cortex_m_poll():  
Debug: 4540 6336 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4541 6337 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4542 6338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4543 6338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4544 6339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4545 6340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4546 6341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4547 6341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4548 6342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4549 6343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4550 6343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4551 6344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4552 6345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4553 6346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4554 6346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4555 6347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4556 6348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4557 6349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4558 6349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4559 6350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4560 6351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4561 6352 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4562 6352 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4563 6353 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4564 6354 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4565 6354 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4566 6355 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4567 6356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4568 6356 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4569 6357 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4570 6357 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4571 6358 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4572 6358 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4573 6359 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4574 6359 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4575 6360 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4576 6360 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4577 6361 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4578 6361 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4579 6362 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4580 6362 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4581 6363 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4582 6363 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4583 6364 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4584 6365 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4585 6365 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4586 6366 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4587 6366 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4588 6367 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4589 6369 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4590 6369 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4591 6370 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4592 6371 armv7m.c:144 armv7m_restore_context():  
Debug: 4593 6371 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4594 6372 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4595 6373 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4596 6373 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4597 6374 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4598 6375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4599 6375 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4600 6376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4601 6376 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4602 6377 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4603 6378 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4604 6378 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4605 6379 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4606 6380 cortex_m.c:548 cortex_m_poll():  
Debug: 4607 6380 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4608 6381 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4609 6382 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4610 6383 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4611 6384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4612 6384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4613 6385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4614 6386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4615 6387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4616 6387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4617 6388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4618 6389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4619 6390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4620 6390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4621 6391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4622 6392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4623 6393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4624 6394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4625 6394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4626 6395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4627 6396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4628 6397 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4629 6397 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4630 6398 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4631 6399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4632 6399 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4633 6400 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4634 6401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4635 6401 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4636 6402 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4637 6402 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4638 6403 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4639 6403 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4640 6404 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4641 6404 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4642 6405 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4643 6405 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4644 6406 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4645 6406 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4646 6407 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4647 6407 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4648 6408 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4649 6409 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001d 001dd8b6 size 4
Debug: 4650 6409 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4651 6410 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4652 6410 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4653 6411 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4654 6411 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4655 6412 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4656 6413 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4657 6413 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4658 6414 armv7m.c:144 armv7m_restore_context():  
Debug: 4659 6414 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4660 6415 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4661 6416 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4662 6417 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4663 6417 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4664 6418 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4665 6418 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4666 6419 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4667 6420 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4668 6420 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4669 6421 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4670 6421 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4671 6422 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4672 6423 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4674 6438 cortex_m.c:548 cortex_m_poll():  
Debug: 4675 6438 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4676 6439 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4677 6440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4678 6441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4679 6442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4680 6442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4681 6443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4682 6444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4683 6445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4684 6445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4685 6446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4686 6447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4687 6448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4688 6448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4689 6449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4690 6450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4691 6451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4692 6452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4693 6452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4694 6453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4695 6454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4696 6455 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4697 6455 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4698 6456 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4699 6457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4700 6457 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4701 6458 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4702 6459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4703 6459 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4704 6460 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4705 6460 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4706 6461 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4707 6461 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4708 6462 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4709 6462 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4710 6463 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4711 6463 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4712 6464 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 4713 6464 psoc4.c:721 psoc4_write(): Downloaded  3712 of 32695 bytes
Debug: 4714 6465 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4715 6465 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4716 6466 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4717 6466 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4718 6467 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4719 6468 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4720 6468 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4721 6469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4722 6469 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4723 6470 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4724 6470 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4725 6472 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4726 6474 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4727 6474 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4728 6475 armv7m.c:144 armv7m_restore_context():  
Debug: 4729 6475 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4730 6476 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4731 6477 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4732 6478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4733 6478 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4734 6479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4735 6479 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4736 6480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4737 6481 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4738 6481 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4739 6482 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4740 6482 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4741 6483 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4742 6484 cortex_m.c:548 cortex_m_poll():  
Debug: 4743 6484 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4744 6485 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4745 6486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4746 6487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4747 6488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4748 6489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4749 6490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4750 6490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4751 6491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4752 6492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4753 6493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4754 6494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4755 6495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4756 6496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4757 6496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4758 6497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4759 6498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4760 6499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4761 6500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4762 6500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4763 6501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4764 6502 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4765 6503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4766 6503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4767 6504 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4768 6505 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4769 6505 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4770 6506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4771 6506 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4772 6507 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4773 6507 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4774 6508 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4775 6509 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4776 6509 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4777 6510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4778 6510 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4779 6511 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4780 6511 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4781 6512 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4782 6512 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4783 6513 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4784 6513 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4785 6514 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001e 001ed8b6 size 4
Debug: 4786 6514 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4787 6515 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4788 6516 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4789 6516 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4790 6517 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4791 6518 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4792 6518 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4793 6519 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4794 6520 armv7m.c:144 armv7m_restore_context():  
Debug: 4795 6520 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4796 6521 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4797 6522 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4798 6522 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4799 6523 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4800 6523 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4801 6524 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4802 6525 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4803 6525 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4804 6526 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4805 6527 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4806 6527 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4807 6528 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4808 6528 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4809 6543 cortex_m.c:548 cortex_m_poll():  
Debug: 4810 6544 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4811 6545 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4812 6546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4813 6547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4814 6549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4815 6550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4816 6550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4817 6551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4818 6552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4819 6552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4820 6553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4821 6554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4822 6555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4823 6555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4824 6556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4825 6557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4826 6558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4827 6559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4828 6559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4829 6560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4830 6561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4831 6561 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4832 6562 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4833 6563 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4834 6564 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4835 6565 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4836 6565 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4837 6566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4838 6566 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4839 6567 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4840 6567 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4841 6568 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4842 6569 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4843 6569 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4844 6570 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4845 6570 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4846 6571 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4847 6571 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4848 6572 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4849 6572 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4850 6573 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4851 6573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4852 6574 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4853 6574 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4854 6575 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4855 6575 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4856 6576 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4857 6576 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4858 6577 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4859 6579 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4860 6580 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4861 6582 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4862 6583 armv7m.c:144 armv7m_restore_context():  
Debug: 4863 6583 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4864 6584 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4865 6585 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4866 6585 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4867 6586 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4868 6586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4869 6587 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4870 6588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4871 6588 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4872 6589 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4873 6590 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4874 6590 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4875 6591 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4876 6591 cortex_m.c:548 cortex_m_poll():  
Debug: 4877 6592 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4878 6593 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4879 6594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4880 6595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4881 6595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4882 6596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4883 6597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4884 6597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4885 6598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4886 6599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4887 6600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4888 6600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4889 6601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4890 6602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4891 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4892 6603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4893 6604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4894 6605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4895 6605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4896 6606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4897 6607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4898 6608 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4899 6608 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4900 6609 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4901 6610 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4902 6610 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4903 6611 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4904 6612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4905 6612 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4906 6613 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4907 6613 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4908 6614 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4909 6615 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4910 6615 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 4911 6616 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4912 6616 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4913 6617 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4914 6617 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4915 6618 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4916 6618 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4917 6619 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4918 6619 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4919 6620 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 001f 001fd8b6 size 4
Debug: 4920 6620 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 4921 6621 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4922 6621 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 4923 6622 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 4924 6622 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 4925 6623 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4926 6624 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 4927 6624 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4928 6625 armv7m.c:144 armv7m_restore_context():  
Debug: 4929 6626 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4930 6627 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4931 6627 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 4932 6628 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 4933 6628 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 4934 6629 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 4935 6630 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 4936 6630 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 4937 6631 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 4938 6631 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 4939 6632 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 4940 6633 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 4941 6633 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 4942 6634 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 4943 6649 cortex_m.c:548 cortex_m_poll():  
Debug: 4944 6650 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 4945 6651 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 4946 6652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 4947 6652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 4948 6653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 4949 6654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 4950 6655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 4951 6655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 4952 6656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 4953 6657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 4954 6659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 4955 6661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 4956 6662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 4957 6664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 4958 6665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 4959 6667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 4960 6668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 4961 6669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4962 6670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 4963 6671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 4964 6672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 4965 6673 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 4966 6674 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 4967 6674 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 4968 6675 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 4969 6676 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 4970 6676 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 4971 6677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 4972 6678 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 4973 6678 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 4974 6679 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 4975 6679 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 4976 6680 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 4977 6680 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 4978 6681 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4979 6682 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4980 6682 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 4981 6683 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 4982 6683 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 4983 6683 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 4984 6684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4985 6685 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 4986 6685 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 4987 6686 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 4988 6686 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 4989 6687 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 4990 6687 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 4991 6688 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 4992 6688 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 4993 6690 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 4994 6691 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 4995 6692 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 4996 6692 armv7m.c:144 armv7m_restore_context():  
Debug: 4997 6693 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 4998 6694 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 4999 6694 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5000 6695 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5001 6695 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5002 6696 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5003 6697 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5004 6697 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5005 6698 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5006 6699 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5007 6699 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5008 6700 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5009 6700 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5010 6701 cortex_m.c:548 cortex_m_poll():  
Debug: 5011 6702 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5012 6703 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5013 6704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5014 6704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5015 6705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5016 6706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5017 6707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5018 6708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5019 6708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5020 6709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5021 6710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5022 6711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5023 6712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5024 6712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5025 6713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5026 6714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5027 6715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5028 6716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5029 6716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5030 6717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5031 6718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5032 6719 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5033 6719 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5034 6720 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5035 6721 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5036 6721 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5037 6722 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5038 6723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5039 6723 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5040 6724 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5041 6724 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5042 6725 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5043 6725 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5044 6726 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5045 6726 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5046 6727 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5047 6727 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5048 6728 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5049 6728 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5050 6729 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5051 6729 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5052 6730 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5053 6731 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0020 0020d8b6 size 4
Debug: 5054 6731 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5055 6732 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5056 6732 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5057 6733 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5058 6733 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5059 6734 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5060 6735 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5061 6736 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5062 6736 armv7m.c:144 armv7m_restore_context():  
Debug: 5063 6737 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5064 6738 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5065 6738 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5066 6739 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5067 6739 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5068 6740 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5069 6741 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5070 6741 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5071 6742 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5072 6743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5073 6743 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5074 6744 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5075 6744 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5076 6745 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5077 6760 cortex_m.c:548 cortex_m_poll():  
Debug: 5078 6761 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5079 6762 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5080 6763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5081 6763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5082 6764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5083 6765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5084 6766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5085 6766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5086 6767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5087 6768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5088 6769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5089 6769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5090 6770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5091 6771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5092 6772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5093 6772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5094 6773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5095 6774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5096 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5097 6775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5098 6776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5099 6777 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5100 6778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5101 6778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5102 6779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5103 6780 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5104 6780 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5105 6781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5106 6781 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5107 6782 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5108 6783 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5109 6783 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5110 6784 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5111 6784 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5112 6785 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5113 6785 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5114 6786 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5115 6786 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5116 6787 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5117 6787 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5118 6788 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5119 6788 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5120 6789 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5121 6790 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5122 6790 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5123 6791 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5124 6791 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5125 6792 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5126 6792 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5127 6794 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5128 6795 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5129 6796 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5130 6796 armv7m.c:144 armv7m_restore_context():  
Debug: 5131 6797 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5132 6798 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5133 6798 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5134 6799 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5135 6800 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5136 6801 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5137 6801 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5138 6802 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5139 6803 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5140 6803 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5141 6804 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5142 6804 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5143 6805 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5144 6806 cortex_m.c:548 cortex_m_poll():  
Debug: 5145 6806 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5146 6807 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5147 6808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5148 6809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5149 6810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5150 6810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5151 6811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5152 6812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5153 6813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5154 6813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5155 6814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5156 6815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5157 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5158 6816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5159 6817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5160 6818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5161 6819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5162 6819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5163 6820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5164 6821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5165 6822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5166 6823 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5167 6823 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5168 6824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5169 6825 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5170 6825 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5171 6826 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5172 6827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5173 6827 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5174 6828 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5175 6828 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5176 6833 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5177 6834 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5178 6835 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5179 6835 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5180 6836 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5181 6836 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5182 6837 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5183 6837 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5184 6838 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5185 6838 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5186 6839 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5187 6840 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0021 0021d8b6 size 4
Debug: 5188 6840 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5189 6841 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5190 6841 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5191 6842 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5192 6842 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5193 6843 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5194 6844 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5195 6845 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5196 6846 armv7m.c:144 armv7m_restore_context():  
Debug: 5197 6846 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5198 6847 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5199 6848 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5200 6849 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5201 6849 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5202 6850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5203 6850 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5204 6851 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5205 6852 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5206 6852 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5207 6853 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5208 6854 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5209 6854 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5210 6855 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5211 6870 cortex_m.c:548 cortex_m_poll():  
Debug: 5212 6870 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5213 6871 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5214 6872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5215 6873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5216 6874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5217 6874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5218 6875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5219 6876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5220 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5221 6877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5222 6878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5223 6879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5224 6880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5225 6880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5226 6881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5227 6882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5228 6883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5229 6884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5230 6884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5231 6885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5232 6886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5233 6887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5234 6887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5235 6888 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5236 6889 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5237 6889 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5238 6890 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5239 6891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5240 6891 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5241 6892 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5242 6892 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5243 6893 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5244 6893 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5245 6894 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5246 6894 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5247 6895 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5248 6895 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5249 6896 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5250 6896 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5251 6897 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5252 6897 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5253 6898 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5254 6898 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5255 6899 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5256 6900 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5257 6900 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5258 6901 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5259 6901 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5260 6902 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5261 6904 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5262 6904 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5263 6905 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5264 6905 armv7m.c:144 armv7m_restore_context():  
Debug: 5265 6906 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5266 6907 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5267 6907 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5268 6908 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5269 6909 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5270 6909 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5271 6910 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5272 6911 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5273 6911 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5274 6912 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5275 6912 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5276 6913 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5277 6914 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5278 6914 cortex_m.c:548 cortex_m_poll():  
Debug: 5279 6915 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5280 6916 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5281 6917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5282 6917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5283 6918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5284 6919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5285 6920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5286 6920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5287 6921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5288 6922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5289 6923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5290 6923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5291 6924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5292 6925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5293 6926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5294 6927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5295 6927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5296 6928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5297 6929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5298 6930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5299 6930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5300 6931 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5301 6932 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5302 6933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5303 6933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5304 6934 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5305 6935 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5306 6935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5307 6936 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5308 6936 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5309 6937 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5310 6937 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5311 6938 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5312 6939 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5313 6939 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5314 6940 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5315 6940 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5316 6941 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5317 6941 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5318 6942 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5319 6942 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5320 6943 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5321 6943 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0022 0022d8b6 size 4
Debug: 5322 6944 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5323 6944 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5324 6945 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5325 6945 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5326 6946 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5327 6947 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5328 6947 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5329 6948 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5330 6948 armv7m.c:144 armv7m_restore_context():  
Debug: 5331 6949 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5332 6950 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5333 6950 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5334 6951 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5335 6951 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5336 6952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5337 6953 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5338 6953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5339 6954 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5340 6955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5341 6955 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5342 6956 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5343 6957 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5344 6957 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5346 6972 cortex_m.c:548 cortex_m_poll():  
Debug: 5347 6973 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5348 6974 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5349 6975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5350 6975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5351 6976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5352 6977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5353 6978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5354 6978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5355 6979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5356 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5357 6980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5358 6981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5359 6982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5360 6983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5361 6983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5362 6984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5363 6985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5364 6985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5365 6986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5366 6987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5367 6988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5368 6988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5369 6989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5370 6990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5371 6991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5372 6991 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5373 6992 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5374 6992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5375 6993 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5376 6994 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5377 6994 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5378 6994 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5379 6995 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5380 6996 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5381 6996 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5382 6997 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5383 6997 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5384 6998 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 5385 6998 psoc4.c:721 psoc4_write(): Downloaded  4352 of 32695 bytes
Debug: 5386 6999 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5387 6999 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5388 7000 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5389 7000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5390 7001 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5391 7001 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5392 7002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5393 7002 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5394 7003 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5395 7003 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5396 7004 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5397 7006 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5398 7007 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5399 7007 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5400 7008 armv7m.c:144 armv7m_restore_context():  
Debug: 5401 7008 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5402 7009 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5403 7010 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5404 7010 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5405 7011 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5406 7012 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5407 7012 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5408 7013 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5409 7013 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5410 7014 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5411 7015 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5412 7015 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5413 7016 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5414 7017 cortex_m.c:548 cortex_m_poll():  
Debug: 5415 7017 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5416 7018 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5417 7020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5418 7020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5419 7021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5420 7022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5421 7023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5422 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5423 7024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5424 7025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5425 7026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5426 7027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5427 7027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5428 7028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5429 7029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5430 7030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5431 7031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5432 7032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5433 7032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5434 7033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5435 7034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5436 7035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5437 7035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5438 7036 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5439 7037 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5440 7037 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5441 7038 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5442 7039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5443 7039 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5444 7040 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5445 7040 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5446 7041 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5447 7041 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5448 7042 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5449 7042 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5450 7043 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5451 7043 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5452 7044 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5453 7044 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5454 7045 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5455 7045 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5456 7046 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5457 7047 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0023 0023d8b6 size 4
Debug: 5458 7049 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5459 7049 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5460 7050 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5461 7050 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5462 7051 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5463 7051 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5464 7052 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5465 7053 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5466 7053 armv7m.c:144 armv7m_restore_context():  
Debug: 5467 7054 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5468 7055 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5469 7055 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5470 7056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5471 7057 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5472 7057 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5473 7058 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5474 7059 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5475 7059 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5476 7060 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5477 7061 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5478 7061 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5479 7061 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5480 7062 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5481 7077 cortex_m.c:548 cortex_m_poll():  
Debug: 5482 7078 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5483 7079 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5484 7080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5485 7081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5486 7081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5487 7082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5488 7083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5489 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5490 7084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5491 7085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5492 7086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5493 7087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5494 7087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5495 7088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5496 7089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5497 7090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5498 7090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5499 7091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5500 7092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5501 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5502 7093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5503 7094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5504 7095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5505 7096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5506 7096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5507 7097 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5508 7097 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5509 7098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5510 7099 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5511 7099 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5512 7100 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5513 7100 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5514 7101 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5515 7101 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5516 7102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5517 7102 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5518 7103 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5519 7103 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5520 7104 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5521 7104 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5522 7105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5523 7105 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5524 7106 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5525 7107 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5526 7107 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5527 7108 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5528 7108 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5529 7109 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5530 7109 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5531 7111 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5532 7112 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5533 7113 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5534 7113 armv7m.c:144 armv7m_restore_context():  
Debug: 5535 7114 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5536 7115 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5537 7115 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5538 7116 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5539 7116 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5540 7117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5541 7118 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5542 7118 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5543 7119 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5544 7120 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5545 7120 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5546 7121 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5547 7121 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5548 7122 cortex_m.c:548 cortex_m_poll():  
Debug: 5549 7122 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5550 7123 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5551 7124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5552 7125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5553 7126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5554 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5555 7127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5556 7128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5557 7129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5558 7130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5559 7130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5560 7131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5561 7132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5562 7133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5563 7133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5564 7134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5565 7135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5566 7136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5567 7136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5568 7137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5569 7138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5570 7139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5571 7139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5572 7140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5573 7142 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5574 7142 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5575 7143 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5576 7143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5577 7144 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5578 7144 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5579 7145 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5580 7145 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5581 7146 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5582 7147 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5583 7148 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5584 7149 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5585 7150 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5586 7150 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5587 7151 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5588 7151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5589 7152 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5590 7153 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5591 7154 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0024 0024d8b6 size 4
Debug: 5592 7154 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5593 7155 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5594 7155 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5595 7156 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5596 7156 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5597 7158 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5598 7159 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5599 7159 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5600 7160 armv7m.c:144 armv7m_restore_context():  
Debug: 5601 7160 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5602 7161 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5603 7162 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5604 7163 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5605 7163 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5606 7164 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5607 7164 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5608 7165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5609 7166 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5610 7166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5611 7167 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5612 7167 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5613 7168 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5614 7169 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5615 7184 cortex_m.c:548 cortex_m_poll():  
Debug: 5616 7184 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5617 7185 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5618 7186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5619 7187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5620 7188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5621 7189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5622 7189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5623 7190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5624 7191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5625 7192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5626 7192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5627 7193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5628 7194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5629 7194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5630 7195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5631 7196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5632 7197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5633 7198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5634 7199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5635 7199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5636 7200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5637 7201 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5638 7202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5639 7202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5640 7203 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5641 7204 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5642 7204 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5643 7205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5644 7205 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5645 7206 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5646 7206 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5647 7207 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5648 7208 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5649 7208 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5650 7209 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5651 7209 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5652 7210 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5653 7210 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5654 7211 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5655 7211 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5656 7212 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5657 7212 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5658 7213 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5659 7213 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5660 7214 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5661 7214 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5662 7215 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5663 7215 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5664 7216 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5665 7218 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5666 7218 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5667 7219 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5668 7220 armv7m.c:144 armv7m_restore_context():  
Debug: 5669 7220 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5670 7221 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5671 7222 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5672 7222 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5673 7223 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5674 7224 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5675 7224 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5676 7225 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5677 7226 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5678 7226 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5679 7227 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5680 7227 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5681 7228 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5682 7228 cortex_m.c:548 cortex_m_poll():  
Debug: 5683 7229 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5684 7230 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5685 7231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5686 7232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5687 7233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5688 7233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5689 7234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5690 7235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5691 7236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5692 7236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5693 7237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5694 7238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5695 7238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5696 7239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5697 7240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5698 7241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5699 7241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5700 7242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5701 7243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5702 7243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5703 7244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5704 7245 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5705 7246 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5706 7246 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5707 7247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5708 7248 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5709 7248 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5710 7249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5711 7249 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5712 7250 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5713 7250 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5714 7251 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5715 7252 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5716 7252 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5717 7253 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5718 7253 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5719 7254 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5720 7254 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5721 7255 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5722 7255 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5723 7256 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5724 7256 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5725 7257 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0025 0025d8b6 size 4
Debug: 5726 7257 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5727 7258 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5728 7258 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5729 7259 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5730 7259 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5731 7260 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5732 7261 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5733 7261 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5734 7262 armv7m.c:144 armv7m_restore_context():  
Debug: 5735 7263 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5736 7263 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5737 7264 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5738 7265 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5739 7265 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5740 7266 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5741 7267 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5742 7267 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5743 7268 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5744 7268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5745 7269 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5746 7270 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5747 7270 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5748 7271 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5749 7286 cortex_m.c:548 cortex_m_poll():  
Debug: 5750 7287 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5751 7288 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5752 7288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5753 7289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5754 7290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5755 7291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5756 7291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5757 7292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5758 7293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5759 7294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5760 7294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5761 7295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5762 7296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5763 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5764 7297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5765 7299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5766 7300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5767 7301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5768 7302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5769 7302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5770 7303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5771 7304 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5772 7304 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5773 7305 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5774 7306 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5775 7307 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5776 7307 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5777 7308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5778 7308 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5779 7309 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5780 7309 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5781 7310 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5782 7311 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5783 7311 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5784 7312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5785 7312 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5786 7313 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5787 7313 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5788 7314 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5789 7314 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5790 7315 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5791 7315 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5792 7316 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5793 7316 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5794 7317 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5795 7317 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5796 7318 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5797 7318 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5798 7319 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5799 7321 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5800 7321 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5801 7322 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5802 7323 armv7m.c:144 armv7m_restore_context():  
Debug: 5803 7323 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5804 7324 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5805 7325 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5806 7325 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5807 7326 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5808 7327 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5809 7327 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5810 7328 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5811 7328 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5812 7329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5813 7330 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5814 7330 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5815 7331 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5816 7332 cortex_m.c:548 cortex_m_poll():  
Debug: 5817 7332 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5818 7333 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5819 7334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5820 7335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5821 7336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5822 7336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5823 7337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5824 7338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5825 7339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5826 7339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5827 7340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5828 7341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5829 7342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5830 7342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5831 7343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5832 7344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5833 7345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5834 7345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5835 7346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5836 7347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5837 7348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5838 7349 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5839 7350 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5840 7350 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5841 7351 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5842 7352 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5843 7352 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5844 7367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5845 7368 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5846 7368 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5847 7369 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5848 7369 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5849 7370 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5850 7371 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5851 7371 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5852 7372 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5853 7372 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5854 7373 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5855 7374 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5856 7374 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5857 7375 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5858 7375 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5859 7376 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0026 0026d8b6 size 4
Debug: 5860 7377 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5861 7377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5862 7378 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5863 7378 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5864 7379 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5865 7380 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5866 7380 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 5867 7381 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5868 7381 armv7m.c:144 armv7m_restore_context():  
Debug: 5869 7382 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5870 7383 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5871 7383 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5872 7384 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5873 7385 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5874 7385 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5875 7386 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5876 7387 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5877 7387 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5878 7388 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5879 7389 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5880 7389 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5881 7390 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5882 7390 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 5883 7405 cortex_m.c:548 cortex_m_poll():  
Debug: 5884 7406 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5885 7407 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5886 7408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5887 7409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5888 7410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5889 7410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5890 7411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5891 7412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5892 7413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5893 7413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5894 7414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5895 7415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5896 7416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5897 7416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5898 7417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5899 7418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5900 7419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5901 7419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5902 7420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5903 7421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5904 7422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5905 7422 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5906 7423 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5907 7424 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5908 7425 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5909 7425 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5910 7426 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5911 7426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5912 7427 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5913 7427 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5914 7428 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5915 7428 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5916 7429 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5917 7430 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 5918 7430 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5919 7431 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5920 7431 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5921 7432 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5922 7432 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 5923 7433 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5924 7433 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5925 7434 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5926 7434 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5927 7435 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 5928 7435 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 5929 7436 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5930 7436 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 5931 7437 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 5932 7437 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 5933 7439 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 5934 7440 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 5935 7441 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 5936 7441 armv7m.c:144 armv7m_restore_context():  
Debug: 5937 7442 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 5938 7443 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 5939 7443 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 5940 7444 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 5941 7445 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 5942 7445 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 5943 7446 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 5944 7447 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 5945 7447 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 5946 7448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 5947 7448 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 5948 7449 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 5949 7449 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 5950 7450 cortex_m.c:548 cortex_m_poll():  
Debug: 5951 7451 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 5952 7452 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 5953 7453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 5954 7453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 5955 7454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 5956 7455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 5957 7456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 5958 7456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 5959 7457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 5960 7458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 5961 7459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 5962 7459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 5963 7460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 5964 7461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 5965 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 5966 7462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 5967 7463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 5968 7464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5969 7465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 5970 7465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 5971 7466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 5972 7467 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 5973 7468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 5974 7468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 5975 7469 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 5976 7470 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 5977 7470 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 5978 7471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 5979 7471 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 5980 7472 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 5981 7472 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 5982 7473 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 5983 7474 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 5984 7474 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 5985 7475 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5986 7475 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5987 7476 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 5988 7476 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 5989 7477 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 5990 7477 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5991 7478 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 5992 7478 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 5993 7479 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0027 0027d8b6 size 4
Debug: 5994 7479 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 5995 7480 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 5996 7480 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 5997 7481 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 5998 7481 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 5999 7482 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6000 7483 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6001 7484 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6002 7484 armv7m.c:144 armv7m_restore_context():  
Debug: 6003 7484 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6004 7485 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6005 7487 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6006 7488 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6007 7488 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6008 7489 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6009 7489 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6010 7490 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6011 7491 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6012 7491 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6013 7492 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6014 7493 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6015 7493 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6016 7494 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6018 7509 cortex_m.c:548 cortex_m_poll():  
Debug: 6019 7509 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6020 7510 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6021 7511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6022 7512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6023 7513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6024 7514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6025 7514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6026 7515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6027 7516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6028 7517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6029 7517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6030 7518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6031 7519 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6032 7520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6033 7520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6034 7521 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6035 7522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6036 7523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6037 7523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6038 7524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6039 7525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6040 7526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6041 7526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6042 7527 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6043 7528 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6044 7528 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6045 7529 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6046 7530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6047 7530 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6048 7531 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6049 7531 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6050 7532 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6051 7532 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6052 7533 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6053 7533 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6054 7534 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6055 7534 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6056 7535 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 6057 7535 psoc4.c:721 psoc4_write(): Downloaded  4992 of 32695 bytes
Debug: 6058 7536 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6059 7536 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6060 7537 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6061 7537 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6062 7538 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6063 7539 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6064 7539 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6065 7540 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6066 7540 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6067 7541 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6068 7541 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6069 7543 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6070 7544 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6071 7544 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6072 7545 armv7m.c:144 armv7m_restore_context():  
Debug: 6073 7545 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6074 7546 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6075 7547 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6076 7548 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6077 7548 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6078 7549 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6079 7549 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6080 7550 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6081 7551 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6082 7551 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6083 7552 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6084 7553 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6085 7553 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6086 7554 cortex_m.c:548 cortex_m_poll():  
Debug: 6087 7554 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6088 7555 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6089 7557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6090 7557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6091 7558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6092 7559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6093 7560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6094 7560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6095 7561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6096 7562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6097 7563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6098 7563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6099 7564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6100 7565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6101 7566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6102 7567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6103 7568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6104 7568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6105 7569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6106 7570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6107 7571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6108 7571 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6109 7572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6110 7573 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6111 7573 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6112 7574 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6113 7574 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6114 7575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6115 7576 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6116 7576 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6117 7577 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6118 7577 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6119 7578 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6120 7578 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6121 7579 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6122 7579 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6123 7580 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6124 7580 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6125 7581 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6126 7581 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6127 7582 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6128 7583 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6129 7584 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0028 0028d8b6 size 4
Debug: 6130 7584 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6131 7585 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6132 7585 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6133 7586 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6134 7586 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6135 7587 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6136 7587 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6137 7588 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6138 7589 armv7m.c:144 armv7m_restore_context():  
Debug: 6139 7589 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6140 7590 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6141 7591 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6142 7591 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6143 7592 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6144 7592 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6145 7593 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6146 7594 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6147 7594 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6148 7595 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6149 7596 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6150 7596 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6151 7597 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6152 7597 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6153 7613 cortex_m.c:548 cortex_m_poll():  
Debug: 6154 7613 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6155 7614 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6156 7615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6157 7616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6158 7616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6159 7617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6160 7618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6161 7619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6162 7619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6163 7620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6164 7621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6165 7621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6166 7622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6167 7623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6168 7624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6169 7624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6170 7625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6171 7626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6172 7626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6173 7627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6174 7628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6175 7629 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6176 7629 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6177 7630 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6178 7631 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6179 7631 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6180 7632 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6181 7633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6182 7633 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6183 7634 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6184 7634 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6185 7635 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6186 7636 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6187 7636 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6188 7637 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6189 7637 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6190 7640 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6191 7641 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6192 7642 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6193 7642 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6194 7643 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6195 7643 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6196 7644 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6197 7644 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6198 7645 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6199 7645 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6200 7646 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6201 7646 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6202 7647 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6203 7649 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6204 7649 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6205 7650 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6206 7651 armv7m.c:144 armv7m_restore_context():  
Debug: 6207 7651 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6208 7652 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6209 7653 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6210 7653 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6211 7654 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6212 7655 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6213 7655 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6214 7656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6215 7656 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6216 7657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6217 7658 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6218 7658 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6219 7659 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6220 7659 cortex_m.c:548 cortex_m_poll():  
Debug: 6221 7660 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6222 7661 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6223 7662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6224 7663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6225 7663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6226 7664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6227 7665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6228 7666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6229 7666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6230 7667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6231 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6232 7668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6233 7669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6234 7670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6235 7671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6236 7671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6237 7672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6238 7673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6239 7674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6240 7674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6241 7675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6242 7676 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6243 7677 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6244 7677 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6245 7678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6246 7679 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6247 7679 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6248 7680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6249 7681 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6250 7681 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6251 7682 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6252 7682 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6253 7683 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6254 7683 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6255 7684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6256 7684 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6257 7685 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6258 7685 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6259 7686 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6260 7686 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6261 7687 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6262 7687 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6263 7688 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0029 0029d8b6 size 4
Debug: 6264 7688 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6265 7689 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6266 7689 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6267 7690 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6268 7690 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6269 7691 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6270 7692 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6271 7693 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6272 7693 armv7m.c:144 armv7m_restore_context():  
Debug: 6273 7694 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6274 7695 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6275 7695 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6276 7696 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6277 7696 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6278 7697 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6279 7697 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6280 7698 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6281 7699 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6282 7700 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6283 7700 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6284 7701 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6285 7701 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6286 7702 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6287 7717 cortex_m.c:548 cortex_m_poll():  
Debug: 6288 7718 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6289 7719 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6290 7720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6291 7720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6292 7721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6293 7722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6294 7723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6295 7723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6296 7724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6297 7725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6298 7726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6299 7726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6300 7727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6301 7728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6302 7729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6303 7729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6304 7730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6305 7731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6306 7731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6307 7732 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6308 7733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6309 7734 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6310 7734 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6311 7735 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6312 7736 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6313 7736 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6314 7737 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6315 7738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6316 7738 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6317 7739 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6318 7739 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6319 7740 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6320 7740 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6321 7741 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6322 7741 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6323 7742 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6324 7742 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6325 7743 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6326 7743 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6327 7744 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6328 7744 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6329 7745 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6330 7745 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6331 7746 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6332 7747 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6333 7747 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6334 7748 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6335 7748 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6336 7749 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6337 7751 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6338 7751 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6339 7752 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6340 7753 armv7m.c:144 armv7m_restore_context():  
Debug: 6341 7753 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6342 7754 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6343 7755 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6344 7755 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6345 7756 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6346 7757 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6347 7757 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6348 7758 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6349 7758 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6350 7759 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6351 7760 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6352 7760 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6353 7761 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6354 7761 cortex_m.c:548 cortex_m_poll():  
Debug: 6355 7762 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6356 7763 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6357 7764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6358 7765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6359 7765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6360 7766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6361 7767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6362 7768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6363 7768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6364 7769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6365 7770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6366 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6367 7771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6368 7772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6369 7773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6370 7774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6371 7774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6372 7775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6373 7776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6374 7777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6375 7777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6376 7778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6377 7779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6378 7779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6379 7780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6380 7781 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6381 7781 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6382 7782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6383 7782 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6384 7783 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6385 7783 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6386 7784 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6387 7785 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6388 7785 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6389 7786 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6390 7786 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6391 7787 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6392 7787 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6393 7788 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6394 7788 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6395 7789 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6396 7789 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6397 7790 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002a 002ad8b6 size 4
Debug: 6398 7790 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6399 7791 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6400 7791 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6401 7792 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6402 7792 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6403 7793 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6404 7794 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6405 7795 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6406 7795 armv7m.c:144 armv7m_restore_context():  
Debug: 6407 7796 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6408 7797 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6409 7797 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6410 7798 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6411 7798 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6412 7799 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6413 7800 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6414 7800 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6415 7801 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6416 7802 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6417 7802 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6418 7803 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6419 7803 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6420 7804 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6421 7819 cortex_m.c:548 cortex_m_poll():  
Debug: 6422 7820 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6423 7821 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6424 7822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6425 7822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6426 7823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6427 7824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6428 7825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6429 7825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6430 7826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6431 7827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6432 7828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6433 7828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6434 7829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6435 7830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6436 7831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6437 7832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6438 7832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6439 7833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6440 7834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6441 7835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6442 7835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6443 7836 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6444 7837 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6445 7837 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6446 7838 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6447 7839 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6448 7839 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6449 7840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6450 7840 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6451 7841 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6452 7841 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6453 7842 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6454 7843 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6455 7843 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6456 7844 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6457 7844 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6458 7845 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6459 7845 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6460 7846 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6461 7846 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6462 7847 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6463 7847 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6464 7848 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6465 7849 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6466 7849 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6467 7850 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6468 7850 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6469 7851 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6470 7851 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6471 7853 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6472 7854 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6473 7855 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6474 7855 armv7m.c:144 armv7m_restore_context():  
Debug: 6475 7856 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6476 7857 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6477 7857 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6478 7858 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6479 7858 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6480 7859 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6481 7860 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6482 7860 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6483 7861 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6484 7861 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6485 7862 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6486 7863 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6487 7863 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6488 7864 cortex_m.c:548 cortex_m_poll():  
Debug: 6489 7864 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6490 7865 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6491 7867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6492 7867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6493 7868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6494 7869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6495 7870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6496 7870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6497 7871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6498 7872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6499 7873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6500 7873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6501 7874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6502 7875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6503 7876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6504 7876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6505 7877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6506 7878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6507 7879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6508 7879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6509 7880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6510 7881 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6511 7882 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6512 7883 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6513 7883 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6514 7884 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6515 7884 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6516 7885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6517 7886 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6518 7886 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6519 7887 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6520 7887 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6521 7888 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6522 7889 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6523 7889 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6524 7890 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6525 7890 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6526 7891 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6527 7891 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6528 7892 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6529 7893 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6530 7893 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6531 7894 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002b 002bd8b6 size 4
Debug: 6532 7895 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6533 7895 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6534 7896 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6535 7896 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6536 7897 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6537 7907 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6538 7907 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6539 7908 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6540 7909 armv7m.c:144 armv7m_restore_context():  
Debug: 6541 7909 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6542 7910 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6543 7911 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6544 7912 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6545 7912 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6546 7913 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6547 7913 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6548 7914 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6549 7915 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6550 7916 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6551 7917 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6552 7917 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6553 7918 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6554 7918 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6555 7933 cortex_m.c:548 cortex_m_poll():  
Debug: 6556 7934 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6557 7935 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6558 7936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6559 7937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6560 7937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6561 7938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6562 7939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6563 7940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6564 7940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6565 7941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6566 7942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6567 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6568 7943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6569 7944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6570 7945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6571 7946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6572 7946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6573 7947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6574 7948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6575 7949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6576 7950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6577 7950 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6578 7951 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6579 7952 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6580 7953 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6581 7953 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6582 7954 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6583 7954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6584 7955 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6585 7955 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6586 7956 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6587 7956 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6588 7957 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6589 7958 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6590 7958 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6591 7959 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6592 7959 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6593 7960 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6594 7960 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6595 7961 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6596 7961 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6597 7962 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6598 7962 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6599 7963 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6600 7963 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6601 7964 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6602 7964 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6603 7965 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6604 7965 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6605 7967 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6606 7968 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6607 7969 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6608 7969 armv7m.c:144 armv7m_restore_context():  
Debug: 6609 7970 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6610 7971 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6611 7971 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6612 7972 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6613 7973 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6614 7973 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6615 7974 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6616 7974 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6617 7975 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6618 7976 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6619 7976 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6620 7977 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6621 7977 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6622 7978 cortex_m.c:548 cortex_m_poll():  
Debug: 6623 7978 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6624 7980 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6625 7981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6626 7981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6627 7982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6628 7983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6629 7983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6630 7984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6631 7985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6632 7986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6633 7987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6634 7987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6635 7988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6636 7989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6637 7990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6638 7990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6639 7991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6640 7992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6641 7992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6642 7993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6643 7994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6644 7995 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6645 7995 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6646 7996 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6647 7997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6648 7998 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6649 7998 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6650 7999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6651 8000 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6652 8000 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6653 8001 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6654 8001 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6655 8002 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6656 8003 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6657 8003 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6658 8004 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6659 8004 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6660 8005 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6661 8005 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6662 8006 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6663 8006 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6664 8007 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6665 8007 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002c 002cd8b6 size 4
Debug: 6666 8008 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6667 8008 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6668 8009 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6669 8009 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6670 8010 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6671 8010 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6672 8011 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6673 8012 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6674 8012 armv7m.c:144 armv7m_restore_context():  
Debug: 6675 8013 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6676 8014 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6677 8015 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6678 8015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6679 8016 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6680 8016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6681 8017 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6682 8018 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6683 8018 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6684 8019 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6685 8020 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6686 8020 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6687 8021 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6688 8021 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6689 8036 cortex_m.c:548 cortex_m_poll():  
Debug: 6690 8037 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6692 8038 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6693 8039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6694 8040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6695 8040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6696 8041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6697 8042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6698 8043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6699 8043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6700 8044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6701 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6702 8045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6703 8046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6704 8047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6705 8048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6706 8049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6707 8049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6708 8050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6709 8051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6710 8052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6711 8052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6712 8053 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6713 8054 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6714 8055 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6715 8055 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6716 8056 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6717 8056 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6718 8057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6719 8057 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6720 8058 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6721 8058 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6722 8059 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6723 8060 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6724 8060 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6725 8061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6726 8061 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6727 8062 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6728 8062 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 6729 8063 psoc4.c:721 psoc4_write(): Downloaded  5632 of 32695 bytes
Debug: 6730 8063 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6731 8064 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6732 8065 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6733 8065 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6734 8066 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6735 8066 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6736 8067 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6737 8067 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6738 8068 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6739 8068 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6740 8069 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6741 8071 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6742 8072 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6743 8072 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6744 8073 armv7m.c:144 armv7m_restore_context():  
Debug: 6745 8074 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6746 8074 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6747 8075 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6748 8076 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6749 8076 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6750 8077 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6751 8077 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6752 8078 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6753 8079 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6754 8079 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6755 8080 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6756 8081 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6757 8082 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6758 8083 cortex_m.c:548 cortex_m_poll():  
Debug: 6759 8083 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6760 8084 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6761 8085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6762 8086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6763 8087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6764 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6765 8088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6766 8089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6767 8090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6768 8091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6769 8091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6770 8092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6771 8093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6772 8093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6773 8094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6774 8095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6775 8096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6776 8096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6777 8097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6778 8098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6779 8099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6780 8100 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6781 8100 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6782 8101 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6783 8102 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6784 8102 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6785 8103 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6786 8104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6787 8104 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6788 8105 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6789 8105 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6790 8106 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6791 8106 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6792 8107 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6793 8107 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6794 8108 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6795 8108 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6796 8109 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6797 8109 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6798 8110 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6799 8110 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6800 8111 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6801 8112 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002d 002dd8b6 size 4
Debug: 6802 8112 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6803 8113 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6804 8113 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6805 8114 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6806 8115 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6807 8116 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6808 8116 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6809 8117 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6810 8118 armv7m.c:144 armv7m_restore_context():  
Debug: 6811 8118 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6812 8119 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6813 8120 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6814 8120 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6815 8121 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6816 8122 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6817 8122 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6818 8123 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6819 8123 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6820 8124 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6821 8125 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6822 8125 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6823 8126 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6824 8126 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6825 8141 cortex_m.c:548 cortex_m_poll():  
Debug: 6826 8142 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6827 8143 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6828 8144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6829 8145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6830 8145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6831 8146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6832 8147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6833 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6834 8148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6835 8149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6836 8150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6837 8151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6838 8151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6839 8152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6840 8153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6841 8153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6842 8154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6843 8155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6844 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6845 8156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6846 8157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6847 8158 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6848 8159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6849 8159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6850 8160 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6851 8161 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6852 8161 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6853 8162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6854 8162 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6855 8163 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6856 8163 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6857 8164 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6858 8165 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6859 8165 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6860 8166 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6861 8166 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6862 8167 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6863 8167 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6864 8168 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6865 8168 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6866 8169 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6867 8169 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6868 8170 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6869 8170 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 6870 8171 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 6871 8171 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6872 8172 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 6873 8172 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 6874 8173 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 6875 8175 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6876 8176 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 6877 8177 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6878 8177 armv7m.c:144 armv7m_restore_context():  
Debug: 6879 8178 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6880 8179 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6881 8179 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6882 8180 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6883 8180 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6884 8182 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6885 8182 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6886 8183 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6887 8184 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6888 8184 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6889 8185 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6890 8186 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6891 8186 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6892 8187 cortex_m.c:548 cortex_m_poll():  
Debug: 6893 8187 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6894 8188 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6895 8189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6896 8190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6897 8191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6898 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6899 8192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6900 8193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6901 8194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6902 8195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6903 8195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6904 8196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6905 8197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6906 8198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6907 8198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6908 8199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6909 8200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6910 8201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6911 8201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6912 8202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6913 8203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6914 8204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6915 8204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6916 8205 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6917 8206 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6918 8206 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6919 8207 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6920 8208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6921 8208 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6922 8209 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6923 8209 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6924 8210 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6925 8210 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6926 8211 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 6927 8211 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6928 8212 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6929 8212 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6930 8213 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6931 8213 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 6932 8214 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6933 8214 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6934 8215 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 6935 8216 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002e 002ed8b6 size 4
Debug: 6936 8216 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 6937 8217 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6938 8217 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 6939 8218 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 6940 8218 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 6941 8219 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 6942 8220 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 6943 8220 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 6944 8221 armv7m.c:144 armv7m_restore_context():  
Debug: 6945 8221 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 6946 8222 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 6947 8223 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 6948 8224 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 6949 8224 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 6950 8225 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 6951 8225 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 6952 8226 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 6953 8226 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 6954 8227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 6955 8228 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 6956 8228 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 6957 8229 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 6958 8230 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 6959 8245 cortex_m.c:548 cortex_m_poll():  
Debug: 6960 8245 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 6961 8246 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 6962 8247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 6963 8248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 6964 8249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 6965 8249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 6966 8250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 6967 8251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 6968 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 6969 8252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 6970 8253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 6971 8254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 6972 8255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 6973 8255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 6974 8256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 6975 8257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 6976 8258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 6977 8258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6978 8259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 6979 8260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 6980 8261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 6981 8261 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 6982 8262 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 6983 8263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 6984 8264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 6985 8264 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 6986 8265 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 6987 8265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 6988 8266 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 6989 8266 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 6990 8267 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 6991 8267 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 6992 8268 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 6993 8269 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 6994 8269 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 6995 8270 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 6996 8270 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 6997 8271 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 6998 8271 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 6999 8272 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7000 8272 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7001 8273 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7002 8273 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7003 8274 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7004 8274 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7005 8275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7006 8275 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7007 8276 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7008 8276 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7009 8278 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7010 8279 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7011 8280 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7012 8280 armv7m.c:144 armv7m_restore_context():  
Debug: 7013 8281 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7014 8282 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7015 8283 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7016 8283 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7017 8284 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7018 8284 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7019 8285 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7020 8286 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7021 8286 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7022 8287 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7023 8288 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7024 8288 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7025 8289 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7026 8289 cortex_m.c:548 cortex_m_poll():  
Debug: 7027 8290 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7028 8291 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7029 8292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7030 8293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7031 8293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7032 8294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7033 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7034 8295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7035 8296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7036 8297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7037 8299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7038 8300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7039 8301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7040 8302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7041 8303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7042 8303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7043 8304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7044 8305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7045 8306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7046 8306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7047 8307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7048 8308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7049 8308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7050 8309 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7051 8310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7052 8310 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7053 8311 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7054 8312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7055 8312 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7056 8313 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7057 8313 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7058 8314 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7059 8315 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7060 8315 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7061 8316 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7062 8316 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7063 8317 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7064 8317 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7065 8318 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7066 8318 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7067 8319 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7068 8319 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7069 8320 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 002f 002fd8b6 size 4
Debug: 7070 8320 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7071 8321 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7072 8321 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7073 8322 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7074 8322 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7075 8323 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7076 8324 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7077 8324 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7078 8325 armv7m.c:144 armv7m_restore_context():  
Debug: 7079 8325 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7080 8326 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7081 8327 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7082 8328 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7083 8328 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7084 8329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7085 8329 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7086 8330 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7087 8331 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7088 8332 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7089 8332 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7090 8333 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7091 8334 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7092 8334 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7093 8349 cortex_m.c:548 cortex_m_poll():  
Debug: 7094 8350 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7095 8351 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7096 8352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7097 8353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7098 8353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7099 8354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7100 8355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7101 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7102 8356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7103 8357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7104 8358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7105 8359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7106 8359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7107 8360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7108 8361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7109 8362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7110 8362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7111 8363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7112 8364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7113 8365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7114 8365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7115 8366 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7116 8367 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7117 8368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7118 8368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7119 8369 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7120 8370 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7121 8370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7122 8371 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7123 8371 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7124 8372 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7125 8372 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7126 8373 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7127 8374 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7128 8374 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7129 8375 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7130 8375 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7131 8376 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7132 8376 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7133 8377 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7134 8377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7135 8378 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7136 8378 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7137 8379 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7138 8379 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7139 8380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7140 8380 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7141 8381 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7142 8381 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7143 8383 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7144 8384 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7145 8385 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7146 8385 armv7m.c:144 armv7m_restore_context():  
Debug: 7147 8386 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7148 8387 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7149 8387 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7150 8388 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7151 8388 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7152 8389 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7153 8390 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7154 8390 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7155 8391 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7156 8392 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7157 8392 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7158 8393 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7159 8393 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7160 8394 cortex_m.c:548 cortex_m_poll():  
Debug: 7161 8395 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7162 8396 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7163 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7164 8397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7165 8398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7166 8399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7167 8400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7168 8400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7169 8401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7170 8402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7171 8403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7172 8403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7173 8404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7174 8405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7175 8406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7176 8406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7177 8407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7178 8408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7179 8409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7180 8409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7181 8410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7182 8411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7183 8412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7184 8412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7185 8413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7186 8414 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7187 8414 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7188 8415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7189 8416 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7190 8416 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7191 8416 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7192 8417 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7193 8418 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7194 8418 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7195 8419 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7196 8419 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7197 8420 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7198 8420 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7199 8421 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7200 8421 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7201 8422 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7202 8422 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7203 8423 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0030 0030d8b6 size 4
Debug: 7204 8423 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7205 8425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7206 8425 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7207 8426 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7208 8426 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7209 8427 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7210 8428 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7211 8428 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7212 8429 armv7m.c:144 armv7m_restore_context():  
Debug: 7213 8429 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7214 8431 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7215 8431 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7216 8432 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7217 8433 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7218 8434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7219 8434 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7220 8435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7221 8435 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7222 8436 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7223 8437 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7224 8439 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7225 8440 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7226 8440 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7227 8454 cortex_m.c:548 cortex_m_poll():  
Debug: 7228 8454 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7229 8456 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7230 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7231 8457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7232 8458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7233 8459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7234 8460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7235 8460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7236 8461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7237 8462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7238 8463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7239 8463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7240 8464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7241 8465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7242 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7243 8466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7244 8467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7245 8468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7246 8469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7247 8469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7248 8470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7249 8471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7250 8472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7251 8472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7252 8473 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7253 8474 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7254 8474 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7255 8475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7256 8475 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7257 8476 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7258 8476 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7259 8477 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7260 8478 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7261 8478 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7262 8479 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7263 8479 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7264 8480 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7265 8480 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7266 8481 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7267 8481 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7268 8482 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7269 8482 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7270 8483 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7271 8483 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7272 8484 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7273 8484 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7274 8485 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7275 8485 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7276 8486 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7277 8488 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7278 8489 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7279 8489 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7280 8490 armv7m.c:144 armv7m_restore_context():  
Debug: 7281 8490 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7282 8491 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7283 8492 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7284 8493 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7285 8493 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7286 8494 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7287 8494 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7288 8495 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7289 8496 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7290 8496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7291 8497 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7292 8498 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7293 8498 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7294 8499 cortex_m.c:548 cortex_m_poll():  
Debug: 7295 8499 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7296 8501 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7297 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7298 8502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7299 8503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7300 8504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7301 8505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7302 8505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7303 8506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7304 8507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7305 8507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7306 8508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7307 8509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7308 8510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7309 8510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7310 8511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7311 8512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7312 8512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7313 8513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7314 8514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7315 8515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7316 8515 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7317 8516 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7318 8517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7319 8518 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7320 8518 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7321 8519 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7322 8519 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7323 8520 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7324 8520 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7325 8521 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7326 8521 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7327 8522 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7328 8523 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7329 8523 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7330 8524 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7331 8524 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7332 8525 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7333 8525 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7334 8526 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7335 8526 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7336 8527 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7337 8527 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0031 0031d8b6 size 4
Debug: 7338 8528 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7339 8528 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7340 8529 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7341 8529 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7342 8530 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7343 8531 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7344 8531 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7345 8532 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7346 8533 armv7m.c:144 armv7m_restore_context():  
Debug: 7347 8533 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7348 8534 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7349 8535 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7350 8535 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7351 8536 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7352 8537 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7353 8537 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7354 8538 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7355 8538 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7356 8539 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7357 8540 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7358 8540 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7359 8541 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7360 8541 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7361 8556 cortex_m.c:548 cortex_m_poll():  
Debug: 7362 8557 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7363 8558 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7364 8559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7365 8560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7366 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7367 8561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7368 8562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7369 8563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7370 8564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7372 8564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7373 8565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7374 8566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7375 8567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7376 8568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7377 8568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7378 8569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7379 8570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7380 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7381 8571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7382 8572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7383 8573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7384 8574 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7385 8574 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7386 8575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7387 8576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7388 8576 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7389 8577 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7390 8578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7391 8578 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7392 8579 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7393 8579 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7394 8580 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7395 8581 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7396 8581 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7397 8582 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7398 8582 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7399 8583 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7400 8583 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 7401 8584 psoc4.c:721 psoc4_write(): Downloaded  6272 of 32695 bytes
Debug: 7402 8584 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7403 8585 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7404 8585 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7405 8586 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7406 8586 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7407 8587 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7408 8588 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7409 8588 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7410 8589 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7411 8589 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7412 8590 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7413 8592 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7414 8592 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7415 8593 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7416 8594 armv7m.c:144 armv7m_restore_context():  
Debug: 7417 8594 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7418 8595 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7419 8596 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7420 8596 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7421 8597 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7422 8598 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7423 8598 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7424 8599 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7425 8599 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7426 8600 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7427 8601 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7428 8601 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7429 8602 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7430 8602 cortex_m.c:548 cortex_m_poll():  
Debug: 7431 8603 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7432 8604 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7433 8605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7434 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7435 8606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7436 8607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7437 8608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7438 8608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7439 8609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7440 8610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7441 8611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7442 8611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7443 8612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7444 8613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7445 8614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7446 8615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7447 8616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7448 8617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7449 8618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7450 8618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7451 8619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7452 8620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7453 8621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7454 8621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7455 8622 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7456 8623 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7457 8623 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7458 8624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7459 8624 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7460 8625 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7461 8625 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7462 8626 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7463 8627 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7464 8627 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7465 8628 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7466 8628 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7467 8629 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7468 8629 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7469 8630 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7470 8630 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7471 8631 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7472 8631 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7473 8632 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0032 0032d8b6 size 4
Debug: 7474 8632 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7475 8633 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7476 8633 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7477 8634 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7478 8634 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7479 8635 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7480 8636 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7481 8636 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7482 8637 armv7m.c:144 armv7m_restore_context():  
Debug: 7483 8638 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7484 8639 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7485 8639 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7486 8640 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7487 8640 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7488 8641 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7489 8642 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7490 8642 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7491 8643 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7492 8643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7493 8644 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7494 8645 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7495 8645 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7496 8646 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7497 8661 cortex_m.c:548 cortex_m_poll():  
Debug: 7498 8662 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7499 8663 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7500 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7501 8664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7502 8665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7503 8666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7504 8666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7505 8667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7506 8668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7507 8669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7508 8669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7509 8670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7510 8671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7511 8671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7512 8672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7513 8673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7514 8674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7515 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7516 8675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7517 8676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7518 8677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7519 8678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7520 8678 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7521 8679 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7522 8680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7523 8680 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7524 8681 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7525 8682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7526 8682 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7527 8683 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7528 8683 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7529 8684 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7530 8684 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7531 8685 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7532 8685 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7533 8686 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7534 8686 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7535 8687 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7536 8687 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7537 8688 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7538 8688 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7539 8689 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7540 8689 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7541 8690 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7542 8691 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7543 8691 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7544 8692 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7545 8692 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7546 8693 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7547 8695 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7548 8695 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7549 8696 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7550 8697 armv7m.c:144 armv7m_restore_context():  
Debug: 7551 8697 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7552 8699 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7553 8699 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7554 8700 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7555 8700 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7556 8701 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7557 8702 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7558 8702 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7559 8703 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7560 8703 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7561 8704 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7562 8705 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7563 8705 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7564 8706 cortex_m.c:548 cortex_m_poll():  
Debug: 7565 8706 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7566 8707 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7567 8708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7568 8709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7569 8710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7570 8710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7571 8711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7572 8712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7573 8713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7574 8714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7575 8714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7576 8715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7577 8716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7578 8716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7579 8717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7580 8718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7581 8719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7582 8719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7583 8720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7584 8721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7585 8721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7586 8722 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7587 8723 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7588 8724 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7589 8724 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7590 8725 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7591 8725 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7592 8726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7593 8726 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7594 8727 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7595 8728 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7596 8728 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7597 8729 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7598 8729 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7599 8730 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7600 8730 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7601 8731 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7602 8731 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7603 8732 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7604 8732 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7605 8733 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7606 8733 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7607 8734 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0033 0033d8b6 size 4
Debug: 7608 8735 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7609 8735 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7610 8736 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7611 8736 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7612 8737 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7613 8737 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7614 8738 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7615 8739 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7616 8739 armv7m.c:144 armv7m_restore_context():  
Debug: 7617 8740 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7618 8741 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7619 8741 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7620 8742 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7621 8742 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7622 8743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7623 8744 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7624 8744 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7625 8745 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7626 8745 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7627 8746 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7628 8747 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7629 8747 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7630 8748 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7631 8763 cortex_m.c:548 cortex_m_poll():  
Debug: 7632 8764 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7633 8765 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7634 8766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7635 8767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7636 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7637 8768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7638 8769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7639 8770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7640 8771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7641 8771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7642 8772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7643 8773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7644 8774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7645 8775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7646 8775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7647 8776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7648 8777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7649 8778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7650 8778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7651 8779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7652 8780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7653 8781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7654 8782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7655 8782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7656 8783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7657 8784 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7658 8784 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7659 8785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7660 8786 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7661 8786 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7662 8787 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7663 8787 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7664 8788 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7665 8788 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7666 8789 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7667 8789 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7668 8790 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7669 8790 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7670 8791 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7671 8791 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7672 8792 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7673 8792 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7674 8793 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7675 8794 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7676 8794 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7677 8795 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7678 8795 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7679 8796 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7680 8796 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7681 8799 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7682 8799 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7683 8800 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7684 8801 armv7m.c:144 armv7m_restore_context():  
Debug: 7685 8801 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7686 8802 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7687 8803 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7688 8803 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7689 8804 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7690 8805 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7691 8805 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7692 8806 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7693 8806 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7694 8807 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7695 8808 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7696 8808 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7697 8809 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7698 8810 cortex_m.c:548 cortex_m_poll():  
Debug: 7699 8810 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7700 8811 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7701 8812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7702 8813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7703 8814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7704 8814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7705 8815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7706 8816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7707 8817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7708 8817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7709 8818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7710 8819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7711 8820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7712 8820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7713 8821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7714 8822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7715 8823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7716 8823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7717 8824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7718 8825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7719 8826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7720 8826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7721 8827 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7722 8828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7723 8828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7724 8829 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7725 8830 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7726 8830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7727 8831 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7728 8831 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7729 8832 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7730 8832 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7731 8833 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7732 8834 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7733 8834 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7734 8835 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7735 8835 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7736 8836 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7737 8836 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7738 8837 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7739 8837 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7740 8838 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7741 8838 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0034 0034d8b6 size 4
Debug: 7742 8839 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7743 8839 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7744 8840 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7745 8840 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7746 8841 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7747 8842 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7748 8842 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7749 8843 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7750 8844 armv7m.c:144 armv7m_restore_context():  
Debug: 7751 8844 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7752 8845 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7753 8846 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7754 8846 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7755 8847 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7756 8848 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7757 8848 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7758 8849 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7759 8849 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7760 8850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7761 8851 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7762 8851 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7763 8852 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7764 8853 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7765 8869 cortex_m.c:548 cortex_m_poll():  
Debug: 7766 8869 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7767 8871 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7768 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7769 8872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7770 8873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7771 8874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7772 8875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7773 8875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7774 8876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7775 8877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7776 8878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7777 8878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7778 8879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7779 8880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7780 8881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7781 8881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7782 8882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7783 8883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7784 8884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7785 8884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7786 8885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7787 8886 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7788 8887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7789 8887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7790 8888 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7791 8889 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7792 8889 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7793 8890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7794 8890 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7795 8891 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7796 8891 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7797 8892 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7798 8893 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7799 8893 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7800 8894 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7801 8894 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7802 8895 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7803 8895 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7804 8896 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7805 8896 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7806 8897 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7807 8897 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7808 8898 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7809 8898 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7810 8899 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7811 8899 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7812 8900 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7813 8900 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7814 8901 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7815 8903 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7816 8904 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7817 8904 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7818 8905 armv7m.c:144 armv7m_restore_context():  
Debug: 7819 8905 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7820 8906 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7821 8907 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7822 8908 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7823 8908 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7824 8909 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7825 8909 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7826 8910 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7827 8911 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7828 8911 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7829 8912 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7830 8913 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7831 8913 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7832 8914 cortex_m.c:548 cortex_m_poll():  
Debug: 7833 8914 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7834 8916 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7835 8917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7836 8918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7837 8918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7838 8919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7839 8920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7840 8921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7841 8921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7842 8922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7843 8923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7844 8924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7845 8924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7846 8925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7847 8926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7848 8927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7849 8927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7850 8928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7851 8929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7852 8930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7853 8930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7854 8931 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7855 8932 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7856 8933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7857 8933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7858 8934 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7859 8934 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7860 8935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7861 8936 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7862 8936 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7863 8937 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7864 8937 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7865 8938 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7866 8938 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 7867 8939 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7868 8939 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7869 8940 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7870 8940 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7871 8941 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7872 8941 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7873 8942 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7874 8942 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7875 8943 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0035 0035d8b6 size 4
Debug: 7876 8944 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 7877 8944 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7878 8945 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 7879 8945 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 7880 8946 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 7881 8946 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7882 8947 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 7883 8948 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7884 8948 armv7m.c:144 armv7m_restore_context():  
Debug: 7885 8949 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7886 8950 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7887 8950 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7888 8951 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7889 8952 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7890 8952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7891 8953 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7892 8954 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7893 8955 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7894 8956 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7895 8956 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7896 8957 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7897 8957 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7898 8958 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 7899 8973 cortex_m.c:548 cortex_m_poll():  
Debug: 7900 8974 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7901 8975 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7902 8976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7903 8977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7904 8978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7905 8978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7906 8979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7907 8981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7908 8982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7909 8983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7910 8984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7911 8985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7912 8985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7913 8986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7914 8987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7915 8988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7916 8988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7917 8989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7918 8990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7919 8991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7920 8991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7921 8992 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7922 8993 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7923 8994 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7924 8994 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7925 8995 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7926 8995 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7927 8996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7928 8997 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7929 8997 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7930 8998 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7931 8998 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7932 8999 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 7933 8999 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 7934 9000 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7935 9000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7936 9001 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 7937 9001 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 7938 9002 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 7939 9002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 7940 9003 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7941 9003 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 7942 9004 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 7943 9005 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 7944 9005 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 7945 9006 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 7946 9006 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 7947 9007 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 7948 9007 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 7949 9009 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 7950 9010 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 7951 9010 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 7952 9011 armv7m.c:144 armv7m_restore_context():  
Debug: 7953 9011 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 7954 9012 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 7955 9013 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 7956 9013 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 7957 9014 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 7958 9015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 7959 9015 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 7960 9016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 7961 9017 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 7962 9017 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 7963 9018 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 7964 9019 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 7965 9019 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 7966 9020 cortex_m.c:548 cortex_m_poll():  
Debug: 7967 9020 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 7968 9021 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 7969 9022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 7970 9023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 7971 9024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 7972 9024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 7973 9025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 7974 9026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 7975 9027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 7976 9027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 7977 9028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 7978 9029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 7979 9029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 7980 9030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 7981 9031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 7982 9032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 7983 9032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 7984 9033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7985 9034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 7986 9035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 7987 9035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 7988 9036 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 7989 9037 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 7990 9037 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 7991 9038 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 7992 9039 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 7993 9039 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 7994 9040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 7995 9041 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 7996 9041 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 7997 9042 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 7998 9042 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 7999 9043 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8000 9043 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8001 9044 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8002 9044 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8003 9045 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8004 9045 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8005 9046 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8006 9046 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8007 9047 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8008 9047 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8009 9048 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0036 0036d8b6 size 4
Debug: 8010 9049 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8011 9049 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8012 9050 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8013 9050 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8014 9051 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8015 9051 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8016 9052 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8017 9053 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8018 9053 armv7m.c:144 armv7m_restore_context():  
Debug: 8019 9054 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8020 9055 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8021 9055 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8022 9056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8023 9056 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8024 9057 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8025 9058 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8026 9058 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8027 9059 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8028 9060 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8029 9060 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8030 9061 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8031 9062 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8032 9062 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8033 9077 cortex_m.c:548 cortex_m_poll():  
Debug: 8034 9078 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8035 9079 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8036 9080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8037 9080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8038 9081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8039 9082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8040 9083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8041 9083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8042 9084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8044 9085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8045 9086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8046 9086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8047 9087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8048 9088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8049 9089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8050 9089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8051 9090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8052 9091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8053 9092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8054 9092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8055 9093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8056 9094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8057 9095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8058 9095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8059 9096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8060 9097 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8061 9097 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8062 9098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8063 9098 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8064 9099 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8065 9099 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8066 9100 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8067 9101 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8068 9101 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8069 9102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8070 9102 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8071 9103 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8072 9103 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 8073 9104 psoc4.c:721 psoc4_write(): Downloaded  6912 of 32695 bytes
Debug: 8074 9104 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8075 9105 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8076 9105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8077 9106 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8078 9106 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8079 9107 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8080 9107 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8081 9108 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8082 9108 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8083 9109 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8084 9109 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8085 9112 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8086 9112 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8087 9113 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8088 9114 armv7m.c:144 armv7m_restore_context():  
Debug: 8089 9114 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8090 9116 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8091 9116 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8092 9117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8093 9117 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8094 9118 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8095 9118 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8096 9119 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8097 9120 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8098 9120 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8099 9121 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8100 9122 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8101 9122 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8102 9123 cortex_m.c:548 cortex_m_poll():  
Debug: 8103 9123 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8104 9124 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8105 9125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8106 9126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8107 9127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8108 9127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8109 9128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8110 9129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8111 9130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8112 9130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8113 9131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8114 9132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8115 9133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8116 9134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8117 9135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8118 9135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8119 9136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8120 9137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8121 9138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8122 9138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8123 9139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8124 9140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8125 9141 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8126 9141 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8127 9142 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8128 9143 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8129 9143 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8130 9144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8131 9144 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8132 9145 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8133 9145 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8134 9146 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8135 9147 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8136 9147 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8137 9148 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8138 9148 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8139 9149 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8140 9150 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8141 9150 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8142 9151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8143 9151 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8144 9152 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8145 9153 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0037 0037d8b6 size 4
Debug: 8146 9153 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8147 9154 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8148 9154 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8149 9155 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8150 9155 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8151 9156 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8152 9157 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8153 9158 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8154 9158 armv7m.c:144 armv7m_restore_context():  
Debug: 8155 9159 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8156 9160 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8157 9160 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8158 9161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8159 9162 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8160 9162 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8161 9163 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8162 9164 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8163 9164 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8164 9165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8165 9166 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8166 9166 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8167 9167 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8168 9167 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8169 9183 cortex_m.c:548 cortex_m_poll():  
Debug: 8170 9183 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8171 9184 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8172 9185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8173 9186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8174 9187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8175 9187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8176 9188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8177 9189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8178 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8179 9190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8180 9191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8181 9192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8182 9193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8183 9193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8184 9194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8185 9195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8186 9196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8187 9196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8188 9197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8189 9198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8190 9199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8191 9200 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8192 9201 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8193 9202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8194 9202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8195 9203 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8196 9203 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8197 9204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8198 9205 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8199 9205 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8200 9206 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8201 9206 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8202 9207 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8203 9207 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8204 9208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8205 9208 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8206 9209 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8207 9209 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8208 9210 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8209 9210 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8210 9211 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8211 9211 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8212 9212 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8213 9213 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8214 9213 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8215 9214 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8216 9214 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8217 9215 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8218 9215 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8219 9217 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8220 9218 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8221 9219 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8222 9219 armv7m.c:144 armv7m_restore_context():  
Debug: 8223 9220 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8224 9221 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8225 9221 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8226 9222 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8227 9222 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8228 9223 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8229 9224 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8230 9224 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8231 9225 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8232 9226 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8233 9226 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8234 9227 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8235 9227 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8236 9228 cortex_m.c:548 cortex_m_poll():  
Debug: 8237 9229 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8238 9230 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8239 9231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8240 9231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8241 9232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8242 9233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8243 9234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8244 9234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8245 9235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8246 9236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8247 9237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8248 9237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8249 9238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8250 9239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8251 9240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8252 9240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8253 9241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8254 9242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8255 9243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8256 9243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8257 9244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8258 9245 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8259 9246 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8260 9246 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8261 9247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8262 9248 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8263 9308 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8264 9309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8265 9309 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8266 9310 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8267 9310 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8268 9311 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8269 9312 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8270 9312 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8271 9313 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8272 9313 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8273 9314 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8274 9314 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8275 9315 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8276 9315 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8277 9316 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8278 9316 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8279 9317 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0038 0038d8b6 size 4
Debug: 8280 9317 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8281 9318 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8282 9318 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8283 9319 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8284 9319 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8285 9320 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8286 9321 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8287 9322 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8288 9322 armv7m.c:144 armv7m_restore_context():  
Debug: 8289 9323 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8290 9324 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8291 9324 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8292 9325 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8293 9325 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8294 9326 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8295 9327 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8296 9327 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8297 9328 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8298 9329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8299 9329 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8300 9330 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8301 9330 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8302 9331 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8303 9346 cortex_m.c:548 cortex_m_poll():  
Debug: 8304 9347 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8305 9348 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8306 9349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8307 9349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8308 9350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8309 9351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8310 9351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8311 9352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8312 9353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8313 9354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8314 9354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8315 9355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8316 9356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8317 9357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8318 9357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8319 9358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8320 9359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8321 9359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8322 9360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8323 9361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8324 9362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8325 9362 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8326 9363 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8327 9364 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8328 9365 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8329 9365 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8330 9366 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8331 9366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8332 9367 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8333 9368 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8334 9368 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8335 9369 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8336 9369 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8337 9370 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8338 9370 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8339 9371 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8340 9371 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8341 9372 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8342 9372 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8343 9373 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8344 9373 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8345 9374 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8346 9374 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8347 9375 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8348 9376 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8349 9376 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8350 9377 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8351 9377 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8352 9378 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8353 9380 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8354 9380 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8355 9381 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8356 9381 armv7m.c:144 armv7m_restore_context():  
Debug: 8357 9382 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8358 9383 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8359 9383 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8360 9384 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8361 9385 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8362 9385 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8363 9386 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8364 9387 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8365 9387 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8366 9388 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8367 9389 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8368 9389 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8369 9390 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8370 9390 cortex_m.c:548 cortex_m_poll():  
Debug: 8371 9391 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8372 9392 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8373 9393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8374 9394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8375 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8376 9395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8377 9396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8378 9397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8379 9398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8380 9398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8381 9399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8382 9400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8383 9401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8384 9401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8385 9402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8386 9403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8387 9403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8388 9404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8389 9405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8390 9406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8391 9406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8392 9407 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8393 9408 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8394 9409 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8395 9409 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8396 9410 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8397 9411 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8398 9411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8399 9412 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8400 9412 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8401 9413 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8402 9413 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8403 9414 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8404 9415 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8405 9415 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8406 9416 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8407 9416 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8408 9417 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8409 9417 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8410 9418 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8411 9418 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8412 9419 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8413 9419 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0039 0039d8b6 size 4
Debug: 8414 9420 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8415 9421 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8416 9421 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8417 9422 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8418 9422 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8419 9423 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8420 9423 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8421 9424 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8422 9425 armv7m.c:144 armv7m_restore_context():  
Debug: 8423 9425 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8424 9426 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8425 9427 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8426 9427 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8427 9428 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8428 9429 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8429 9429 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8430 9430 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8431 9430 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8432 9431 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8433 9432 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8434 9432 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8435 9433 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8436 9434 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8437 9449 cortex_m.c:548 cortex_m_poll():  
Debug: 8438 9449 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8439 9450 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8440 9451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8441 9452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8442 9453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8443 9453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8444 9454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8445 9455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8446 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8447 9456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8448 9457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8449 9458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8450 9459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8451 9459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8452 9460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8453 9461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8454 9462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8455 9462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8456 9463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8457 9464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8458 9465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8459 9465 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8460 9466 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8461 9467 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8462 9468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8463 9468 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8464 9469 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8465 9469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8466 9470 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8467 9470 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8468 9471 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8469 9471 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8470 9472 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8471 9473 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8472 9473 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8473 9474 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8474 9474 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8475 9475 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8476 9475 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8477 9476 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8478 9476 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8479 9477 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8480 9477 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8481 9478 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8482 9478 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8483 9479 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8484 9479 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8485 9480 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8486 9480 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8487 9482 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8488 9483 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8489 9484 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8490 9484 armv7m.c:144 armv7m_restore_context():  
Debug: 8491 9485 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8492 9486 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8493 9486 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8494 9487 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8495 9488 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8496 9488 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8497 9489 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8498 9490 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8499 9490 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8500 9500 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8501 9501 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8502 9502 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8503 9503 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8504 9504 cortex_m.c:548 cortex_m_poll():  
Debug: 8505 9504 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8506 9506 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8507 9507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8508 9508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8509 9508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8510 9509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8511 9510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8512 9511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8513 9512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8514 9513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8515 9514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8516 9514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8517 9515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8518 9516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8519 9517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8520 9519 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8521 9521 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8522 9522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8523 9523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8524 9523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8525 9524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8526 9525 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8527 9526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8528 9526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8529 9527 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8530 9528 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8531 9528 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8532 9529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8533 9529 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8534 9530 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8535 9530 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8536 9531 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8537 9532 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8538 9532 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8539 9533 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8540 9533 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8541 9534 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8542 9534 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8543 9535 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8544 9535 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8545 9536 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8546 9536 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8547 9537 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003a 003ad8b6 size 4
Debug: 8548 9538 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8549 9538 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8550 9539 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8551 9539 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8552 9540 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8553 9540 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8554 9541 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8555 9542 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8556 9542 armv7m.c:144 armv7m_restore_context():  
Debug: 8557 9543 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8558 9544 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8559 9544 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8560 9545 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8561 9546 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8562 9546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8563 9547 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8564 9548 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8565 9548 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8566 9549 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8567 9549 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8568 9550 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8569 9550 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8570 9551 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8571 9566 cortex_m.c:548 cortex_m_poll():  
Debug: 8572 9567 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8573 9568 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8574 9569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8575 9570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8576 9570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8577 9571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8578 9572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8579 9573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8580 9573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8581 9574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8582 9575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8583 9576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8584 9576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8585 9577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8586 9578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8587 9579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8588 9579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8589 9580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8590 9581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8591 9582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8592 9582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8593 9583 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8594 9584 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8595 9585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8596 9585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8597 9586 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8598 9586 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8599 9587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8600 9588 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8601 9588 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8602 9589 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8603 9589 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8604 9590 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8605 9590 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8606 9591 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8607 9591 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8608 9592 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8609 9592 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8610 9593 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8611 9593 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8612 9594 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8613 9594 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8614 9595 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8615 9596 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8616 9596 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8617 9597 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8618 9597 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8619 9598 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8620 9598 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8621 9600 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8622 9601 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8623 9602 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8624 9602 armv7m.c:144 armv7m_restore_context():  
Debug: 8625 9603 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8626 9604 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8627 9604 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8629 9605 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8630 9606 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8631 9606 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8632 9607 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8633 9608 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8634 9608 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8635 9609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8636 9609 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8637 9610 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8638 9610 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8639 9611 cortex_m.c:548 cortex_m_poll():  
Debug: 8640 9612 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8641 9613 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8642 9614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8643 9615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8644 9616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8645 9616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8646 9617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8647 9618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8648 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8649 9619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8650 9620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8651 9621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8652 9621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8653 9622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8654 9623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8655 9624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8656 9624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8657 9625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8658 9626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8659 9626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8660 9627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8661 9628 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8662 9629 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8663 9629 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8664 9630 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8665 9631 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8666 9631 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8667 9632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8668 9632 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8669 9633 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8670 9633 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8671 9634 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8672 9635 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8673 9635 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8674 9636 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8675 9636 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8676 9637 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8677 9637 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8678 9638 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8679 9638 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8680 9639 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8681 9639 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8682 9640 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003b 003bd8b6 size 4
Debug: 8683 9640 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8684 9641 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8685 9641 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8686 9642 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8687 9642 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8688 9643 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8689 9644 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8690 9644 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8691 9645 armv7m.c:144 armv7m_restore_context():  
Debug: 8692 9645 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8693 9646 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8694 9647 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8695 9648 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8696 9648 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8697 9649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8698 9649 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8699 9650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8700 9651 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8701 9651 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8702 9652 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8703 9652 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8704 9653 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8705 9654 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8706 9669 cortex_m.c:548 cortex_m_poll():  
Debug: 8707 9669 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8708 9670 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8709 9671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8710 9672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8711 9673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8712 9673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8713 9674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8714 9675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8715 9676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8716 9677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8717 9677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8718 9678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8719 9679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8720 9680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8721 9680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8722 9681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8723 9682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8724 9683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8725 9683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8726 9684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8727 9685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8728 9685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8729 9686 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8730 9687 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8731 9688 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8732 9688 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8733 9689 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8734 9689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8735 9690 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8736 9690 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8737 9691 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8738 9691 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8739 9692 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8740 9693 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8741 9693 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8742 9694 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8743 9694 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8744 9695 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 8745 9695 psoc4.c:721 psoc4_write(): Downloaded  7552 of 32695 bytes
Debug: 8746 9696 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8747 9696 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8748 9697 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8749 9697 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8750 9698 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8751 9698 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8752 9699 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8753 9700 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8754 9700 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8755 9701 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8756 9701 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8757 9703 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8758 9704 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8759 9704 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8760 9705 armv7m.c:144 armv7m_restore_context():  
Debug: 8761 9706 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8762 9706 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8763 9707 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8764 9708 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8765 9708 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8766 9709 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8767 9710 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8768 9710 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8769 9711 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8770 9711 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8771 9712 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8772 9713 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8773 9713 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8774 9714 cortex_m.c:548 cortex_m_poll():  
Debug: 8775 9714 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8776 9715 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8777 9716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8778 9717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8779 9718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8780 9718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8781 9719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8782 9720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8783 9721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8784 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8785 9722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8786 9723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8787 9724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8788 9725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8789 9725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8790 9726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8791 9727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8792 9728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8793 9728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8794 9729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8795 9730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8796 9731 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8797 9731 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8798 9732 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8799 9733 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8800 9733 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8801 9734 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8802 9734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8803 9735 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8804 9736 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8805 9736 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8806 9737 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8807 9737 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8808 9738 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8809 9738 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8810 9739 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8811 9739 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8812 9740 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8813 9740 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8814 9741 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8815 9741 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8816 9742 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8817 9743 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003c 003cd8b6 size 4
Debug: 8818 9743 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8819 9744 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8820 9744 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8821 9745 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8822 9745 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8823 9746 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8824 9746 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8825 9747 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8826 9748 armv7m.c:144 armv7m_restore_context():  
Debug: 8827 9749 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8828 9750 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8829 9750 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8830 9751 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8831 9751 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8832 9752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8833 9753 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8834 9753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8835 9754 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8836 9754 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8837 9755 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8838 9756 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8839 9756 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8840 9757 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8841 9772 cortex_m.c:548 cortex_m_poll():  
Debug: 8842 9773 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8843 9774 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8844 9775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8845 9775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8846 9776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8847 9777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8848 9778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8849 9778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8850 9779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8851 9780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8852 9781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8853 9782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8854 9782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8855 9783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8856 9784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8857 9784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8858 9785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8859 9786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8860 9787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8861 9787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8862 9788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8863 9789 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8864 9790 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8865 9790 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8866 9791 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8867 9792 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8868 9792 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8869 9793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8870 9793 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8871 9794 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8872 9795 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8873 9795 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8874 9796 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8875 9796 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 8876 9797 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8877 9797 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8878 9798 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8879 9799 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8880 9799 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 8881 9800 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8882 9800 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8883 9801 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8884 9801 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8885 9802 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 8886 9803 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 8887 9803 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8888 9804 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 8889 9804 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 8890 9804 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 8891 9806 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8892 9807 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 8893 9808 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8894 9808 armv7m.c:144 armv7m_restore_context():  
Debug: 8895 9809 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8896 9810 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8897 9810 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8898 9811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8899 9812 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8900 9812 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8901 9813 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8902 9814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8903 9815 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8904 9815 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8905 9816 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8906 9817 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8907 9817 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8908 9818 cortex_m.c:548 cortex_m_poll():  
Debug: 8909 9818 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8910 9819 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8911 9820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8912 9821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8913 9822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8914 9823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8915 9823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8916 9824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8917 9825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8918 9825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8919 9826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8920 9827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8921 9828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8922 9828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8923 9829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8924 9830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8925 9831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8926 9832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8927 9833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8928 9833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8929 9834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8930 9835 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8931 9835 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8932 9836 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 8933 9837 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 8934 9837 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 8935 9838 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 8936 9839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8937 9839 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 8938 9840 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 8939 9840 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 8940 9841 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 8941 9841 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 8942 9842 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 8943 9842 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8944 9843 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8945 9843 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 8946 9844 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 8947 9844 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 8948 9845 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8949 9845 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 8950 9846 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 8951 9847 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003d 003dd8b6 size 4
Debug: 8952 9847 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 8953 9848 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 8954 9848 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 8955 9849 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 8956 9849 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 8957 9850 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 8958 9851 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 8959 9851 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 8960 9852 armv7m.c:144 armv7m_restore_context():  
Debug: 8961 9852 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 8962 9853 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 8963 9854 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 8964 9855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 8965 9855 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 8966 9856 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 8967 9856 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 8968 9857 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 8969 9858 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 8970 9858 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 8971 9859 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 8972 9859 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 8973 9860 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 8974 9861 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 8975 9876 cortex_m.c:548 cortex_m_poll():  
Debug: 8976 9876 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 8977 9877 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 8978 9878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 8979 9879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 8980 9880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 8981 9881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 8982 9882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 8983 9882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 8984 9883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 8985 9884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 8986 9884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 8987 9885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 8988 9886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 8989 9887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 8990 9887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 8991 9888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 8992 9889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 8993 9889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 8994 9890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 8995 9891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 8996 9892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 8997 9892 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 8998 9893 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 8999 9894 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9000 9895 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9001 9895 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9002 9896 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9003 9896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9004 9897 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9005 9897 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9006 9898 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9007 9898 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9008 9899 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9009 9900 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9010 9900 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9011 9901 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9012 9901 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9013 9902 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9014 9902 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9015 9903 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9016 9903 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9017 9904 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9018 9904 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9019 9905 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9020 9905 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9021 9906 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9022 9906 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9023 9907 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9024 9907 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9025 9909 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9026 9910 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9027 9911 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9028 9911 armv7m.c:144 armv7m_restore_context():  
Debug: 9029 9912 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9030 9913 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9031 9913 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9032 9914 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9033 9915 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9034 9915 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9035 9916 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9036 9917 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9037 9917 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9038 9918 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9039 9919 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9040 9919 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9041 9919 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9042 9920 cortex_m.c:548 cortex_m_poll():  
Debug: 9043 9921 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9044 9922 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9045 9923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9046 9923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9047 9924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9048 9925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9049 9926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9050 9926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9051 9927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9052 9928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9053 9929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9054 9929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9055 9930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9056 9931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9057 9932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9058 9932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9059 9933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9060 9934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9061 9935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9062 9935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9063 9936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9064 9937 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9065 9938 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9066 9938 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9067 9939 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9068 9940 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9069 9940 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9070 9941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9071 9941 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9072 9942 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9073 9942 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9074 9943 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9075 9944 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9076 9944 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9077 9945 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9078 9945 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9079 9946 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9080 9946 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9081 9947 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9082 9947 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9083 9948 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9084 9948 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9085 9949 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003e 003ed8b6 size 4
Debug: 9086 9949 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9087 9950 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9088 9950 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9089 9951 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9090 9951 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9091 9952 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9092 9953 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9093 9953 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9094 9954 armv7m.c:144 armv7m_restore_context():  
Debug: 9095 9954 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9096 9955 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9097 9956 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9098 9957 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9099 9957 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9100 9958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9101 9958 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9102 9959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9103 9960 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9104 9960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9105 9961 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9106 9961 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9107 9962 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9108 9963 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9109 9978 cortex_m.c:548 cortex_m_poll():  
Debug: 9110 9978 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9111 9979 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9112 9980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9113 9981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9114 9982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9115 9983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9116 9983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9117 9984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9118 9985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9119 9986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9120 9986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9121 9987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9122 9988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9123 9989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9124 9989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9125 9990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9126 9991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9127 9992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9128 9992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9129 9993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9130 9994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9131 9994 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9132 9995 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9133 9996 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9134 9997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9135 9997 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9136 9998 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9137 9999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9138 9999 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9139 10000 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9140 10000 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9141 10001 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9142 10001 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9143 10002 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9144 10002 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9145 10003 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9146 10003 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9147 10004 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9148 10004 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9149 10005 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9150 10005 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9151 10006 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9152 10006 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9153 10007 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9154 10008 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9155 10008 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9156 10009 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9157 10009 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9158 10010 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9159 10012 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9160 10012 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9161 10013 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9162 10013 armv7m.c:144 armv7m_restore_context():  
Debug: 9163 10014 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9164 10015 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9165 10015 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9166 10016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9167 10017 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9168 10017 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9169 10018 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9170 10019 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9171 10019 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9172 10020 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9173 10020 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9174 10021 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9175 10021 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9176 10023 cortex_m.c:548 cortex_m_poll():  
Debug: 9177 10023 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9178 10024 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9179 10026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9180 10026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9181 10027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9182 10028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9183 10029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9184 10029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9185 10031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9186 10032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9187 10033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9188 10034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9189 10034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9190 10035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9191 10036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9192 10037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9193 10037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9194 10038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9195 10039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9196 10040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9197 10040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9198 10041 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9199 10042 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9200 10043 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9201 10057 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9202 10059 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9203 10060 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9204 10060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9205 10061 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9206 10061 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9207 10062 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9208 10062 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9209 10063 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9210 10064 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9211 10064 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9212 10065 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9213 10065 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9214 10066 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9215 10066 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9216 10067 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9217 10067 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9218 10068 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9219 10068 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 003f 003fd8b6 size 4
Debug: 9220 10069 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9221 10069 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9222 10070 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9223 10070 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9224 10071 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9225 10072 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9226 10072 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9227 10073 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9228 10073 armv7m.c:144 armv7m_restore_context():  
Debug: 9229 10074 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9230 10075 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9231 10075 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9232 10076 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9233 10076 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9234 10078 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9235 10078 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9236 10079 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9237 10080 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9238 10080 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9239 10081 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9240 10082 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9241 10082 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9242 10083 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9243 10098 cortex_m.c:548 cortex_m_poll():  
Debug: 9244 10098 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9245 10100 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9246 10101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9247 10101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9248 10102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9249 10103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9250 10103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9251 10104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9252 10105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9253 10106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9254 10106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9255 10107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9256 10108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9257 10108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9258 10109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9259 10110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9260 10111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9261 10111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9262 10112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9263 10113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9264 10114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9265 10115 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9266 10116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9267 10116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9268 10117 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9269 10118 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9270 10118 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9271 10119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9272 10120 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9273 10120 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9274 10121 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9275 10121 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9276 10122 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9277 10122 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9278 10123 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9279 10123 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9280 10124 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9281 10124 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9282 10125 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9283 10125 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9284 10126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9285 10126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9286 10127 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9287 10127 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9288 10128 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9289 10129 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9290 10129 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9291 10130 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9292 10130 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9293 10132 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9294 10133 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9295 10134 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9296 10134 armv7m.c:144 armv7m_restore_context():  
Debug: 9297 10135 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9298 10136 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9299 10136 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9300 10137 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9301 10138 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9302 10138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9303 10139 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9304 10139 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9305 10140 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9306 10141 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9307 10142 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9308 10142 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9309 10143 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9310 10143 cortex_m.c:548 cortex_m_poll():  
Debug: 9311 10144 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9312 10145 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9313 10146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9314 10146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9315 10147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9316 10148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9317 10149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9318 10149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9319 10150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9320 10151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9321 10152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9322 10152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9323 10153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9324 10154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9325 10154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9326 10155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9327 10156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9328 10157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9329 10157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9330 10158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9331 10159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9332 10159 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9333 10160 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9334 10161 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9335 10162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9336 10162 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9337 10163 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9338 10163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9339 10164 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9340 10165 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9341 10165 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9342 10166 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9343 10167 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9344 10167 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9345 10167 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9346 10168 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9347 10168 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9348 10169 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9349 10169 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9350 10170 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9351 10170 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9352 10171 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9353 10172 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0040 0040d8b6 size 4
Debug: 9354 10172 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9355 10173 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9356 10173 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9357 10174 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9358 10174 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9359 10175 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9360 10176 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9361 10176 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9362 10177 armv7m.c:144 armv7m_restore_context():  
Debug: 9363 10177 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9364 10178 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9365 10179 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9366 10180 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9367 10180 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9368 10181 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9369 10181 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9370 10182 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9371 10183 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9372 10183 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9373 10184 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9374 10185 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9375 10185 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9376 10186 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9378 10201 cortex_m.c:548 cortex_m_poll():  
Debug: 9379 10201 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9380 10203 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9381 10204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9382 10204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9383 10205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9384 10206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9385 10206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9386 10207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9387 10208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9388 10209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9389 10209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9390 10210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9391 10211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9392 10211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9393 10212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9394 10213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9395 10214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9396 10214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9397 10215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9398 10216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9399 10217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9400 10217 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9401 10218 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9402 10219 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9403 10220 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9404 10220 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9405 10221 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9406 10221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9407 10222 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9408 10222 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9409 10223 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9410 10223 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9411 10224 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9412 10225 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9413 10225 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9414 10226 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9415 10226 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9416 10227 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 9417 10227 psoc4.c:721 psoc4_write(): Downloaded  8192 of 32695 bytes
Debug: 9418 10228 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9419 10228 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9420 10229 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9421 10229 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9422 10230 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9423 10230 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9424 10231 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9425 10231 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9426 10233 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9427 10233 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9428 10234 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9429 10236 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9430 10237 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9431 10238 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9432 10239 armv7m.c:144 armv7m_restore_context():  
Debug: 9433 10239 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9434 10240 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9435 10241 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9436 10241 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9437 10242 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9438 10243 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9439 10243 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9440 10244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9441 10244 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9442 10245 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9443 10246 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9444 10246 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9445 10247 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9446 10247 cortex_m.c:548 cortex_m_poll():  
Debug: 9447 10248 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9448 10249 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9449 10250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9450 10251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9451 10251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9452 10252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9453 10253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9454 10254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9455 10255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9456 10256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9457 10256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9458 10257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9459 10258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9460 10259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9461 10259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9462 10260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9463 10261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9464 10262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9465 10262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9466 10263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9467 10264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9468 10265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9469 10266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9470 10266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9471 10267 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9472 10268 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9473 10268 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9474 10269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9475 10269 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9476 10270 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9477 10270 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9478 10271 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9479 10272 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9480 10272 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9481 10273 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9482 10273 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9483 10274 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9484 10274 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9485 10275 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9486 10275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9487 10276 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9488 10276 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9489 10277 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0041 0041d8b6 size 4
Debug: 9490 10277 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9491 10278 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9492 10278 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9493 10279 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9494 10279 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9495 10280 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9496 10281 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9497 10282 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9498 10282 armv7m.c:144 armv7m_restore_context():  
Debug: 9499 10283 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9500 10284 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9501 10284 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9502 10285 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9503 10286 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9504 10286 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9505 10287 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9506 10288 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9507 10288 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9508 10289 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9509 10289 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9510 10290 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9511 10290 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9512 10291 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9513 10306 cortex_m.c:548 cortex_m_poll():  
Debug: 9514 10307 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9515 10308 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9516 10309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9517 10310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9518 10310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9519 10311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9520 10312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9521 10313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9522 10313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9523 10314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9524 10315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9525 10316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9526 10317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9527 10318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9528 10318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9529 10319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9530 10320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9531 10321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9532 10321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9533 10322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9534 10323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9535 10324 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9536 10324 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9537 10325 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9538 10326 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9539 10326 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9540 10327 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9541 10328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9542 10328 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9543 10329 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9544 10329 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9545 10330 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9546 10330 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9547 10331 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9548 10332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9549 10332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9550 10333 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9551 10333 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9552 10334 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9553 10334 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9554 10335 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9555 10335 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9556 10336 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9557 10336 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9558 10337 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9559 10337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9560 10338 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9561 10338 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9562 10339 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9563 10341 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9564 10341 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9565 10342 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9566 10343 armv7m.c:144 armv7m_restore_context():  
Debug: 9567 10343 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9568 10344 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9569 10345 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9570 10345 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9571 10346 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9572 10347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9573 10347 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9574 10348 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9575 10348 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9576 10349 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9577 10350 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9578 10350 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9579 10351 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9580 10351 cortex_m.c:548 cortex_m_poll():  
Debug: 9581 10352 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9582 10353 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9583 10354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9584 10355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9585 10355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9586 10356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9587 10357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9588 10358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9589 10358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9590 10359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9591 10360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9592 10360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9593 10361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9594 10362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9595 10362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9596 10363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9597 10364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9598 10365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9599 10365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9600 10366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9601 10367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9602 10368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9603 10368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9604 10369 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9605 10370 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9606 10370 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9607 10371 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9608 10372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9609 10372 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9610 10373 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9611 10373 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9612 10374 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9613 10374 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9614 10375 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9615 10376 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9616 10376 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9617 10377 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9618 10377 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9619 10378 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9620 10378 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9621 10379 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9622 10379 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9623 10380 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0042 0042d8b6 size 4
Debug: 9624 10380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9625 10381 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9626 10381 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9627 10382 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9628 10382 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9629 10383 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9630 10384 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9631 10384 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9632 10385 armv7m.c:144 armv7m_restore_context():  
Debug: 9633 10385 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9634 10386 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9635 10387 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9636 10388 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9637 10388 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9638 10389 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9639 10389 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9640 10390 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9641 10391 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9642 10391 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9643 10392 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9644 10393 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9645 10393 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9646 10394 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9647 10409 cortex_m.c:548 cortex_m_poll():  
Debug: 9648 10409 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9649 10411 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9650 10412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9651 10412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9652 10413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9653 10414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9654 10414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9655 10415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9656 10416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9657 10417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9658 10417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9659 10418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9660 10419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9661 10420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9662 10420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9663 10421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9664 10422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9665 10422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9666 10424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9667 10424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9668 10425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9669 10426 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9670 10427 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9671 10427 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9672 10428 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9673 10429 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9674 10429 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9675 10430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9676 10430 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9677 10431 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9678 10431 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9679 10432 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9680 10433 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9681 10433 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9682 10434 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9683 10434 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9684 10435 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9685 10435 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9686 10436 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9687 10436 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9688 10437 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9689 10437 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9690 10438 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9691 10438 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9692 10439 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9693 10439 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9694 10440 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9695 10440 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9696 10441 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9697 10443 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9698 10444 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9699 10444 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9700 10445 armv7m.c:144 armv7m_restore_context():  
Debug: 9701 10445 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9702 10446 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9703 10447 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9704 10448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9705 10448 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9706 10449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9707 10449 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9708 10450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9709 10451 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9710 10451 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9711 10452 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9712 10452 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9713 10453 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9714 10454 cortex_m.c:548 cortex_m_poll():  
Debug: 9715 10454 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9716 10455 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9717 10456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9718 10457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9719 10458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9720 10458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9721 10459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9722 10460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9723 10461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9724 10461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9725 10462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9726 10463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9727 10464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9728 10464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9729 10465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9730 10466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9731 10466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9732 10467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9733 10468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9734 10469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9735 10469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9736 10470 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9737 10471 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9738 10472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9739 10473 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9740 10473 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9741 10474 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9742 10474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9743 10475 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9744 10475 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9745 10476 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9746 10476 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9747 10477 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9748 10478 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9749 10478 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9750 10479 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9751 10479 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9752 10480 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9753 10480 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9754 10481 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9755 10481 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9756 10482 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9757 10482 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0043 0043d8b6 size 4
Debug: 9758 10483 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9759 10483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9760 10484 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9761 10484 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9762 10485 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9763 10486 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9764 10486 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9765 10487 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9766 10488 armv7m.c:144 armv7m_restore_context():  
Debug: 9767 10488 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9768 10489 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9769 10490 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9770 10490 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9771 10491 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9772 10492 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9773 10492 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9774 10493 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9775 10493 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9776 10494 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9777 10495 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9778 10495 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9779 10496 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9780 10497 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9781 10512 cortex_m.c:548 cortex_m_poll():  
Debug: 9782 10512 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9783 10513 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9784 10514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9785 10515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9786 10515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9787 10516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9788 10517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9789 10518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9790 10519 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9791 10520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9792 10520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9793 10521 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9794 10522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9795 10522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9796 10523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9797 10524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9798 10525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9799 10525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9800 10526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9801 10527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9802 10528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9803 10528 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9804 10529 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9805 10530 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9806 10530 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9807 10531 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9808 10532 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9809 10532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9810 10533 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9811 10533 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9812 10534 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9813 10534 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9814 10535 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9815 10536 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9816 10536 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9817 10537 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9818 10537 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9819 10538 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9820 10538 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9821 10539 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9822 10539 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9823 10540 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9824 10540 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9825 10541 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9826 10541 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9827 10542 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9828 10542 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9829 10543 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9830 10543 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9831 10545 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9832 10546 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9833 10547 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9834 10547 armv7m.c:144 armv7m_restore_context():  
Debug: 9835 10548 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9836 10549 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9837 10550 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9838 10550 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9839 10551 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9840 10552 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9841 10552 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9842 10553 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9843 10553 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9844 10554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9845 10555 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9846 10555 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9847 10556 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9848 10556 cortex_m.c:548 cortex_m_poll():  
Debug: 9849 10557 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9850 10558 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9851 10559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9852 10560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9853 10560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9854 10561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9855 10562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9856 10567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9857 10567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9858 10568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9859 10569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9860 10570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9861 10571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9862 10571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9863 10572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9864 10573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9865 10574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9866 10575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9867 10575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9868 10576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9869 10577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9870 10578 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9871 10579 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9872 10580 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9873 10580 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9874 10581 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9875 10581 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9876 10582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9877 10583 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9878 10584 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9879 10584 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9880 10585 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9881 10586 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9882 10586 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 9883 10587 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9884 10587 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9885 10588 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9886 10588 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9887 10589 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9888 10593 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9889 10596 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9890 10596 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9891 10597 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0044 0044d8b6 size 4
Debug: 9892 10597 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 9893 10598 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9894 10599 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 9895 10599 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 9896 10600 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 9897 10600 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9898 10601 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 9899 10602 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9900 10602 armv7m.c:144 armv7m_restore_context():  
Debug: 9901 10603 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9902 10604 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9903 10604 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9904 10605 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9905 10606 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9906 10606 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9907 10607 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9908 10608 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9909 10608 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9910 10609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9911 10609 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9912 10610 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9913 10610 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9914 10611 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 9915 10626 cortex_m.c:548 cortex_m_poll():  
Debug: 9916 10627 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9917 10628 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9918 10629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9919 10630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9920 10630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9921 10631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9922 10632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9923 10633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9924 10633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9925 10634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9926 10635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9927 10636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9928 10636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9929 10637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9930 10638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9931 10639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9932 10639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 9933 10640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9934 10641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 9935 10642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 9936 10642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 9937 10643 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 9938 10644 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 9939 10645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 9940 10645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 9941 10646 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 9942 10646 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 9943 10647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 9944 10648 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 9945 10648 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 9946 10649 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 9947 10649 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 9948 10650 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 9949 10651 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 9950 10651 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9951 10652 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9952 10652 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 9953 10653 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 9954 10653 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 9955 10654 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 9956 10654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9957 10655 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 9958 10655 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 9959 10656 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 9960 10656 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 9961 10657 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 9962 10657 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 9963 10658 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 9964 10658 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 9965 10661 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 9966 10661 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 9967 10662 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 9968 10662 armv7m.c:144 armv7m_restore_context():  
Debug: 9969 10663 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 9970 10664 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 9971 10664 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 9972 10665 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 9973 10666 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 9974 10666 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 9975 10667 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 9976 10668 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 9977 10668 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 9978 10669 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 9979 10669 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 9980 10670 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 9981 10670 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 9982 10671 cortex_m.c:548 cortex_m_poll():  
Debug: 9983 10672 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 9984 10673 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 9985 10674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 9986 10675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 9987 10675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 9988 10676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 9989 10677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 9990 10678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 9991 10678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 9992 10679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 9993 10680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 9994 10681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 9995 10682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 9996 10682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 9997 10683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 9998 10684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 9999 10685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10000 10685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10001 10686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10002 10687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10003 10687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10004 10688 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10005 10689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10006 10690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10007 10690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10008 10691 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10009 10691 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10010 10692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10011 10693 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10012 10693 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10013 10694 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10014 10694 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10015 10695 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10016 10695 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10017 10696 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10018 10696 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10019 10697 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10020 10698 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10021 10698 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10022 10699 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10023 10700 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10024 10701 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10025 10701 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0045 0045d8b6 size 4
Debug: 10026 10702 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10027 10702 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10028 10703 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10029 10703 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10030 10704 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10031 10705 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10032 10705 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10033 10706 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10034 10707 armv7m.c:144 armv7m_restore_context():  
Debug: 10035 10707 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10036 10708 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10037 10709 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10038 10709 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10039 10710 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10040 10711 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10041 10711 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10042 10712 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10043 10712 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10044 10713 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10045 10713 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10046 10714 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10047 10715 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10048 10715 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10050 10730 cortex_m.c:548 cortex_m_poll():  
Debug: 10051 10731 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10052 10732 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10053 10733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10054 10734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10055 10735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10056 10735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10057 10736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10058 10737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10059 10738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10060 10738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10061 10739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10062 10740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10063 10741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10064 10741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10065 10742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10066 10743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10067 10743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10068 10744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10069 10745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10070 10746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10071 10746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10072 10747 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10073 10748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10074 10748 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10075 10749 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10076 10750 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10077 10750 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10078 10751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10079 10751 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10080 10752 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10081 10753 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10082 10753 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10083 10754 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10084 10754 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10085 10755 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10086 10755 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10087 10756 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10088 10757 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 10089 10757 psoc4.c:721 psoc4_write(): Downloaded  8832 of 32695 bytes
Debug: 10090 10758 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10091 10758 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10092 10759 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10093 10759 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10094 10760 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10095 10760 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10096 10761 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10097 10761 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10098 10762 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10099 10762 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10100 10763 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10101 10765 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10102 10766 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10103 10766 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10104 10767 armv7m.c:144 armv7m_restore_context():  
Debug: 10105 10767 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10106 10769 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10107 10769 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10108 10770 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10109 10770 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10110 10771 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10111 10772 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10112 10772 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10113 10773 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10114 10774 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10115 10774 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10116 10775 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10117 10775 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10118 10776 cortex_m.c:548 cortex_m_poll():  
Debug: 10119 10777 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10120 10778 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10121 10779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10122 10779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10123 10780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10124 10781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10125 10782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10126 10783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10127 10784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10128 10785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10129 10785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10130 10786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10131 10787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10132 10788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10133 10788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10134 10789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10135 10790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10136 10791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10137 10791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10138 10792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10139 10793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10140 10794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10141 10794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10142 10795 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10143 10796 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10144 10796 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10145 10797 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10146 10799 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10147 10800 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10148 10801 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10149 10801 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10150 10802 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10151 10802 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10152 10803 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10153 10803 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10154 10804 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10155 10804 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10156 10805 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10157 10805 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10158 10806 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10159 10807 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10160 10807 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10161 10808 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0046 0046d8b6 size 4
Debug: 10162 10808 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10163 10809 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10164 10809 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10165 10810 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10166 10810 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10167 10811 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10168 10812 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10169 10813 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10170 10813 armv7m.c:144 armv7m_restore_context():  
Debug: 10171 10814 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10172 10815 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10173 10815 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10174 10816 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10175 10816 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10176 10817 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10177 10818 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10178 10818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10179 10819 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10180 10820 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10181 10820 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10182 10821 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10183 10821 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10184 10822 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10185 10837 cortex_m.c:548 cortex_m_poll():  
Debug: 10186 10838 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10187 10839 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10188 10840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10189 10840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10190 10841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10191 10842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10192 10843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10193 10843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10194 10844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10195 10845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10196 10846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10197 10846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10198 10847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10199 10848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10200 10848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10201 10849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10202 10850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10203 10850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10204 10851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10205 10852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10206 10853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10207 10853 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10208 10854 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10209 10855 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10210 10856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10211 10856 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10212 10857 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10213 10858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10214 10858 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10215 10859 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10216 10859 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10217 10860 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10218 10860 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10219 10861 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10220 10861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10221 10862 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10222 10862 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10223 10863 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10224 10864 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10225 10864 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10226 10865 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10227 10865 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10228 10866 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10229 10866 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10230 10867 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10231 10867 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10232 10868 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10233 10868 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10234 10869 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10235 10871 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10236 10872 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10237 10873 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10238 10873 armv7m.c:144 armv7m_restore_context():  
Debug: 10239 10874 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10240 10875 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10241 10875 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10242 10876 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10243 10877 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10244 10877 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10245 10878 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10246 10879 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10247 10879 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10248 10880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10249 10881 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10250 10881 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10251 10882 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10252 10882 cortex_m.c:548 cortex_m_poll():  
Debug: 10253 10883 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10254 10884 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10255 10885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10256 10886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10257 10887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10258 10887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10259 10888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10260 10889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10261 10890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10262 10891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10263 10891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10264 10892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10265 10893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10266 10894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10267 10894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10268 10895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10269 10896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10270 10897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10271 10898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10272 10898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10273 10899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10274 10900 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10275 10900 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10276 10901 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10277 10902 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10278 10902 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10279 10903 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10280 10904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10281 10904 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10282 10905 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10283 10905 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10284 10906 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10285 10907 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10286 10907 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10287 10908 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10288 10908 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10289 10909 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10290 10909 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10291 10910 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10292 10910 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10293 10911 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10294 10911 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10295 10912 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0047 0047d8b6 size 4
Debug: 10296 10913 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10297 10913 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10298 10914 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10299 10914 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10300 10915 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10301 10915 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10302 10916 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10303 10917 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10304 10917 armv7m.c:144 armv7m_restore_context():  
Debug: 10305 10918 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10306 10919 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10307 10920 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10308 10920 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10309 10921 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10310 10921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10311 10922 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10312 10923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10313 10923 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10314 10924 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10315 10925 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10316 10925 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10317 10926 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10318 10926 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10319 10941 cortex_m.c:548 cortex_m_poll():  
Debug: 10320 10942 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10321 10943 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10322 10944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10323 10945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10324 10946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10325 10946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10326 10947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10327 10948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10328 10948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10329 10949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10330 10950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10331 10951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10332 10951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10333 10952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10334 10953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10335 10953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10336 10954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10337 10955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10338 10956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10339 10956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10340 10957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10341 10958 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10342 10959 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10343 10959 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10344 10960 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10345 10960 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10346 10961 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10347 10962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10348 10962 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10349 10963 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10350 10963 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10351 10964 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10352 10965 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10353 10965 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10354 10966 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10355 10966 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10356 10967 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10357 10967 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10358 10968 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10359 10968 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10360 10969 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10361 10969 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10362 10970 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10363 10970 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10364 10971 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10365 10971 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10366 10972 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10367 10972 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10368 10973 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10369 10975 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10370 10976 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10371 10976 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10372 10977 armv7m.c:144 armv7m_restore_context():  
Debug: 10373 10977 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10374 10978 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10375 10979 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10376 10979 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10377 10980 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10378 10981 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10379 10981 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10380 10982 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10381 10982 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10382 10983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10383 10984 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10384 10984 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10385 10985 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10386 10985 cortex_m.c:548 cortex_m_poll():  
Debug: 10387 10986 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10388 10987 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10389 10988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10390 10989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10391 10990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10392 10991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10393 10991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10394 10992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10395 10993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10396 10994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10397 10994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10398 10995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10399 10996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10400 10997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10401 10997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10402 10998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10403 10999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10404 10999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10405 11000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10406 11001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10407 11002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10408 11003 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10409 11004 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10410 11004 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10411 11005 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10412 11006 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10413 11006 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10414 11007 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10415 11008 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10416 11008 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10417 11009 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10418 11009 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10419 11010 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10420 11011 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10421 11011 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10422 11012 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10423 11012 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10424 11013 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10425 11013 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10426 11014 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10427 11014 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10428 11015 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10429 11015 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0048 0048d8b6 size 4
Debug: 10430 11016 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10431 11016 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10432 11017 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10433 11017 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10434 11018 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10435 11019 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10436 11019 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10437 11020 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10438 11021 armv7m.c:144 armv7m_restore_context():  
Debug: 10439 11021 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10440 11022 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10441 11023 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10442 11023 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10443 11024 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10444 11025 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10445 11025 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10446 11026 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10447 11026 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10448 11027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10449 11028 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10450 11028 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10451 11029 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10452 11029 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10453 11044 cortex_m.c:548 cortex_m_poll():  
Debug: 10454 11045 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10455 11046 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10456 11047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10457 11048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10458 11049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10459 11049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10460 11050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10461 11051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10462 11052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10463 11052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10464 11053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10465 11054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10466 11055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10467 11055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10468 11056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10469 11057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10470 11058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10471 11058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10472 11059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10473 11060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10474 11061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10475 11061 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10476 11062 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10477 11063 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10478 11063 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10479 11064 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10480 11065 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10481 11065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10482 11066 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10483 11066 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10484 11067 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10485 11067 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10486 11068 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10487 11069 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10488 11069 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10489 11070 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10490 11070 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10491 11071 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10492 11071 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10493 11072 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10494 11072 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10495 11073 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10496 11073 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10497 11074 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10498 11075 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10499 11075 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10500 11076 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10501 11076 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10502 11077 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10503 11079 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10504 11079 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10505 11080 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10506 11081 armv7m.c:144 armv7m_restore_context():  
Debug: 10507 11081 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10508 11082 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10509 11083 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10510 11084 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10511 11084 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10512 11085 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10513 11085 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10514 11086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10515 11087 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10516 11087 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10517 11088 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10518 11089 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10519 11089 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10520 11090 cortex_m.c:548 cortex_m_poll():  
Debug: 10521 11090 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10522 11091 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10523 11092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10524 11093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10525 11094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10526 11095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10527 11095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10528 11096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10529 11097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10530 11098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10531 11098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10532 11099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10533 11100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10534 11101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10535 11102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10536 11103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10537 11103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10538 11104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10539 11105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10540 11106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10541 11107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10542 11107 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10543 11108 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10544 11109 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10545 11114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10546 11115 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10547 11115 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10548 11116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10549 11117 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10550 11117 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10551 11118 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10552 11118 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10553 11119 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10554 11120 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10555 11120 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10556 11121 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10557 11122 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10558 11122 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10559 11123 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10560 11123 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10561 11124 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10562 11124 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10563 11125 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0049 0049d8b6 size 4
Debug: 10564 11126 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10565 11126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10566 11127 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10567 11128 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10568 11128 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10569 11129 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10570 11130 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10571 11131 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10572 11131 armv7m.c:144 armv7m_restore_context():  
Debug: 10573 11132 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10574 11133 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10575 11133 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10576 11134 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10577 11134 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10578 11135 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10579 11136 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10580 11136 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10581 11137 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10582 11138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10583 11138 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10584 11139 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10585 11139 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10586 11140 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10587 11155 cortex_m.c:548 cortex_m_poll():  
Debug: 10588 11156 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10589 11157 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10590 11157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10591 11158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10592 11159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10593 11160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10594 11160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10595 11161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10596 11162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10597 11163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10598 11163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10599 11164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10600 11165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10601 11165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10602 11166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10603 11167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10604 11168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10605 11168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10606 11169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10607 11170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10608 11171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10609 11171 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10610 11172 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10611 11173 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10612 11173 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10613 11174 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10614 11174 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10615 11175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10616 11176 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10617 11176 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10618 11177 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10619 11177 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10620 11178 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10621 11179 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10622 11179 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10623 11180 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10624 11180 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10625 11181 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10626 11181 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10627 11182 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10628 11182 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10629 11183 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10630 11184 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10631 11184 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10632 11185 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10633 11185 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10634 11186 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10635 11186 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10636 11187 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10637 11190 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10638 11192 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10639 11193 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10640 11193 armv7m.c:144 armv7m_restore_context():  
Debug: 10641 11194 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10642 11195 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10643 11196 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10644 11196 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10645 11197 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10646 11198 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10647 11199 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10648 11199 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10649 11200 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10650 11201 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10651 11201 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10652 11202 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10653 11202 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10654 11203 cortex_m.c:548 cortex_m_poll():  
Debug: 10655 11204 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10656 11205 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10657 11206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10658 11207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10659 11207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10660 11208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10661 11209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10662 11210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10663 11211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10664 11211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10665 11212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10666 11213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10667 11214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10668 11215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10669 11216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10670 11216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10671 11217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10672 11218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10673 11219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10674 11220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10675 11220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10676 11221 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10677 11222 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10678 11223 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10679 11224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10680 11224 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10681 11225 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10682 11226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10683 11226 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10684 11227 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10685 11227 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10686 11228 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10687 11229 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10688 11229 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10689 11230 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10690 11230 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10691 11231 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10692 11231 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10693 11232 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10694 11233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10695 11233 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10696 11234 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10697 11234 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004a 004ad8b6 size 4
Debug: 10698 11235 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10699 11236 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10700 11236 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10701 11237 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10702 11238 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10703 11238 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10704 11239 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10705 11240 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10706 11240 armv7m.c:144 armv7m_restore_context():  
Debug: 10707 11241 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10708 11242 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10709 11243 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10710 11243 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10711 11244 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10712 11245 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10713 11245 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10714 11246 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10715 11247 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10716 11247 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10717 11248 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10718 11249 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10719 11249 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10720 11250 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10722 11265 cortex_m.c:548 cortex_m_poll():  
Debug: 10723 11266 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10724 11267 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10725 11268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10726 11269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10727 11270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10728 11271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10729 11271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10730 11272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10731 11273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10732 11274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10733 11274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10734 11275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10735 11276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10736 11276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10737 11277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10738 11278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10739 11279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10740 11279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10741 11280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10742 11281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10743 11282 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10744 11282 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10745 11283 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10746 11284 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10747 11285 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10748 11285 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10749 11286 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10750 11287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10751 11287 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10752 11288 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10753 11288 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10754 11289 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10755 11290 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10756 11290 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10757 11291 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10758 11291 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10759 11292 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10760 11292 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 10761 11293 psoc4.c:721 psoc4_write(): Downloaded  9472 of 32695 bytes
Debug: 10762 11293 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10763 11294 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10764 11294 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10765 11295 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10766 11295 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10767 11296 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10768 11297 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10769 11297 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10770 11298 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10771 11298 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10772 11299 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10773 11301 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10774 11302 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10775 11303 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10776 11303 armv7m.c:144 armv7m_restore_context():  
Debug: 10777 11304 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10778 11305 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10779 11306 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10780 11306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10781 11307 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10782 11307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10783 11308 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10784 11309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10785 11309 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10786 11310 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10787 11311 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10788 11311 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10789 11312 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10790 11312 cortex_m.c:548 cortex_m_poll():  
Debug: 10791 11313 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10792 11314 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10793 11315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10794 11316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10795 11317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10796 11318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10797 11318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10798 11319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10799 11320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10800 11320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10801 11321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10802 11322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10803 11323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10804 11323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10805 11324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10806 11325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10807 11326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10808 11326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10809 11327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10810 11328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10811 11329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10812 11330 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10813 11331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10814 11332 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10815 11332 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10816 11333 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10817 11333 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10818 11334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10819 11335 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10820 11335 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10821 11336 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10822 11336 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10823 11337 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10824 11338 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10825 11338 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10826 11339 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10827 11340 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10828 11340 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10829 11341 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10830 11341 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10831 11342 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10832 11342 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10833 11343 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004b 004bd8b6 size 4
Debug: 10834 11343 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10835 11344 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10836 11344 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10837 11345 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10838 11345 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10839 11346 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10840 11347 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10841 11348 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10842 11349 armv7m.c:144 armv7m_restore_context():  
Debug: 10843 11349 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10844 11350 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10845 11351 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10846 11351 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10847 11352 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10848 11353 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10849 11353 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10850 11354 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10851 11354 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10852 11355 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10853 11356 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10854 11356 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10855 11357 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10856 11357 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10857 11373 cortex_m.c:548 cortex_m_poll():  
Debug: 10858 11373 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10859 11374 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10860 11375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10861 11376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10862 11377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10863 11378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10864 11379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10865 11379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10866 11380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10867 11381 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10868 11382 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10869 11382 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10870 11383 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10871 11384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10872 11385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10873 11385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10874 11386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10875 11387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10876 11388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10877 11388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10878 11389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10879 11390 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10880 11391 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10881 11391 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10882 11392 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10883 11393 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10884 11393 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10885 11394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10886 11394 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10887 11395 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10888 11395 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10889 11396 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10890 11397 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10891 11397 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 10892 11398 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10893 11399 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10894 11399 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10895 11400 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10896 11400 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 10897 11401 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10898 11401 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10899 11402 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10900 11403 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10901 11403 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 10902 11404 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 10903 11404 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10904 11405 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 10905 11405 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 10906 11406 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 10907 11408 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10908 11409 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 10909 11410 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10910 11410 armv7m.c:144 armv7m_restore_context():  
Debug: 10911 11411 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10912 11412 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10913 11412 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10914 11413 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10915 11413 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10916 11414 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10917 11415 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10918 11415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10919 11416 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10920 11416 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10921 11417 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10922 11418 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10923 11418 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10924 11419 cortex_m.c:548 cortex_m_poll():  
Debug: 10925 11419 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10926 11420 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10927 11421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10928 11422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10929 11423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10930 11424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10931 11424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10932 11425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 10933 11426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 10934 11427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 10935 11427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 10936 11428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 10937 11429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 10938 11430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 10939 11430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 10940 11431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 10941 11432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 10942 11432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10943 11433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 10944 11434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 10945 11435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 10946 11435 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 10947 11436 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 10948 11437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 10949 11438 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 10950 11438 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 10951 11439 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 10952 11439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 10953 11440 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 10954 11440 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 10955 11441 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 10956 11441 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 10957 11442 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 10958 11443 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 10959 11443 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10960 11444 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10961 11444 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 10962 11445 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 10963 11445 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 10964 11446 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10965 11446 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 10966 11447 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 10967 11448 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004c 004cd8b6 size 4
Debug: 10968 11449 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 10969 11449 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 10970 11450 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 10971 11450 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 10972 11451 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 10973 11452 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 10974 11452 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 10975 11453 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 10976 11454 armv7m.c:144 armv7m_restore_context():  
Debug: 10977 11454 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 10978 11455 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 10979 11456 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 10980 11457 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 10981 11457 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 10982 11458 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 10983 11458 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 10984 11459 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 10985 11460 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 10986 11460 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 10987 11461 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 10988 11462 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 10989 11462 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 10990 11463 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 10991 11478 cortex_m.c:548 cortex_m_poll():  
Debug: 10992 11479 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 10993 11480 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 10994 11481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 10995 11481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 10996 11482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 10997 11483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 10998 11484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 10999 11484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11000 11485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11001 11486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11002 11487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11003 11487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11004 11488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11005 11489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11006 11490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11007 11491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11008 11491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11009 11492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11010 11493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11011 11494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11012 11494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11013 11495 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11014 11496 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11015 11497 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11016 11497 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11017 11498 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11018 11498 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11019 11499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11020 11500 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11021 11500 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11022 11501 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11023 11501 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11024 11502 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11025 11503 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11026 11503 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11027 11504 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11028 11504 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11029 11505 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11030 11505 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11031 11506 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11032 11506 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11033 11507 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11034 11507 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11035 11508 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11036 11509 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11037 11509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11038 11510 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11039 11510 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11040 11511 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11041 11513 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11042 11513 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11043 11514 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11044 11515 armv7m.c:144 armv7m_restore_context():  
Debug: 11045 11515 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11046 11516 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11047 11517 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11048 11518 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11049 11518 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11050 11519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11051 11520 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11052 11520 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11053 11521 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11054 11521 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11055 11522 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11056 11523 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11057 11523 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11058 11524 cortex_m.c:548 cortex_m_poll():  
Debug: 11059 11524 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11060 11525 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11061 11526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11062 11527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11063 11528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11064 11528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11065 11529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11066 11530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11067 11531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11068 11531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11069 11532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11070 11533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11071 11534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11072 11534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11073 11535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11074 11536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11075 11537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11076 11537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11077 11538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11078 11539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11079 11540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11080 11540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11081 11541 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11082 11542 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11083 11543 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11084 11543 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11085 11544 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11086 11544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11087 11545 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11088 11545 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11089 11546 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11090 11546 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11091 11547 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11092 11548 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11093 11548 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11094 11549 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11095 11549 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11096 11550 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11097 11550 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11098 11551 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11099 11552 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11100 11552 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11101 11553 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004d 004dd8b6 size 4
Debug: 11102 11553 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11103 11554 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11104 11554 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11105 11555 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11106 11555 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11107 11556 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11108 11557 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11109 11558 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11110 11558 armv7m.c:144 armv7m_restore_context():  
Debug: 11111 11559 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11112 11560 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11113 11560 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11114 11561 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11115 11562 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11116 11562 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11117 11563 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11118 11564 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11119 11565 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11120 11565 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11121 11566 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11122 11567 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11123 11567 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11124 11568 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11125 11583 cortex_m.c:548 cortex_m_poll():  
Debug: 11126 11583 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11127 11584 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11128 11585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11129 11586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11130 11587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11131 11587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11132 11588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11133 11589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11134 11590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11135 11591 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11136 11591 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11137 11592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11138 11593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11139 11594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11140 11594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11141 11595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11142 11596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11143 11597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11144 11598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11145 11599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11146 11600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11147 11600 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11148 11601 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11149 11602 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11150 11603 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11151 11603 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11152 11604 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11153 11605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11154 11605 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11155 11606 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11156 11606 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11157 11607 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11158 11608 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11159 11608 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11160 11609 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11161 11609 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11162 11610 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11163 11610 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11164 11611 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11165 11611 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11166 11612 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11167 11612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11168 11613 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11169 11614 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11170 11615 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11171 11615 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11172 11616 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11173 11616 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11174 11617 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11175 11619 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11176 11620 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11177 11620 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11178 11621 armv7m.c:144 armv7m_restore_context():  
Debug: 11179 11621 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11180 11622 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11181 11623 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11182 11624 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11183 11624 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11184 11625 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11185 11625 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11186 11626 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11187 11627 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11188 11627 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11189 11628 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11190 11629 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11191 11629 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11192 11630 cortex_m.c:548 cortex_m_poll():  
Debug: 11193 11630 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11194 11632 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11195 11633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11196 11634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11197 11635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11198 11635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11199 11636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11200 11637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11201 11638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11202 11645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11203 11645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11204 11646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11205 11647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11206 11648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11207 11649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11208 11650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11209 11651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11210 11651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11211 11652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11212 11653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11213 11654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11214 11655 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11215 11656 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11216 11658 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11217 11659 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11218 11660 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11219 11660 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11220 11661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11221 11662 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11222 11662 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11223 11663 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11224 11664 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11225 11665 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11226 11665 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11227 11666 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11228 11666 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11229 11667 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11230 11667 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11231 11668 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11232 11669 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11233 11669 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11234 11670 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11235 11670 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004e 004ed8b6 size 4
Debug: 11236 11671 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11237 11672 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11238 11672 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11239 11673 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11240 11673 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11241 11674 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11242 11675 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11243 11675 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11244 11676 armv7m.c:144 armv7m_restore_context():  
Debug: 11245 11677 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11246 11678 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11247 11678 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11248 11679 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11249 11680 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11250 11680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11251 11681 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11252 11682 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11253 11682 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11254 11683 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11255 11684 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11256 11684 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11257 11685 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11258 11686 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11259 11701 cortex_m.c:548 cortex_m_poll():  
Debug: 11260 11701 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11261 11702 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11262 11703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11263 11704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11264 11705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11265 11705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11266 11706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11267 11707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11268 11708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11269 11709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11270 11710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11271 11710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11272 11711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11273 11712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11274 11713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11275 11714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11276 11715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11277 11715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11278 11716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11279 11717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11280 11718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11281 11718 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11282 11719 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11283 11720 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11284 11721 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11285 11721 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11286 11722 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11287 11722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11288 11723 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11289 11723 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11290 11724 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11291 11724 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11292 11725 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11293 11726 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11294 11726 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11295 11727 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11296 11727 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11297 11728 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11298 11728 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11299 11729 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11300 11730 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11301 11730 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11302 11731 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11303 11732 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11304 11732 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11305 11733 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11306 11733 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11307 11734 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11308 11734 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11309 11736 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11310 11737 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11311 11738 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11312 11738 armv7m.c:144 armv7m_restore_context():  
Debug: 11313 11739 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11314 11740 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11315 11740 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11316 11741 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11317 11742 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11318 11743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11319 11743 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11320 11744 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11321 11744 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11322 11745 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11323 11746 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11324 11746 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11325 11747 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11326 11748 cortex_m.c:548 cortex_m_poll():  
Debug: 11327 11748 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11328 11749 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11329 11750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11330 11751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11331 11753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11332 11753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11333 11754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11334 11755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11335 11756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11336 11757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11337 11757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11338 11758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11339 11759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11340 11760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11341 11760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11342 11761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11343 11762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11344 11763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11345 11763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11346 11764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11347 11765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11348 11766 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11349 11766 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11350 11767 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11351 11768 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11352 11768 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11353 11769 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11354 11770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11355 11770 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11356 11771 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11357 11771 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11358 11772 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11359 11773 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11360 11773 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11361 11774 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11362 11774 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11363 11775 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11364 11775 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11365 11776 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11366 11776 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11367 11777 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11368 11777 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11369 11778 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 004f 004fd8b6 size 4
Debug: 11370 11779 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11371 11779 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11372 11780 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11373 11780 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11374 11781 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11375 11782 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11376 11783 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11377 11783 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11378 11785 armv7m.c:144 armv7m_restore_context():  
Debug: 11379 11785 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11380 11785 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11381 11786 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11382 11787 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11383 11787 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11384 11789 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11385 11790 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11386 11790 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11387 11791 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11388 11792 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11389 11792 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11390 11793 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11391 11793 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11393 11794 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11394 11809 cortex_m.c:548 cortex_m_poll():  
Debug: 11395 11810 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11396 11811 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11397 11812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11398 11813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11399 11813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11400 11814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11401 11815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11402 11816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11403 11816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11404 11817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11405 11818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11406 11819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11407 11819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11408 11820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11409 11821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11410 11821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11411 11822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11412 11823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11413 11824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11414 11825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11415 11825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11416 11826 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11417 11827 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11418 11828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11419 11828 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11420 11829 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11421 11829 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11422 11830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11423 11831 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11424 11832 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11425 11832 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11426 11833 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11427 11834 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11428 11834 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11429 11835 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11430 11835 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11431 11836 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11432 11836 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 11433 11837 psoc4.c:721 psoc4_write(): Downloaded 10112 of 32695 bytes
Debug: 11434 11837 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11435 11838 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11436 11839 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11437 11839 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11438 11840 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11439 11840 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11440 11841 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11441 11841 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11442 11842 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11443 11842 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11444 11843 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11445 11845 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11446 11846 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11447 11846 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11448 11847 armv7m.c:144 armv7m_restore_context():  
Debug: 11449 11847 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11450 11849 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11451 11849 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11452 11850 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11453 11850 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11454 11851 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11455 11852 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11456 11853 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11457 11853 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11458 11854 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11459 11854 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11460 11855 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11461 11856 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11462 11856 cortex_m.c:548 cortex_m_poll():  
Debug: 11463 11857 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11464 11858 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11465 11859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11466 11860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11467 11860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11468 11861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11469 11862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11470 11863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11471 11864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11472 11866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11473 11867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11474 11867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11475 11868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11476 11869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11477 11870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11478 11871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11479 11871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11480 11872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11481 11873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11482 11874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11483 11874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11484 11875 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11485 11876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11486 11877 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11487 11878 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11488 11878 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11489 11879 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11490 11880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11491 11880 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11492 11881 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11493 11881 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11494 11882 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11495 11883 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11496 11883 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11497 11884 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11498 11884 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11499 11885 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11500 11885 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11501 11886 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11502 11886 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11503 11887 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11504 11887 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11505 11888 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0050 0050d8b6 size 4
Debug: 11506 11889 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11507 11889 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11508 11890 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11509 11890 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11510 11891 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11511 11892 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11512 11892 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11513 11893 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11514 11894 armv7m.c:144 armv7m_restore_context():  
Debug: 11515 11894 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11516 11895 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11517 11896 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11518 11896 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11519 11897 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11520 11898 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11521 11898 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11522 11899 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11523 11900 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11524 11900 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11525 11901 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11526 11902 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11527 11902 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11528 11903 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11529 11918 cortex_m.c:548 cortex_m_poll():  
Debug: 11530 11919 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11531 11920 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11532 11921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11533 11921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11534 11922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11535 11923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11536 11924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11537 11925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11538 11925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11539 11926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11540 11927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11541 11928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11542 11928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11543 11929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11544 11930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11545 11930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11546 11931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11547 11932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11548 11933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11549 11933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11550 11934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11551 11935 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11552 11936 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11553 11936 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11554 11937 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11555 11938 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11556 11938 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11557 11939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11558 11939 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11559 11940 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11560 11941 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11561 11941 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11562 11942 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11563 11942 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11564 11943 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11565 11944 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11566 11944 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11567 11945 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11568 11945 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11569 11946 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11570 11946 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11571 11947 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11572 11947 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11573 11948 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11574 11948 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11575 11949 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11576 11950 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11577 11950 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11578 11951 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11579 11953 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11580 11953 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11581 11954 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11582 11955 armv7m.c:144 armv7m_restore_context():  
Debug: 11583 11955 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11584 11956 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11585 11957 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11586 11957 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11587 11958 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11588 11959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11589 11959 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11590 11960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11591 11961 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11592 11961 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11593 11962 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11594 11962 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11595 11963 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11596 11964 cortex_m.c:548 cortex_m_poll():  
Debug: 11597 11964 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11598 11966 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11599 11967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11600 11968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11601 11968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11602 11969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11603 11970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11604 11971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11605 11971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11606 11972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11607 11973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11608 11974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11609 11974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11610 11975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11611 11976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11612 11977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11613 11977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11614 11978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11615 11979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11616 11980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11617 11980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11618 11981 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11619 11982 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11620 11983 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11621 11983 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11622 11984 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11623 11984 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11624 11985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11625 11986 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11626 11986 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11627 11987 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11628 11987 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11629 11988 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11630 11989 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11631 11989 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11632 11990 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11633 11990 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11634 11991 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11635 11991 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11636 11992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11637 11992 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11638 11993 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11639 11993 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0051 0051d8b6 size 4
Debug: 11640 11994 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11641 11994 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11642 11995 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11643 11995 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11644 11996 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11645 11997 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11646 11997 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11647 11998 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11648 11999 armv7m.c:144 armv7m_restore_context():  
Debug: 11649 11999 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11650 12000 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11651 12001 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11652 12001 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11653 12002 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11654 12003 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11655 12003 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11656 12004 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11657 12004 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11658 12005 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11659 12006 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11660 12006 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11661 12007 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11662 12007 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11663 12022 cortex_m.c:548 cortex_m_poll():  
Debug: 11664 12023 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11665 12024 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11666 12025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11667 12026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11668 12026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11669 12027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11670 12028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11671 12029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11672 12029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11673 12030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11674 12031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11675 12032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11676 12033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11677 12033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11678 12034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11679 12035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11680 12036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11681 12037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11682 12037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11683 12038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11684 12039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11685 12039 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11686 12040 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11687 12041 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11688 12042 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11689 12042 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11690 12043 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11691 12043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11692 12044 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11693 12044 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11694 12045 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11695 12045 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11696 12046 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11697 12047 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11698 12047 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11699 12048 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11700 12048 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11701 12049 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11702 12049 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11703 12050 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11704 12050 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11705 12051 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11706 12051 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11707 12052 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11708 12053 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11709 12053 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11710 12054 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11711 12054 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11712 12055 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11713 12057 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11714 12058 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11715 12058 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11716 12059 armv7m.c:144 armv7m_restore_context():  
Debug: 11717 12059 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11718 12060 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11719 12061 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11720 12062 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11721 12062 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11722 12063 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11723 12063 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11724 12064 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11725 12065 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11726 12065 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11727 12066 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11728 12067 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11729 12067 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11730 12068 cortex_m.c:548 cortex_m_poll():  
Debug: 11731 12068 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11732 12069 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11733 12070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11734 12071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11735 12072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11736 12073 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11737 12073 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11738 12074 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11739 12075 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11740 12075 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11741 12076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11742 12077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11743 12078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11744 12078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11745 12079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11746 12080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11747 12081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11748 12081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11749 12082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11750 12083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11751 12084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11752 12084 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11753 12085 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11754 12086 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11755 12086 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11756 12087 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11757 12088 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11758 12088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11759 12089 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11760 12089 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11761 12090 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11762 12090 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11763 12091 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11764 12092 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11765 12092 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11766 12093 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11767 12093 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11768 12094 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11769 12094 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11770 12095 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11771 12095 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11772 12096 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11773 12096 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0052 0052d8b6 size 4
Debug: 11774 12097 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11775 12097 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11776 12098 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11777 12099 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11778 12099 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11779 12100 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11780 12101 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11781 12101 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11782 12102 armv7m.c:144 armv7m_restore_context():  
Debug: 11783 12102 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11784 12103 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11785 12104 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11786 12105 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11787 12105 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11788 12106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11789 12106 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11790 12107 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11791 12108 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11792 12108 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11793 12109 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11794 12109 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11795 12110 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11796 12111 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11797 12126 cortex_m.c:548 cortex_m_poll():  
Debug: 11798 12126 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11799 12128 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11800 12129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11801 12129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11802 12130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11803 12131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11804 12132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11805 12132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11806 12133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11807 12134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11808 12135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11809 12135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11810 12136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11811 12137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11812 12138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11813 12138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11814 12139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11815 12140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11816 12141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11817 12141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11818 12142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11819 12143 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11820 12144 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11821 12145 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11822 12145 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11823 12146 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11824 12146 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11825 12147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11826 12148 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11827 12148 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11828 12149 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11829 12149 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11830 12150 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11831 12151 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11832 12151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11833 12152 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11834 12152 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11835 12153 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11836 12153 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11837 12154 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11838 12154 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11839 12155 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11840 12155 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11841 12156 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11842 12156 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11843 12157 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11844 12157 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11845 12158 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11846 12158 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11847 12160 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11848 12161 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11849 12162 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11850 12162 armv7m.c:144 armv7m_restore_context():  
Debug: 11851 12163 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11852 12164 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11853 12164 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11854 12165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11855 12166 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11856 12166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11857 12167 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11858 12167 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11859 12168 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11860 12169 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11861 12169 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11862 12170 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11863 12170 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11864 12171 cortex_m.c:548 cortex_m_poll():  
Debug: 11865 12172 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11866 12173 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11867 12181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11868 12182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11869 12183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11870 12184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11871 12185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11872 12186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11873 12186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11874 12187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11875 12188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11876 12189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11877 12190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11878 12191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11879 12191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11880 12199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11881 12199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11882 12200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11883 12201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11884 12202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11885 12203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11886 12204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11887 12205 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11888 12206 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11889 12207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11890 12207 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11891 12208 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11892 12209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11893 12209 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11894 12210 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11895 12210 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11896 12211 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11897 12211 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11898 12212 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 11899 12212 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11900 12213 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11901 12213 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11902 12214 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11903 12214 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11904 12215 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11905 12216 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11906 12216 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11907 12217 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0053 0053d8b6 size 4
Debug: 11908 12217 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 11909 12218 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11910 12218 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 11911 12219 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 11912 12219 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 11913 12220 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11914 12221 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 11915 12222 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11916 12222 armv7m.c:144 armv7m_restore_context():  
Debug: 11917 12223 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11918 12224 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11919 12224 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11920 12225 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11921 12225 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11922 12226 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11923 12227 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11924 12227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11925 12228 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11926 12229 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11927 12229 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11928 12230 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11929 12230 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11930 12231 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 11931 12246 cortex_m.c:548 cortex_m_poll():  
Debug: 11932 12247 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 11933 12248 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 11934 12249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 11935 12249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 11936 12250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 11937 12251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 11938 12252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 11939 12252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 11940 12253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 11941 12254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 11942 12255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 11943 12255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 11944 12256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 11945 12257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 11946 12258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 11947 12258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 11948 12259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 11949 12260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11950 12260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 11951 12261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 11952 12262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 11953 12263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 11954 12263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 11955 12264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 11956 12265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 11957 12265 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 11958 12266 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 11959 12267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 11960 12267 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 11961 12268 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 11962 12268 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 11963 12269 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 11964 12269 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 11965 12270 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 11966 12270 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11967 12271 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11968 12271 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 11969 12272 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 11970 12272 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 11971 12273 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 11972 12273 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11973 12274 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 11974 12274 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 11975 12275 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 11976 12276 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 11977 12276 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 11978 12277 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 11979 12277 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 11980 12278 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 11981 12280 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 11982 12280 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 11983 12281 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 11984 12281 armv7m.c:144 armv7m_restore_context():  
Debug: 11985 12282 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 11986 12283 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 11987 12283 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 11988 12284 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 11989 12285 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 11990 12285 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 11991 12286 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 11992 12286 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 11993 12287 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 11994 12288 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 11995 12288 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 11996 12289 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 11997 12289 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 11998 12290 cortex_m.c:548 cortex_m_poll():  
Debug: 11999 12291 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12000 12292 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12001 12292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12002 12293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12003 12294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12004 12295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12005 12295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12006 12296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12007 12297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12008 12297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12009 12301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12010 12301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12011 12302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12012 12303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12013 12304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12014 12304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12015 12305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12016 12306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12017 12307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12018 12308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12019 12308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12020 12309 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12021 12310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12022 12310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12023 12311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12024 12312 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12025 12312 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12026 12313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12027 12314 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12028 12314 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12029 12315 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12030 12315 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12031 12316 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12032 12316 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12033 12317 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12034 12317 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12035 12318 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12036 12319 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12037 12319 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12038 12320 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12039 12320 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12040 12321 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12041 12321 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0054 0054d8b6 size 4
Debug: 12042 12322 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12043 12322 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12044 12323 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12045 12323 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12046 12324 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12047 12325 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12048 12325 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12049 12326 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12050 12326 armv7m.c:144 armv7m_restore_context():  
Debug: 12051 12327 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12052 12328 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12053 12328 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12054 12329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12055 12330 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12056 12330 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12057 12331 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12058 12332 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12059 12332 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12060 12333 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12061 12334 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12062 12334 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12063 12335 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12064 12336 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12066 12351 cortex_m.c:548 cortex_m_poll():  
Debug: 12067 12351 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12068 12352 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12069 12353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12070 12354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12071 12355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12072 12355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12073 12356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12074 12357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12075 12357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12076 12358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12077 12359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12078 12359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12079 12360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12080 12361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12081 12362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12082 12363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12083 12363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12084 12364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12085 12365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12086 12365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12087 12366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12088 12367 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12089 12368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12090 12368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12091 12369 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12092 12370 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12093 12370 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12094 12371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12095 12371 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12096 12372 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12097 12372 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12098 12373 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12099 12374 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12100 12374 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12101 12375 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12102 12375 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12103 12376 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12104 12376 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 12105 12377 psoc4.c:721 psoc4_write(): Downloaded 10752 of 32695 bytes
Debug: 12106 12377 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12107 12378 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12108 12378 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12109 12379 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12110 12379 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12111 12380 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12112 12381 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12113 12381 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12114 12382 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12115 12382 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12116 12383 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12117 12385 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12118 12386 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12119 12386 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12120 12387 armv7m.c:144 armv7m_restore_context():  
Debug: 12121 12387 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12122 12388 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12123 12389 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12124 12389 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12125 12390 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12126 12391 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12127 12391 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12128 12392 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12129 12393 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12130 12393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12131 12394 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12132 12395 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12133 12395 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12134 12396 cortex_m.c:548 cortex_m_poll():  
Debug: 12135 12397 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12136 12398 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12137 12399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12138 12400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12139 12401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12140 12401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12141 12402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12142 12403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12143 12404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12144 12404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12145 12405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12146 12406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12147 12407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12148 12407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12149 12408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12150 12409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12151 12410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12152 12410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12153 12411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12154 12412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12155 12413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12156 12413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12157 12414 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12158 12415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12159 12416 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12160 12416 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12161 12417 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12162 12418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12163 12418 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12164 12419 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12165 12419 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12166 12420 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12167 12420 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12168 12421 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12169 12421 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12170 12422 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12171 12422 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12172 12423 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12173 12423 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12174 12424 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12175 12424 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12176 12425 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12177 12426 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0055 0055d8b6 size 4
Debug: 12178 12426 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12179 12427 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12180 12427 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12181 12428 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12182 12428 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12183 12429 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12184 12430 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12185 12431 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12186 12431 armv7m.c:144 armv7m_restore_context():  
Debug: 12187 12432 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12188 12433 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12189 12433 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12190 12434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12191 12435 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12192 12435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12193 12436 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12194 12436 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12195 12437 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12196 12438 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12197 12438 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12198 12439 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12199 12439 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12200 12440 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12201 12455 cortex_m.c:548 cortex_m_poll():  
Debug: 12202 12456 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12203 12457 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12204 12458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12205 12459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12206 12459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12207 12460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12208 12461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12209 12461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12210 12462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12211 12463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12212 12464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12213 12465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12214 12465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12215 12466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12216 12467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12217 12468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12218 12468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12219 12469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12220 12470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12221 12470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12222 12471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12223 12472 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12224 12473 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12225 12473 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12226 12474 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12227 12475 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12228 12475 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12229 12476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12230 12476 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12231 12477 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12232 12477 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12233 12478 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12234 12479 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12235 12479 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12236 12480 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12237 12480 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12238 12481 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12239 12481 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12240 12482 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12241 12482 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12242 12483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12243 12483 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12244 12484 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12245 12485 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12246 12485 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12247 12486 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12248 12486 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12249 12487 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12250 12487 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12251 12489 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12252 12490 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12253 12491 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12254 12491 armv7m.c:144 armv7m_restore_context():  
Debug: 12255 12492 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12256 12493 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12257 12494 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12258 12494 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12259 12495 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12260 12496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12261 12496 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12262 12497 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12263 12497 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12264 12498 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12265 12499 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12266 12499 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12267 12500 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12268 12501 cortex_m.c:548 cortex_m_poll():  
Debug: 12269 12501 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12270 12502 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12271 12503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12272 12504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12273 12505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12274 12506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12275 12506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12276 12507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12277 12508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12278 12509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12279 12509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12280 12510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12281 12511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12282 12512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12283 12512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12284 12513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12285 12514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12286 12515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12287 12515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12288 12516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12289 12517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12290 12518 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12291 12518 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12292 12519 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12293 12520 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12294 12520 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12295 12521 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12296 12522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12297 12522 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12298 12523 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12299 12523 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12300 12524 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12301 12524 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12302 12525 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12303 12526 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12304 12526 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12305 12527 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12306 12527 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12307 12528 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12308 12528 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12309 12529 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12310 12529 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12311 12530 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0056 0056d8b6 size 4
Debug: 12312 12531 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12313 12531 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12314 12532 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12315 12532 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12316 12533 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12317 12534 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12318 12534 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12319 12535 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12320 12536 armv7m.c:144 armv7m_restore_context():  
Debug: 12321 12536 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12322 12537 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12323 12538 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12324 12538 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12325 12539 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12326 12540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12327 12540 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12328 12541 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12329 12541 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12330 12542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12331 12543 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12332 12543 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12333 12544 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12334 12545 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12335 12560 cortex_m.c:548 cortex_m_poll():  
Debug: 12336 12560 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12337 12561 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12338 12562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12339 12563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12340 12564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12341 12564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12342 12565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12343 12566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12344 12567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12345 12567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12346 12568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12347 12569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12348 12570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12349 12570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12350 12571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12351 12572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12352 12572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12353 12573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12354 12574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12355 12575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12356 12575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12357 12576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12358 12577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12359 12577 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12360 12578 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12361 12579 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12362 12579 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12363 12580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12364 12580 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12365 12581 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12366 12582 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12367 12582 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12368 12583 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12369 12583 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12370 12584 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12371 12584 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12372 12585 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12373 12585 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12374 12586 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12375 12586 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12376 12587 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12377 12587 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12378 12588 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12379 12589 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12380 12589 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12381 12590 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12382 12590 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12383 12591 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12384 12591 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12385 12593 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12386 12594 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12387 12595 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12388 12595 armv7m.c:144 armv7m_restore_context():  
Debug: 12389 12596 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12390 12597 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12391 12597 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12392 12598 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12393 12598 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12394 12599 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12395 12600 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12396 12600 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12397 12601 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12398 12601 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12399 12602 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12400 12602 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12401 12603 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12402 12604 cortex_m.c:548 cortex_m_poll():  
Debug: 12403 12604 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12404 12605 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12405 12606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12406 12607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12407 12608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12408 12608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12409 12609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12410 12610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12411 12611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12412 12611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12413 12612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12414 12613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12415 12614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12416 12614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12417 12615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12418 12616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12419 12617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12420 12618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12421 12618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12422 12619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12423 12620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12424 12620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12425 12621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12426 12622 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12427 12623 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12428 12623 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12429 12624 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12430 12624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12431 12625 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12432 12625 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12433 12626 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12434 12627 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12435 12627 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12436 12628 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12437 12628 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12438 12629 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12439 12629 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12440 12630 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12441 12630 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12442 12631 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12443 12632 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12444 12632 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12445 12633 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0057 0057d8b6 size 4
Debug: 12446 12633 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12447 12634 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12448 12634 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12449 12635 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12450 12635 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12451 12636 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12452 12637 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12453 12637 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12454 12638 armv7m.c:144 armv7m_restore_context():  
Debug: 12455 12638 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12456 12639 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12457 12640 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12458 12641 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12459 12641 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12460 12642 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12461 12643 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12462 12643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12463 12644 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12464 12645 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12465 12645 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12466 12646 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12467 12646 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12468 12647 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12469 12662 cortex_m.c:548 cortex_m_poll():  
Debug: 12470 12663 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12471 12664 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12472 12665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12473 12666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12474 12666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12475 12667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12476 12668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12477 12668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12478 12669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12479 12670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12480 12671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12481 12671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12482 12672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12483 12673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12484 12673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12485 12674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12486 12675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12487 12676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12488 12677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12489 12678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12490 12678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12491 12679 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12492 12680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12493 12680 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12494 12681 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12495 12682 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12496 12682 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12497 12683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12498 12684 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12499 12684 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12500 12685 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12501 12685 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12502 12686 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12503 12686 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12504 12687 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12505 12688 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12506 12688 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12507 12689 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12508 12689 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12509 12690 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12510 12690 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12511 12691 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12512 12691 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12513 12692 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12514 12692 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12515 12693 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12516 12693 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12517 12694 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12518 12694 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12519 12696 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12520 12697 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12521 12698 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12522 12699 armv7m.c:144 armv7m_restore_context():  
Debug: 12523 12699 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12524 12700 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12525 12701 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12526 12701 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12527 12702 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12528 12703 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12529 12703 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12530 12704 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12531 12704 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12532 12705 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12533 12706 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12534 12706 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12535 12707 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12536 12708 cortex_m.c:548 cortex_m_poll():  
Debug: 12537 12708 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12538 12709 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12539 12710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12540 12711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12541 12712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12542 12713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12543 12713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12544 12714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12545 12715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12546 12716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12547 12717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12548 12718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12549 12718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12550 12719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12551 12721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12552 12721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12553 12722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12554 12723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12555 12724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12556 12725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12557 12725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12558 12726 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12559 12727 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12560 12728 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12561 12728 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12562 12729 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12563 12730 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12564 12731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12565 12731 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12566 12732 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12567 12732 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12568 12733 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12569 12734 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12570 12734 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12571 12735 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12572 12736 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12573 12736 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12574 12737 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12575 12737 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12576 12738 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12577 12738 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12578 12739 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12579 12745 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0058 0058d8b6 size 4
Debug: 12580 12745 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12581 12746 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12582 12747 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12583 12747 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12584 12748 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12585 12749 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12586 12749 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12587 12750 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12588 12751 armv7m.c:144 armv7m_restore_context():  
Debug: 12589 12751 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12590 12752 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12591 12753 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12592 12754 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12593 12754 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12594 12755 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12595 12756 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12596 12756 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12597 12757 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12598 12758 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12599 12758 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12600 12759 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12601 12759 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12602 12760 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12603 12775 cortex_m.c:548 cortex_m_poll():  
Debug: 12604 12776 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12605 12777 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12606 12778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12607 12779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12608 12779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12609 12780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12610 12781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12611 12781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12612 12782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12613 12783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12614 12784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12615 12784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12616 12785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12617 12786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12618 12787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12619 12787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12620 12788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12621 12789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12622 12790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12623 12790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12624 12791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12625 12792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12626 12793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12627 12793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12628 12794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12629 12794 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12630 12795 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12631 12796 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12632 12796 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12633 12797 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12634 12797 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12635 12798 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12636 12799 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12637 12800 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12638 12800 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12639 12801 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12640 12801 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12641 12802 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12642 12802 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12643 12803 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12644 12803 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12645 12804 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12646 12804 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12647 12805 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12648 12805 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12649 12806 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12650 12806 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12651 12807 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12652 12808 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12653 12810 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12654 12810 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12655 12811 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12656 12811 armv7m.c:144 armv7m_restore_context():  
Debug: 12657 12812 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12658 12813 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12659 12813 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12660 12814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12661 12815 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12662 12815 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12663 12816 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12664 12817 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12665 12820 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12666 12820 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12667 12821 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12668 12821 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12669 12822 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12670 12823 cortex_m.c:548 cortex_m_poll():  
Debug: 12671 12823 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12672 12824 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12673 12825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12674 12826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12675 12827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12676 12827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12677 12828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12678 12829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12679 12830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12680 12830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12681 12831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12682 12832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12683 12832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12684 12833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12685 12834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12686 12835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12687 12836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12688 12836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12689 12837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12690 12838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12691 12838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12692 12839 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12693 12840 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12694 12841 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12695 12841 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12696 12842 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12697 12842 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12698 12843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12699 12844 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12700 12844 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12701 12845 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12702 12845 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12703 12846 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12704 12846 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12705 12847 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12706 12847 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12707 12848 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12708 12848 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12709 12849 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12710 12850 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12711 12850 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12712 12851 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12713 12851 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0059 0059d8b6 size 4
Debug: 12714 12852 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12715 12852 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12716 12853 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12717 12853 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12718 12854 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12719 12855 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12720 12855 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12721 12856 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12722 12857 armv7m.c:144 armv7m_restore_context():  
Debug: 12723 12857 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12724 12858 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12725 12859 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12726 12859 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12727 12860 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12728 12861 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12729 12861 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12730 12862 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12731 12862 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12732 12863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12733 12864 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12734 12864 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12735 12865 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12736 12865 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12738 12880 cortex_m.c:548 cortex_m_poll():  
Debug: 12739 12881 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12740 12882 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12741 12883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12742 12884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12743 12885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12744 12885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12745 12886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12746 12887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12747 12887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12748 12888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12749 12889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12750 12890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12751 12890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12752 12891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12753 12892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12754 12893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12755 12893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12756 12894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12757 12895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12758 12896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12759 12896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12760 12897 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12761 12898 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12762 12899 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12763 12899 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12764 12900 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12765 12900 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12766 12901 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12767 12902 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12768 12902 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12769 12903 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12770 12903 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12771 12904 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12772 12904 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12773 12905 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12774 12905 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12775 12906 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12776 12906 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 12777 12907 psoc4.c:721 psoc4_write(): Downloaded 11392 of 32695 bytes
Debug: 12778 12907 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12779 12908 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12780 12909 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12781 12909 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12782 12910 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12783 12910 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12784 12911 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12785 12911 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12786 12912 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12787 12912 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12788 12913 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12789 12915 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12790 12916 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12791 12916 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12792 12917 armv7m.c:144 armv7m_restore_context():  
Debug: 12793 12918 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12794 12919 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12795 12919 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12796 12920 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12797 12920 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12798 12921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12799 12921 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12800 12922 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12801 12923 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12802 12923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12803 12924 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12804 12925 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12805 12925 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12806 12926 cortex_m.c:548 cortex_m_poll():  
Debug: 12807 12927 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12808 12928 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12809 12929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12810 12930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12811 12931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12812 12932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12813 12933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12814 12933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12815 12934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12816 12935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12817 12936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12818 12936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12819 12937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12820 12938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12821 12939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12822 12939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12823 12940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12824 12941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12825 12942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12826 12942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12827 12943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12828 12944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12829 12944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12830 12945 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12831 12946 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12832 12946 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12833 12947 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12834 12948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12835 12949 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12836 12949 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12837 12950 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12838 12950 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12839 12951 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12840 12951 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12841 12952 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12842 12952 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12843 12953 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12844 12953 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12845 12954 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12846 12955 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12847 12955 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12848 12956 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12849 12956 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005a 005ad8b6 size 4
Debug: 12850 12957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12851 12957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12852 12958 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12853 12958 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12854 12959 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12855 12960 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12856 12960 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12857 12961 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12858 12962 armv7m.c:144 armv7m_restore_context():  
Debug: 12859 12962 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12860 12963 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12861 12964 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12862 12965 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12863 12965 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12864 12966 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12865 12966 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12866 12967 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12867 12968 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12868 12968 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12869 12969 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12870 12969 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12871 12970 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12872 12971 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 12873 12986 cortex_m.c:548 cortex_m_poll():  
Debug: 12874 12986 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12875 12987 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12876 12988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12877 12989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12878 12990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12879 12990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12880 12991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12881 12992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12882 12993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12883 12993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12884 12994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12885 12995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12886 12996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12887 12996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12888 12997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12889 12998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12890 12999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12891 12999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12892 13000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12893 13001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12894 13002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12895 13002 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12896 13003 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12897 13004 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12898 13005 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12899 13005 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12900 13006 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12901 13006 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12902 13007 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12903 13007 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12904 13008 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12905 13008 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12906 13009 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12907 13010 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 12908 13010 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12909 13011 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12910 13011 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12911 13012 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12912 13012 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 12913 13013 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12914 13013 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12915 13014 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12916 13014 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12917 13015 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 12918 13016 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 12919 13016 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12920 13017 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 12921 13017 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 12922 13018 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 12923 13020 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12924 13020 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 12925 13021 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12926 13022 armv7m.c:144 armv7m_restore_context():  
Debug: 12927 13022 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12928 13023 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12929 13024 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12930 13024 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12931 13025 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12932 13026 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12933 13026 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 12934 13027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 12935 13027 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 12936 13028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 12937 13029 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 12938 13029 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 12939 13030 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 12940 13031 cortex_m.c:548 cortex_m_poll():  
Debug: 12941 13031 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 12942 13032 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 12943 13033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 12944 13034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 12945 13035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 12946 13035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 12947 13036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 12948 13037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 12949 13037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 12950 13038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 12951 13039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 12952 13040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 12953 13040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 12954 13041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 12955 13042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 12956 13043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 12957 13043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 12958 13044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12959 13045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 12960 13045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 12961 13046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 12962 13047 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 12963 13048 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 12964 13049 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 12965 13049 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 12966 13050 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 12967 13050 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 12968 13051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 12969 13052 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 12970 13052 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 12971 13053 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 12972 13053 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 12973 13054 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 12974 13055 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 12975 13055 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12976 13056 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12977 13056 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 12978 13057 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 12979 13057 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 12980 13058 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12981 13058 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 12982 13059 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 12983 13060 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005b 005bd8b6 size 4
Debug: 12984 13060 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 12985 13061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 12986 13061 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 12987 13062 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 12988 13062 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 12989 13063 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 12990 13064 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 12991 13064 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 12992 13065 armv7m.c:144 armv7m_restore_context():  
Debug: 12993 13065 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 12994 13066 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 12995 13067 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 12996 13067 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 12997 13068 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 12998 13068 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 12999 13069 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13000 13070 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13001 13070 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13002 13071 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13003 13072 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13004 13072 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13005 13073 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13006 13073 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13007 13088 cortex_m.c:548 cortex_m_poll():  
Debug: 13008 13089 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13009 13090 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13010 13091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13011 13092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13012 13092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13013 13093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13014 13094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13015 13094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13016 13095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13017 13096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13018 13097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13019 13097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13020 13098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13021 13099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13022 13100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13023 13100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13024 13101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13025 13102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13026 13103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13027 13103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13028 13104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13029 13105 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13030 13105 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13031 13106 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13032 13107 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13033 13107 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13034 13108 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13035 13109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13036 13109 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13037 13110 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13038 13110 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13039 13111 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13040 13112 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13041 13112 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13042 13113 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13043 13113 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13044 13114 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13045 13114 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13046 13115 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13047 13115 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13048 13116 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13049 13116 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13050 13117 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13051 13118 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13052 13118 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13053 13119 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13054 13119 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13055 13120 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13056 13120 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13057 13122 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13058 13123 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13059 13124 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13060 13124 armv7m.c:144 armv7m_restore_context():  
Debug: 13061 13125 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13062 13126 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13063 13126 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13064 13127 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13065 13127 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13066 13128 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13067 13129 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13068 13129 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13069 13130 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13070 13130 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13071 13131 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13072 13132 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13073 13132 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13074 13133 cortex_m.c:548 cortex_m_poll():  
Debug: 13075 13134 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13076 13135 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13077 13136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13078 13137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13079 13137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13080 13138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13081 13139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13082 13140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13083 13140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13084 13141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13085 13142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13086 13143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13087 13143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13088 13144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13089 13145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13090 13146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13091 13146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13092 13147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13093 13148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13094 13149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13095 13149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13096 13150 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13097 13151 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13098 13152 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13099 13152 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13100 13153 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13101 13153 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13102 13154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13103 13155 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13104 13155 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13105 13156 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13106 13156 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13107 13158 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13108 13158 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13109 13158 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13110 13159 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13111 13159 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13112 13160 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13113 13160 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13114 13162 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13115 13162 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13116 13163 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13117 13164 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005c 005cd8b6 size 4
Debug: 13118 13164 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13119 13165 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13120 13165 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13121 13166 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13122 13166 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13123 13167 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13124 13168 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13125 13168 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13126 13169 armv7m.c:144 armv7m_restore_context():  
Debug: 13127 13169 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13128 13170 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13129 13171 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13130 13172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13131 13172 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13132 13173 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13133 13173 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13134 13174 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13135 13174 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13136 13175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13137 13176 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13138 13176 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13139 13177 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13140 13178 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13141 13193 cortex_m.c:548 cortex_m_poll():  
Debug: 13142 13193 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13143 13194 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13144 13195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13145 13196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13146 13197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13147 13197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13148 13198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13149 13199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13150 13200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13151 13201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13152 13201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13153 13202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13154 13203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13155 13204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13156 13204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13157 13205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13158 13206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13159 13206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13160 13207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13161 13208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13162 13209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13163 13209 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13164 13210 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13165 13211 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13166 13212 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13167 13212 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13168 13213 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13169 13213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13170 13214 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13171 13214 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13172 13215 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13173 13216 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13174 13216 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13175 13217 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13176 13217 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13177 13218 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13178 13218 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13179 13219 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13180 13220 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13181 13220 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13182 13221 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13183 13221 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13184 13222 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13185 13222 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13186 13223 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13187 13224 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13188 13224 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13189 13225 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13190 13225 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13191 13228 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13192 13229 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13193 13229 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13194 13230 armv7m.c:144 armv7m_restore_context():  
Debug: 13195 13230 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13196 13231 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13197 13232 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13198 13233 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13199 13233 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13200 13234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13201 13235 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13202 13235 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13203 13236 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13204 13237 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13205 13237 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13206 13238 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13207 13238 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13208 13239 cortex_m.c:548 cortex_m_poll():  
Debug: 13209 13240 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13210 13241 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13211 13242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13212 13242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13213 13243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13214 13244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13215 13245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13216 13245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13217 13246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13218 13247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13219 13248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13220 13249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13221 13249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13222 13250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13223 13251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13224 13257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13225 13258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13226 13259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13227 13260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13228 13261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13229 13262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13230 13262 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13231 13263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13232 13264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13233 13265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13234 13266 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13235 13266 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13236 13267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13237 13268 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13238 13269 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13239 13270 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13240 13270 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13241 13271 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13242 13272 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13243 13272 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13244 13273 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13245 13273 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13246 13274 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13247 13274 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13248 13275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13249 13275 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13250 13276 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13251 13277 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005d 005dd8b6 size 4
Debug: 13252 13277 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13253 13278 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13254 13278 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13255 13279 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13256 13280 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13257 13280 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13258 13282 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13259 13283 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13260 13283 armv7m.c:144 armv7m_restore_context():  
Debug: 13261 13284 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13262 13285 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13263 13286 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13264 13286 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13265 13287 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13266 13288 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13267 13288 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13268 13289 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13269 13289 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13270 13290 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13271 13291 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13272 13291 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13273 13292 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13274 13292 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13275 13308 cortex_m.c:548 cortex_m_poll():  
Debug: 13276 13308 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13277 13309 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13278 13310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13279 13311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13280 13311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13281 13312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13282 13313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13283 13314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13284 13314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13285 13315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13286 13316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13287 13316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13288 13317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13289 13318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13290 13319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13291 13319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13292 13320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13293 13321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13294 13321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13295 13322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13296 13323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13297 13323 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13298 13324 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13299 13325 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13300 13326 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13301 13326 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13302 13327 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13303 13327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13304 13328 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13305 13329 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13306 13329 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13307 13330 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13308 13330 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13309 13331 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13310 13332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13311 13332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13312 13333 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13313 13333 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13314 13334 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13315 13334 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13316 13335 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13317 13336 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13318 13336 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13319 13337 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13320 13337 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13321 13338 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13322 13338 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13323 13339 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13324 13339 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13325 13341 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13326 13342 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13327 13343 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13328 13343 armv7m.c:144 armv7m_restore_context():  
Debug: 13329 13344 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13330 13345 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13331 13345 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13332 13346 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13333 13347 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13334 13347 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13335 13348 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13336 13349 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13337 13349 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13338 13350 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13339 13351 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13340 13351 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13341 13352 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13342 13352 cortex_m.c:548 cortex_m_poll():  
Debug: 13343 13353 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13344 13354 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13345 13355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13346 13356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13347 13356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13348 13357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13349 13358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13350 13359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13351 13359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13352 13360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13353 13361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13354 13362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13355 13362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13356 13363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13357 13365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13358 13366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13359 13366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13360 13367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13361 13368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13362 13369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13363 13369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13364 13370 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13365 13371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13366 13372 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13367 13372 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13368 13373 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13369 13373 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13370 13374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13371 13375 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13372 13375 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13373 13376 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13374 13376 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13375 13377 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13376 13378 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13377 13378 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13378 13379 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13379 13379 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13380 13380 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13381 13380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13382 13381 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13383 13381 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13384 13382 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13385 13383 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005e 005ed8b6 size 4
Debug: 13386 13383 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13387 13384 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13388 13384 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13389 13385 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13390 13385 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13391 13386 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13392 13386 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13393 13387 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13394 13388 armv7m.c:144 armv7m_restore_context():  
Debug: 13395 13388 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13396 13389 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13397 13390 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13398 13390 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13399 13391 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13400 13392 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13401 13392 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13402 13393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13403 13394 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13404 13394 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13405 13395 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13406 13395 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13407 13396 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13408 13397 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13410 13412 cortex_m.c:548 cortex_m_poll():  
Debug: 13411 13412 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13412 13413 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13413 13414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13414 13415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13415 13416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13416 13417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13417 13418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13418 13418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13419 13419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13420 13420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13421 13420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13422 13421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13423 13422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13424 13423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13425 13423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13426 13424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13427 13425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13428 13426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13429 13426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13430 13427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13431 13428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13432 13429 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13433 13429 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13434 13430 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13435 13431 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13436 13431 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13437 13432 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13438 13432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13439 13433 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13440 13434 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13441 13434 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13442 13435 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13443 13435 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13444 13436 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13445 13436 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13446 13437 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13447 13437 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13448 13438 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 13449 13438 psoc4.c:721 psoc4_write(): Downloaded 12032 of 32695 bytes
Debug: 13450 13439 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13451 13440 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13452 13440 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13453 13441 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13454 13441 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13455 13442 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13456 13442 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13457 13443 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13458 13443 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13459 13444 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13460 13444 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13461 13447 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13462 13447 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13463 13448 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13464 13448 armv7m.c:144 armv7m_restore_context():  
Debug: 13465 13449 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13466 13450 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13467 13450 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13468 13451 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13469 13452 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13470 13452 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13471 13453 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13472 13454 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13473 13454 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13474 13455 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13475 13456 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13476 13456 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13477 13457 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13478 13457 cortex_m.c:548 cortex_m_poll():  
Debug: 13479 13458 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13480 13459 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13481 13460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13482 13461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13483 13462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13484 13463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13485 13463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13486 13464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13487 13466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13488 13467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13489 13467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13490 13468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13491 13469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13492 13470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13493 13470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13494 13471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13495 13472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13496 13473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13497 13473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13498 13474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13499 13475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13500 13475 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13501 13476 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13502 13477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13503 13478 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13504 13478 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13505 13479 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13506 13479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13507 13480 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13508 13480 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13509 13481 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13510 13481 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13511 13483 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13512 13483 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13513 13484 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13514 13484 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13515 13485 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13516 13485 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13517 13486 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13518 13486 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13519 13487 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13520 13487 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13521 13488 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 005f 005fd8b6 size 4
Debug: 13522 13489 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13523 13489 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13524 13490 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13525 13490 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13526 13491 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13527 13491 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13528 13492 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13529 13493 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13530 13494 armv7m.c:144 armv7m_restore_context():  
Debug: 13531 13494 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13532 13495 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13533 13496 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13534 13496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13535 13497 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13536 13498 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13537 13498 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13538 13499 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13539 13500 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13540 13500 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13541 13501 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13542 13501 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13543 13502 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13544 13503 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13545 13518 cortex_m.c:548 cortex_m_poll():  
Debug: 13546 13518 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13547 13520 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13548 13521 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13549 13521 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13550 13522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13551 13523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13552 13524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13553 13524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13554 13525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13555 13526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13556 13526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13557 13527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13558 13528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13559 13529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13560 13529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13561 13530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13562 13531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13563 13532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13564 13533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13565 13533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13566 13534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13567 13535 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13568 13536 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13569 13536 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13570 13537 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13571 13538 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13572 13538 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13573 13539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13574 13539 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13575 13540 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13576 13540 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13577 13541 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13578 13542 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13579 13542 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13580 13543 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13581 13543 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13582 13544 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13583 13544 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13584 13545 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13585 13545 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13586 13546 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13587 13546 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13588 13547 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13589 13547 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13590 13548 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13591 13548 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13592 13549 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13593 13549 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13594 13550 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13595 13552 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13596 13553 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13597 13553 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13598 13554 armv7m.c:144 armv7m_restore_context():  
Debug: 13599 13554 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13600 13555 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13601 13556 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13602 13557 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13603 13557 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13604 13558 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13605 13558 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13606 13559 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13607 13560 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13608 13560 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13609 13561 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13610 13561 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13611 13562 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13612 13563 cortex_m.c:548 cortex_m_poll():  
Debug: 13613 13563 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13614 13564 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13615 13565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13616 13566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13617 13567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13618 13568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13619 13568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13620 13569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13621 13570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13622 13571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13623 13571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13624 13572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13625 13573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13626 13574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13627 13574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13628 13575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13629 13576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13630 13576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13631 13577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13632 13578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13633 13579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13634 13579 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13635 13580 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13636 13581 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13637 13582 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13638 13583 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13639 13583 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13640 13584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13641 13584 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13642 13585 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13643 13585 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13644 13586 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13645 13587 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13646 13587 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13647 13588 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13648 13588 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13649 13589 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13650 13589 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13651 13590 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13652 13590 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13653 13591 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13654 13591 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13655 13592 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0060 0060d8b6 size 4
Debug: 13656 13593 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13657 13593 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13658 13594 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13659 13594 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13660 13595 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13661 13596 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13662 13596 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13663 13597 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13664 13598 armv7m.c:144 armv7m_restore_context():  
Debug: 13665 13598 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13666 13599 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13667 13600 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13668 13600 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13669 13601 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13670 13602 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13671 13602 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13672 13603 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13673 13604 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13674 13604 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13675 13605 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13676 13606 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13677 13606 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13678 13607 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13679 13622 cortex_m.c:548 cortex_m_poll():  
Debug: 13680 13622 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13681 13623 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13682 13624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13683 13625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13684 13626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13685 13627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13686 13628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13687 13628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13688 13629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13689 13630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13690 13631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13691 13631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13692 13632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13693 13633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13694 13633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13695 13634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13696 13635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13697 13636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13698 13636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13699 13637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13700 13638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13701 13638 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13702 13639 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13703 13640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13704 13641 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13705 13641 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13706 13642 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13707 13642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13708 13643 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13709 13643 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13710 13644 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13711 13644 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13712 13645 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13713 13646 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13714 13646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13715 13647 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13716 13647 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13717 13648 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13718 13648 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13719 13649 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13720 13649 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13721 13650 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13722 13650 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13723 13651 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13724 13652 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13725 13652 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13726 13653 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13727 13653 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13728 13654 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13729 13656 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13730 13656 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13731 13657 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13732 13658 armv7m.c:144 armv7m_restore_context():  
Debug: 13733 13658 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13734 13659 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13735 13660 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13736 13660 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13737 13661 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13738 13661 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13739 13662 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13740 13663 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13741 13663 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13742 13664 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13743 13665 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13744 13665 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13745 13666 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13746 13666 cortex_m.c:548 cortex_m_poll():  
Debug: 13747 13667 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13748 13668 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13749 13669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13750 13669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13751 13670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13752 13671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13753 13672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13754 13672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13755 13673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13756 13674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13757 13675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13758 13676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13759 13676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13760 13677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13761 13678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13762 13679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13763 13679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13764 13680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13765 13681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13766 13682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13767 13683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13768 13683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13769 13684 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13770 13685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13771 13685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13772 13686 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13773 13686 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13774 13687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13775 13688 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13776 13688 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13777 13689 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13778 13689 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13779 13690 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13780 13691 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13781 13691 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13782 13692 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13783 13692 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13784 13693 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13785 13694 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13786 13694 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13787 13695 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13788 13695 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13789 13696 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0061 0061d8b6 size 4
Debug: 13790 13697 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13791 13697 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13792 13698 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13793 13698 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13794 13699 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13795 13700 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13796 13700 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13797 13701 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13798 13702 armv7m.c:144 armv7m_restore_context():  
Debug: 13799 13702 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13800 13703 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13801 13704 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13802 13705 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13803 13705 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13804 13706 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13805 13707 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13806 13707 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13807 13708 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13808 13709 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13809 13709 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13810 13710 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13811 13711 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13812 13711 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13813 13726 cortex_m.c:548 cortex_m_poll():  
Debug: 13814 13727 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13815 13728 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13816 13729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13817 13730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13818 13731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13819 13732 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13820 13733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13821 13734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13822 13734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13823 13735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13824 13736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13825 13737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13826 13737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13827 13738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13828 13739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13829 13740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13830 13740 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13831 13741 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13832 13742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13833 13743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13834 13743 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13835 13744 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13836 13745 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13837 13746 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13838 13746 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13839 13747 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13840 13748 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13841 13748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13842 13749 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13843 13750 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13844 13750 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13845 13751 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13846 13751 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13847 13752 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13848 13753 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13849 13753 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13850 13754 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13851 13754 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13852 13755 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13853 13755 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13854 13756 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13855 13756 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13856 13757 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13857 13757 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13858 13758 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13859 13758 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13860 13759 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13861 13759 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13862 13760 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13863 13762 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13864 13762 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13865 13763 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13866 13764 armv7m.c:144 armv7m_restore_context():  
Debug: 13867 13764 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13868 13765 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13869 13766 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13870 13766 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13871 13767 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13872 13768 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13873 13768 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13874 13769 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13875 13770 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13876 13770 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13877 13771 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13878 13772 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13879 13772 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13880 13773 cortex_m.c:548 cortex_m_poll():  
Debug: 13881 13773 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13882 13774 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13883 13775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13884 13776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13885 13777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13886 13778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13887 13778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13888 13779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13889 13780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13890 13781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13891 13782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13892 13782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13893 13783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13894 13785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13895 13785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13896 13786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13897 13787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13898 13788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13899 13789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13900 13790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13901 13790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13902 13791 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13903 13792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13904 13793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13905 13793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13906 13794 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13907 13795 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13908 13795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13909 13796 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13910 13796 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13911 13797 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13912 13799 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13913 13800 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13914 13801 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 13915 13801 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13916 13802 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13917 13803 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13918 13803 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13919 13804 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13920 13804 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13921 13805 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13922 13805 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13923 13806 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0062 0062d8b6 size 4
Debug: 13924 13807 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 13925 13807 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13926 13808 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 13927 13809 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 13928 13809 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 13929 13810 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13930 13811 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 13931 13812 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 13932 13812 armv7m.c:144 armv7m_restore_context():  
Debug: 13933 13814 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 13934 13815 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 13935 13816 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 13936 13817 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 13937 13817 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 13938 13818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 13939 13818 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 13940 13819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 13941 13820 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 13942 13820 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 13943 13821 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 13944 13822 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 13945 13822 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 13946 13823 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 13947 13838 cortex_m.c:548 cortex_m_poll():  
Debug: 13948 13839 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 13949 13840 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 13950 13841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 13951 13841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 13952 13842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 13953 13843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 13954 13844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 13955 13844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 13956 13845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 13957 13846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 13958 13846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 13959 13847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 13960 13848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 13961 13849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 13962 13849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 13963 13850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 13964 13851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 13965 13852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13966 13852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 13967 13853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 13968 13854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 13969 13854 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 13970 13855 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 13971 13856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 13972 13857 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 13973 13857 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 13974 13858 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 13975 13858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 13976 13859 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 13977 13859 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 13978 13860 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 13979 13860 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 13980 13861 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 13981 13862 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 13982 13862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13983 13863 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13984 13863 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 13985 13864 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 13986 13864 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 13987 13865 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 13988 13865 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13989 13866 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 13990 13866 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 13991 13867 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 13992 13868 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 13993 13868 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 13994 13869 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 13995 13869 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 13996 13870 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 13997 13872 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 13998 13873 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 13999 13873 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14000 13874 armv7m.c:144 armv7m_restore_context():  
Debug: 14001 13874 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14002 13875 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14003 13876 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14004 13877 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14005 13877 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14006 13878 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14007 13878 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14008 13879 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14009 13880 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14010 13880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14011 13881 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14012 13882 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14013 13882 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14014 13883 cortex_m.c:548 cortex_m_poll():  
Debug: 14015 13884 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14016 13885 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14017 13886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14018 13886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14019 13887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14020 13888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14021 13889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14022 13889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14023 13890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14024 13891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14025 13892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14026 13893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14027 13894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14028 13894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14029 13895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14030 13896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14031 13897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14032 13897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14033 13898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14034 13899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14035 13900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14036 13900 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14037 13901 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14038 13902 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14039 13903 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14040 13903 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14041 13904 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14042 13904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14043 13905 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14044 13905 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14045 13906 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14046 13906 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14047 13907 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14048 13908 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14049 13908 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14050 13909 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14051 13909 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14052 13910 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14053 13910 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14054 13911 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14055 13911 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14056 13912 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14057 13913 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0063 0063d8b6 size 4
Debug: 14058 13913 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14059 13914 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14060 13914 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14061 13915 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14062 13915 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14063 13916 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14064 13917 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14065 13918 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14066 13918 armv7m.c:144 armv7m_restore_context():  
Debug: 14067 13919 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14068 13920 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14069 13920 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14070 13921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14071 13921 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14072 13922 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14073 13923 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14074 13923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14075 13924 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14076 13925 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14077 13925 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14078 13926 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14079 13926 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14080 13927 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14082 13942 cortex_m.c:548 cortex_m_poll():  
Debug: 14083 13943 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14084 13944 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14085 13945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14086 13945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14087 13946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14088 13947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14089 13948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14090 13948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14091 13949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14092 13950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14093 13951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14094 13951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14095 13952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14096 13953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14097 13954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14098 13954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14099 13955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14100 13956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14101 13957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14102 13957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14103 13958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14104 13959 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14105 13960 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14106 13960 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14107 13961 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14108 13962 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14109 13962 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14110 13963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14111 13963 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14112 13964 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14113 13964 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14114 13965 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14115 13966 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14116 13966 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14117 13967 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14118 13967 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14119 13968 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14120 13968 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 14121 13969 psoc4.c:721 psoc4_write(): Downloaded 12672 of 32695 bytes
Debug: 14122 13969 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14123 13970 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14124 13970 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14125 13971 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14126 13971 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14127 13972 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14128 13973 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14129 13973 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14130 13974 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14131 13974 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14132 13975 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14133 13977 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14134 13977 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14135 13978 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14136 13979 armv7m.c:144 armv7m_restore_context():  
Debug: 14137 13979 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14138 13980 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14139 13981 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14140 13981 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14141 13982 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14142 13983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14143 13983 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14144 13984 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14145 13984 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14146 13985 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14147 13986 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14148 13986 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14149 13987 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14150 13988 cortex_m.c:548 cortex_m_poll():  
Debug: 14151 13988 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14152 13990 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14153 13991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14154 13991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14155 13992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14156 13993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14157 13994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14158 13995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14159 13995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14160 13996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14161 13997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14162 13998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14163 13999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14164 13999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14165 14000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14166 14001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14167 14002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14168 14003 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14169 14004 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14170 14005 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14171 14005 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14172 14006 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14173 14007 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14174 14008 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14175 14009 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14176 14009 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14177 14010 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14178 14010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14179 14011 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14180 14012 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14181 14012 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14182 14013 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14183 14013 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14184 14014 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14185 14015 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14186 14015 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14187 14016 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14188 14017 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14189 14017 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14190 14018 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14191 14018 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14192 14019 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14193 14020 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0064 0064d8b6 size 4
Debug: 14194 14020 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14195 14021 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14196 14021 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14197 14022 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14198 14022 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14199 14023 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14200 14024 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14201 14025 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14202 14025 armv7m.c:144 armv7m_restore_context():  
Debug: 14203 14026 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14204 14027 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14205 14027 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14206 14028 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14207 14028 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14208 14029 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14209 14030 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14210 14031 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14211 14031 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14212 14032 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14213 14033 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14214 14034 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14215 14034 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14216 14035 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14217 14050 cortex_m.c:548 cortex_m_poll():  
Debug: 14218 14050 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14219 14051 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14220 14052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14221 14053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14222 14054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14223 14055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14224 14055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14225 14056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14226 14057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14227 14058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14228 14058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14229 14059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14230 14060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14231 14060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14232 14061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14233 14062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14234 14063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14235 14063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14236 14064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14237 14065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14238 14066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14239 14066 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14240 14067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14241 14068 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14242 14069 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14243 14069 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14244 14070 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14245 14071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14246 14071 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14247 14072 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14248 14072 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14249 14073 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14250 14073 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14251 14074 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14252 14075 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14253 14075 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14254 14076 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14255 14076 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14256 14077 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14257 14077 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14258 14078 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14259 14078 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14260 14079 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14261 14079 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14262 14080 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14263 14081 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14264 14082 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14265 14083 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14266 14083 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14267 14086 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14268 14086 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14269 14087 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14270 14088 armv7m.c:144 armv7m_restore_context():  
Debug: 14271 14088 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14272 14089 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14273 14090 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14274 14090 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14275 14091 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14276 14092 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14277 14092 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14278 14093 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14279 14093 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14280 14094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14281 14095 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14282 14095 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14283 14096 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14284 14097 cortex_m.c:548 cortex_m_poll():  
Debug: 14285 14097 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14286 14098 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14287 14099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14288 14100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14289 14101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14290 14102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14291 14103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14292 14103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14293 14104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14294 14105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14295 14106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14296 14106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14297 14107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14298 14108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14299 14109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14300 14110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14301 14111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14302 14111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14303 14112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14304 14113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14305 14114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14306 14114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14307 14115 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14308 14116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14309 14117 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14310 14117 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14311 14118 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14312 14118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14313 14119 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14314 14120 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14315 14120 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14316 14121 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14317 14121 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14318 14122 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14319 14123 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14320 14123 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14321 14124 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14322 14124 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14323 14125 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14324 14125 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14325 14126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14326 14126 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14327 14127 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0065 0065d8b6 size 4
Debug: 14328 14128 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14329 14128 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14330 14129 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14331 14129 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14332 14130 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14333 14131 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14334 14131 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14335 14132 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14336 14133 armv7m.c:144 armv7m_restore_context():  
Debug: 14337 14133 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14338 14134 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14339 14135 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14340 14135 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14341 14136 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14342 14137 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14343 14137 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14344 14138 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14345 14138 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14346 14139 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14347 14140 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14348 14140 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14349 14141 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14350 14142 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14351 14157 cortex_m.c:548 cortex_m_poll():  
Debug: 14352 14157 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14353 14159 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14354 14160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14355 14162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14356 14163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14357 14164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14358 14166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14359 14167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14360 14168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14361 14169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14362 14170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14363 14171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14364 14171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14365 14172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14366 14173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14367 14174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14368 14175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14369 14175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14370 14176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14371 14177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14372 14178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14373 14179 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14374 14180 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14375 14180 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14376 14181 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14377 14182 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14378 14182 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14379 14183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14380 14184 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14381 14184 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14382 14185 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14383 14185 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14384 14186 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14385 14186 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14386 14187 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14387 14187 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14388 14188 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14389 14189 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14390 14189 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14391 14190 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14392 14190 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14393 14191 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14394 14191 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14395 14192 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14396 14193 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14397 14193 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14398 14194 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14399 14194 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14400 14195 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14401 14197 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14402 14198 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14403 14199 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14404 14199 armv7m.c:144 armv7m_restore_context():  
Debug: 14405 14200 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14406 14201 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14407 14202 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14408 14202 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14409 14203 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14410 14203 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14411 14204 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14412 14205 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14413 14205 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14414 14206 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14415 14207 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14416 14207 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14417 14208 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14418 14209 cortex_m.c:548 cortex_m_poll():  
Debug: 14419 14209 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14420 14210 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14421 14211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14422 14212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14423 14213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14424 14213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14425 14214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14426 14215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14427 14216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14428 14216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14429 14217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14430 14218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14431 14219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14432 14219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14433 14220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14434 14221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14435 14222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14436 14222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14437 14223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14438 14224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14439 14225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14440 14225 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14441 14226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14442 14227 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14443 14228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14444 14228 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14445 14229 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14446 14229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14447 14230 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14448 14230 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14449 14231 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14450 14232 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14451 14232 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14452 14233 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14453 14233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14454 14234 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14455 14234 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14456 14235 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14457 14235 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14458 14237 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14459 14237 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14460 14238 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14461 14238 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0066 0066d8b6 size 4
Debug: 14462 14239 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14463 14240 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14464 14240 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14465 14241 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14466 14241 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14467 14242 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14468 14242 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14469 14243 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14470 14244 armv7m.c:144 armv7m_restore_context():  
Debug: 14471 14244 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14472 14245 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14473 14246 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14474 14246 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14475 14247 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14476 14308 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14477 14308 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14478 14309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14479 14309 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14480 14310 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14481 14311 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14482 14311 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14483 14312 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14484 14313 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14485 14328 cortex_m.c:548 cortex_m_poll():  
Debug: 14486 14328 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14487 14330 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14488 14337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14489 14337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14490 14338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14491 14339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14492 14340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14493 14341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14494 14342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14495 14343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14496 14343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14497 14344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14498 14345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14499 14346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14500 14347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14501 14348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14502 14349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14503 14349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14504 14350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14505 14351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14506 14352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14507 14353 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14508 14353 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14509 14354 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14510 14355 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14511 14356 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14512 14356 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14513 14357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14514 14357 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14515 14358 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14516 14358 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14517 14359 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14518 14360 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14519 14360 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14520 14361 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14521 14361 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14522 14362 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14523 14362 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14524 14363 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14525 14363 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14526 14364 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14527 14364 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14528 14365 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14529 14366 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14530 14366 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14531 14367 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14532 14367 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14533 14368 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14534 14368 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14535 14370 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14536 14371 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14537 14372 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14538 14372 armv7m.c:144 armv7m_restore_context():  
Debug: 14539 14373 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14540 14374 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14541 14375 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14542 14375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14543 14376 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14544 14377 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14545 14377 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14546 14378 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14547 14378 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14548 14379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14549 14380 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14550 14380 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14551 14381 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14552 14381 cortex_m.c:548 cortex_m_poll():  
Debug: 14553 14382 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14554 14383 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14555 14384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14556 14385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14557 14385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14558 14386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14559 14387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14560 14388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14561 14388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14562 14389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14563 14390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14564 14390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14565 14391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14566 14392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14567 14393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14568 14393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14569 14394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14570 14395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14571 14396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14572 14396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14573 14397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14574 14398 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14575 14399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14576 14399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14577 14400 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14578 14401 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14579 14401 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14580 14402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14581 14403 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14582 14403 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14583 14404 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14584 14404 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14585 14405 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14586 14405 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14587 14406 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14588 14406 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14589 14407 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14590 14407 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14591 14408 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14592 14408 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14593 14409 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14594 14409 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14595 14410 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0067 0067d8b6 size 4
Debug: 14596 14411 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14597 14411 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14598 14412 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14599 14412 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14600 14413 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14601 14414 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14602 14414 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14603 14415 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14604 14415 armv7m.c:144 armv7m_restore_context():  
Debug: 14605 14416 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14606 14417 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14607 14418 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14608 14418 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14609 14419 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14610 14419 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14611 14420 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14612 14421 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14613 14421 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14614 14422 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14615 14423 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14616 14423 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14617 14424 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14618 14424 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14619 14439 cortex_m.c:548 cortex_m_poll():  
Debug: 14620 14440 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14621 14441 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14622 14442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14623 14443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14624 14443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14625 14444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14626 14445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14627 14445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14628 14446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14629 14447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14630 14448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14631 14448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14632 14449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14633 14450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14634 14451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14635 14451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14636 14452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14637 14453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14638 14454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14639 14455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14640 14455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14641 14456 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14642 14457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14643 14457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14644 14458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14645 14459 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14646 14459 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14647 14460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14648 14460 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14649 14461 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14650 14461 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14651 14462 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14652 14463 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14653 14463 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14654 14463 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14655 14464 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14656 14464 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14657 14465 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14658 14465 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14659 14466 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14660 14466 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14661 14467 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14662 14467 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14663 14468 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14664 14469 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14665 14469 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14666 14470 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14667 14470 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14668 14471 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14670 14473 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14671 14474 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14672 14474 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14673 14475 armv7m.c:144 armv7m_restore_context():  
Debug: 14674 14475 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14675 14476 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14676 14477 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14677 14478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14678 14478 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14679 14479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14680 14479 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14681 14480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14682 14481 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14683 14481 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14684 14482 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14685 14482 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14686 14483 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14687 14484 cortex_m.c:548 cortex_m_poll():  
Debug: 14688 14484 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14689 14485 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14690 14486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14691 14487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14692 14488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14693 14488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14694 14489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14695 14490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14696 14491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14697 14492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14698 14492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14699 14493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14700 14494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14701 14495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14702 14495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14703 14496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14704 14497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14705 14498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14706 14498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14707 14499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14708 14500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14709 14501 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14710 14501 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14711 14502 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14712 14503 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14713 14503 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14714 14504 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14715 14505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14716 14505 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14717 14506 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14718 14506 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14719 14507 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14720 14508 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14721 14508 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14722 14509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14723 14509 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14724 14510 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14725 14510 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14726 14511 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14727 14511 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14728 14512 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14729 14512 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14730 14513 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0068 0068d8b6 size 4
Debug: 14731 14513 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14732 14514 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14733 14514 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14734 14515 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14735 14515 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14736 14516 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14737 14517 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14738 14518 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14739 14519 armv7m.c:144 armv7m_restore_context():  
Debug: 14740 14519 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14741 14520 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14742 14521 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14743 14521 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14744 14522 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14745 14523 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14746 14523 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14747 14524 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14748 14524 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14749 14525 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14750 14526 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14751 14526 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14752 14527 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14753 14528 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14754 14544 cortex_m.c:548 cortex_m_poll():  
Debug: 14755 14544 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14756 14545 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14757 14546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14758 14547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14759 14548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14760 14548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14761 14549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14762 14550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14763 14551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14764 14552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14765 14552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14766 14553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14767 14554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14768 14555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14769 14555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14770 14556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14771 14557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14772 14557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14773 14558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14774 14559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14775 14560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14776 14560 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14777 14561 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14778 14562 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14779 14563 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14780 14563 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14781 14564 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14782 14565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14783 14565 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14784 14566 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14785 14566 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14786 14567 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14787 14567 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14788 14568 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14789 14569 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14790 14569 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14791 14570 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14792 14570 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 14793 14571 psoc4.c:721 psoc4_write(): Downloaded 13312 of 32695 bytes
Debug: 14794 14571 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14795 14572 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14796 14572 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14797 14573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14798 14573 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14799 14574 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14800 14574 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14801 14575 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14802 14576 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14803 14576 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14804 14577 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14805 14579 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14806 14579 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14807 14580 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14808 14581 armv7m.c:144 armv7m_restore_context():  
Debug: 14809 14581 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14810 14582 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14811 14583 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14812 14583 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14813 14584 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14814 14585 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14815 14585 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14816 14586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14817 14586 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14818 14587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14819 14588 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14820 14588 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14821 14589 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14822 14590 cortex_m.c:548 cortex_m_poll():  
Debug: 14823 14590 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14824 14591 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14825 14592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14826 14593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14827 14594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14828 14594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14829 14595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14830 14596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14831 14597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14832 14597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14833 14598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14834 14599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14835 14600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14836 14600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14837 14601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14838 14602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14839 14602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14840 14603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14841 14604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14842 14605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14843 14605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14844 14606 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14845 14607 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14846 14608 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14847 14608 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14848 14609 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14849 14609 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14850 14610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14851 14611 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14852 14611 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14853 14612 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14854 14612 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14855 14613 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14856 14614 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14857 14614 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14858 14615 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14859 14615 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14860 14616 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14861 14616 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14862 14617 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14863 14617 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14864 14618 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14865 14619 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0069 0069d8b6 size 4
Debug: 14866 14619 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 14867 14620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14868 14620 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 14869 14621 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 14870 14621 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 14871 14622 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14872 14623 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 14873 14623 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14874 14624 armv7m.c:144 armv7m_restore_context():  
Debug: 14875 14624 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14876 14625 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14877 14626 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14878 14626 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14879 14627 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14880 14628 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14881 14628 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14882 14629 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14883 14630 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14884 14630 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14885 14631 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14886 14632 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14887 14632 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14888 14633 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 14889 14648 cortex_m.c:548 cortex_m_poll():  
Debug: 14890 14649 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14891 14650 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14892 14651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14893 14651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14894 14652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14895 14653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14896 14654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14897 14654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14898 14655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14899 14656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14900 14657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14901 14657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14902 14658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14903 14659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14904 14660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14905 14660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14906 14661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14907 14662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14908 14663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14909 14663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14910 14664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14911 14665 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14912 14666 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14913 14666 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14914 14667 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14915 14668 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14916 14668 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14917 14669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14918 14669 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14919 14670 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14920 14670 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14921 14671 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14922 14672 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14923 14672 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 14924 14673 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14925 14673 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14926 14674 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14927 14674 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14928 14675 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 14929 14675 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14930 14676 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14931 14677 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14932 14677 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14933 14678 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 14934 14678 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 14935 14679 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14936 14680 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 14937 14680 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 14938 14681 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 14939 14683 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 14940 14683 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 14941 14684 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 14942 14685 armv7m.c:144 armv7m_restore_context():  
Debug: 14943 14685 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 14944 14686 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 14945 14687 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 14946 14688 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 14947 14688 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 14948 14689 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 14949 14689 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 14950 14690 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 14951 14691 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 14952 14691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 14953 14692 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 14954 14692 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 14955 14693 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 14956 14694 cortex_m.c:548 cortex_m_poll():  
Debug: 14957 14694 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 14958 14695 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 14959 14696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 14960 14697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 14961 14698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 14962 14699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 14963 14700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 14964 14700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 14965 14701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 14966 14702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 14967 14703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 14968 14703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 14969 14704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 14970 14705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 14971 14706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 14972 14706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 14973 14707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 14974 14708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14975 14708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 14976 14709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 14977 14710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 14978 14711 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 14979 14711 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 14980 14712 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 14981 14713 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 14982 14714 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 14983 14714 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 14984 14715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 14985 14715 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 14986 14716 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 14987 14716 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 14988 14717 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 14989 14718 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 14990 14718 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 14991 14719 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14992 14719 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14993 14720 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 14994 14720 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 14995 14721 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 14996 14721 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 14997 14722 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 14998 14722 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 14999 14723 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006a 006ad8b6 size 4
Debug: 15000 14724 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15001 14724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15002 14725 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15003 14725 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15004 14726 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15005 14726 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15006 14727 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15007 14728 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15008 14728 armv7m.c:144 armv7m_restore_context():  
Debug: 15009 14729 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15010 14730 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15011 14730 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15012 14731 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15013 14732 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15014 14732 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15015 14733 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15016 14733 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15017 14734 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15018 14735 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15019 14735 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15020 14736 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15021 14736 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15022 14737 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15023 14752 cortex_m.c:548 cortex_m_poll():  
Debug: 15024 14753 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15025 14754 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15026 14755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15027 14756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15028 14756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15029 14757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15030 14758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15031 14759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15032 14759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15033 14760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15034 14761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15035 14761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15036 14762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15037 14763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15038 14764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15039 14764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15040 14765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15041 14766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15042 14767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15043 14767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15044 14768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15045 14769 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15046 14770 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15047 14770 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15048 14771 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15049 14772 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15050 14772 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15051 14773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15052 14774 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15053 14774 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15054 14775 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15055 14775 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15056 14776 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15057 14776 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15058 14777 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15059 14777 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15060 14778 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15061 14778 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15062 14779 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15063 14779 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15064 14780 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15065 14780 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15066 14781 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15067 14781 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15068 14782 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15069 14782 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15070 14783 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15071 14784 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15072 14784 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15073 14786 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15074 14787 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15075 14788 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15076 14788 armv7m.c:144 armv7m_restore_context():  
Debug: 15077 14789 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15078 14790 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15079 14790 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15080 14791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15081 14791 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15082 14792 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15083 14792 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15084 14793 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15085 14794 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15086 14794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15087 14795 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15088 14795 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15089 14796 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15090 14797 cortex_m.c:548 cortex_m_poll():  
Debug: 15091 14797 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15092 14798 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15093 14800 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15094 14800 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15095 14801 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15096 14802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15097 14803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15098 14803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15099 14804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15100 14805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15101 14806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15102 14806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15103 14807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15104 14808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15105 14808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15106 14809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15107 14810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15108 14811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15109 14811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15110 14812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15111 14813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15112 14814 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15113 14815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15114 14815 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15115 14816 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15116 14817 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15117 14817 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15118 14818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15119 14819 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15120 14819 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15121 14820 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15122 14820 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15123 14821 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15124 14821 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15125 14822 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15126 14822 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15127 14823 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15128 14823 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15129 14824 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15130 14824 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15131 14825 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15132 14825 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15133 14826 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006b 006bd8b6 size 4
Debug: 15134 14826 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15135 14827 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15136 14828 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15137 14828 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15138 14829 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15139 14829 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15140 14830 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15141 14831 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15142 14831 armv7m.c:144 armv7m_restore_context():  
Debug: 15143 14832 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15144 14833 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15145 14833 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15146 14834 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15147 14834 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15148 14835 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15149 14836 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15150 14836 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15151 14837 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15152 14838 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15153 14838 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15154 14839 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15155 14839 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15156 14840 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15157 14855 cortex_m.c:548 cortex_m_poll():  
Debug: 15158 14856 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15159 14857 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15160 14858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15161 14859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15162 14860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15163 14861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15164 14863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15165 14864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15166 14865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15167 14866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15168 14866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15169 14867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15170 14868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15171 14869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15172 14870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15173 14870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15174 14871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15175 14872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15176 14873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15177 14874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15178 14875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15179 14875 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15180 14876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15181 14877 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15182 14878 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15183 14879 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15184 14879 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15185 14880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15186 14882 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15187 14885 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15188 14886 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15189 14887 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15190 14887 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15191 14888 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15192 14889 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15193 14889 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15194 14891 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15195 14896 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15196 14896 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15197 14897 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15198 14898 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15199 14898 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15200 14899 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15201 14900 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15202 14900 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15203 14901 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15204 14901 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15205 14902 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15206 14902 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15207 14904 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15208 14905 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15209 14906 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15210 14906 armv7m.c:144 armv7m_restore_context():  
Debug: 15211 14907 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15212 14908 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15213 14909 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15214 14909 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15215 14910 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15216 14911 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15217 14911 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15218 14912 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15219 14912 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15220 14913 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15221 14914 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15222 14914 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15223 14915 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15224 14915 cortex_m.c:548 cortex_m_poll():  
Debug: 15225 14916 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15226 14917 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15227 14918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15228 14919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15229 14919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15230 14920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15231 14921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15232 14922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15233 14922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15234 14923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15235 14924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15236 14925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15237 14925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15238 14926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15239 14927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15240 14928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15241 14928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15242 14929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15243 14930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15244 14930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15245 14931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15246 14932 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15247 14933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15248 14933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15249 14934 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15250 14934 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15251 14935 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15252 14936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15253 14936 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15254 14937 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15255 14937 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15256 14938 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15257 14938 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15258 14939 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15259 14939 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15260 14940 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15261 14940 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15262 14941 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15263 14941 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15264 14942 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15265 14942 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15266 14943 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15267 14944 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006c 006cd8b6 size 4
Debug: 15268 14944 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15269 14945 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15270 14945 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15271 14946 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15272 14946 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15273 14947 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15274 14948 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15275 14948 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15276 14949 armv7m.c:144 armv7m_restore_context():  
Debug: 15277 14949 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15278 14950 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15279 14951 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15280 14952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15281 14952 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15282 14953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15283 14953 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15284 14954 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15285 14954 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15286 14955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15287 14956 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15288 14956 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15289 14957 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15290 14957 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15291 14973 cortex_m.c:548 cortex_m_poll():  
Debug: 15292 14973 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15293 14974 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15294 14975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15295 14976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15296 14977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15297 14977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15298 14978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15299 14979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15300 14979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15301 14980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15302 14981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15303 14982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15304 14982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15305 14983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15306 14984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15307 14985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15308 14985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15309 14986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15310 14987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15311 14988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15312 14988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15313 14989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15314 14990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15315 14991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15316 14991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15317 14992 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15318 14992 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15319 14993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15320 14994 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15321 14994 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15322 14995 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15323 14995 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15324 14996 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15325 14996 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15326 14997 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15327 14997 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15328 14998 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15329 14998 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15330 14999 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15331 14999 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15332 15000 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15333 15001 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15334 15001 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15335 15002 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15336 15002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15337 15003 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15338 15003 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15339 15004 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15340 15005 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15341 15007 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15342 15007 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15343 15008 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15344 15009 armv7m.c:144 armv7m_restore_context():  
Debug: 15345 15009 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15346 15010 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15347 15010 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15348 15011 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15349 15012 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15350 15012 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15351 15013 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15352 15014 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15353 15014 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15354 15015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15355 15015 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15356 15016 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15357 15016 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15358 15017 cortex_m.c:548 cortex_m_poll():  
Debug: 15359 15018 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15360 15019 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15361 15020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15362 15020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15363 15021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15364 15022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15365 15023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15366 15023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15367 15024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15368 15025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15369 15026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15370 15026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15371 15027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15372 15028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15373 15029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15374 15029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15375 15030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15376 15031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15377 15031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15378 15032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15379 15033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15380 15034 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15381 15034 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15382 15035 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15383 15036 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15384 15036 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15385 15037 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15386 15038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15387 15038 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15388 15039 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15389 15039 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15390 15040 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15391 15040 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15392 15041 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15393 15041 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15394 15042 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15395 15042 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15396 15043 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15397 15044 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15398 15044 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15399 15045 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15400 15045 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15401 15046 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006d 006dd8b6 size 4
Debug: 15402 15046 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15403 15047 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15404 15047 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15405 15048 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15406 15048 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15407 15049 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15408 15050 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15409 15051 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15410 15051 armv7m.c:144 armv7m_restore_context():  
Debug: 15411 15052 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15412 15053 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15413 15053 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15414 15054 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15415 15054 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15416 15055 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15417 15055 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15418 15056 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15419 15057 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15420 15057 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15421 15058 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15422 15058 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15423 15059 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15424 15060 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15426 15075 cortex_m.c:548 cortex_m_poll():  
Debug: 15427 15075 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15428 15076 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15429 15077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15430 15078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15431 15079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15432 15080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15433 15080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15434 15081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15435 15082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15436 15083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15437 15083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15438 15084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15439 15085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15440 15085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15441 15086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15442 15087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15443 15088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15444 15088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15445 15089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15446 15090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15447 15091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15448 15091 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15449 15092 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15450 15093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15451 15093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15452 15094 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15453 15094 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15454 15095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15455 15096 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15456 15096 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15457 15097 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15458 15097 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15459 15098 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15460 15099 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15461 15099 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15462 15100 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15463 15100 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15464 15101 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 15465 15101 psoc4.c:721 psoc4_write(): Downloaded 13952 of 32695 bytes
Debug: 15466 15102 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15467 15102 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15468 15103 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15469 15103 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15470 15104 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15471 15104 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15472 15105 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15473 15105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15474 15106 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15475 15106 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15476 15107 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15477 15109 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15478 15110 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15479 15111 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15480 15112 armv7m.c:144 armv7m_restore_context():  
Debug: 15481 15112 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15482 15113 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15483 15114 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15484 15115 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15485 15115 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15486 15116 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15487 15117 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15488 15117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15489 15118 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15490 15119 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15491 15119 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15492 15120 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15493 15120 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15494 15121 cortex_m.c:548 cortex_m_poll():  
Debug: 15495 15122 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15496 15123 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15497 15123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15498 15124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15499 15125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15500 15126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15501 15126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15502 15127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15503 15128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15504 15129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15505 15129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15506 15130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15507 15131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15508 15132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15509 15132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15510 15133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15511 15134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15512 15135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15513 15135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15514 15136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15515 15137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15516 15138 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15517 15138 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15518 15139 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15519 15140 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15520 15140 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15521 15141 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15522 15142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15523 15142 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15524 15143 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15525 15143 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15526 15144 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15527 15144 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15528 15145 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15529 15146 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15530 15146 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15531 15147 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15532 15147 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15533 15148 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15534 15149 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15535 15149 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15536 15150 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15537 15150 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006e 006ed8b6 size 4
Debug: 15538 15151 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15539 15152 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15540 15152 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15541 15153 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15542 15153 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15543 15154 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15544 15154 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15545 15155 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15546 15156 armv7m.c:144 armv7m_restore_context():  
Debug: 15547 15156 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15548 15157 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15549 15158 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15550 15158 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15551 15159 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15552 15160 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15553 15160 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15554 15161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15555 15161 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15556 15162 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15557 15163 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15558 15163 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15559 15164 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15560 15166 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15561 15180 cortex_m.c:548 cortex_m_poll():  
Debug: 15562 15180 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15563 15181 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15564 15183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15565 15183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15566 15184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15567 15185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15568 15186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15569 15186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15570 15187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15571 15188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15572 15189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15573 15189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15574 15190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15575 15191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15576 15192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15577 15192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15578 15193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15579 15194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15580 15195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15581 15195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15582 15196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15583 15197 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15584 15198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15585 15199 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15586 15199 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15587 15200 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15588 15201 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15589 15201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15590 15202 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15591 15202 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15592 15203 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15593 15203 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15594 15204 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15595 15205 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15596 15205 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15597 15206 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15598 15206 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15599 15207 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15600 15207 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15601 15208 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15602 15208 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15603 15209 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15604 15209 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15605 15210 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15606 15211 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15607 15211 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15608 15212 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15609 15212 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15610 15213 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15611 15215 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15612 15215 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15613 15216 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15614 15217 armv7m.c:144 armv7m_restore_context():  
Debug: 15615 15217 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15616 15218 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15617 15219 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15618 15219 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15619 15220 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15620 15221 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15621 15221 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15622 15222 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15623 15222 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15624 15223 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15625 15224 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15626 15224 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15627 15225 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15628 15226 cortex_m.c:548 cortex_m_poll():  
Debug: 15629 15226 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15630 15227 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15631 15228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15632 15229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15633 15230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15634 15230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15635 15231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15636 15232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15637 15233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15638 15233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15639 15234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15640 15235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15641 15236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15642 15236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15643 15237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15644 15239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15645 15240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15646 15241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15647 15242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15648 15243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15649 15244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15650 15244 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15651 15245 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15652 15247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15653 15247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15654 15248 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15655 15248 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15656 15249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15657 15250 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15658 15250 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15659 15251 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15660 15251 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15661 15252 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15662 15253 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15663 15253 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15664 15254 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15665 15254 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15666 15255 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15667 15255 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15668 15256 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15669 15256 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15670 15257 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15671 15258 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 006f 006fd8b6 size 4
Debug: 15672 15258 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15673 15259 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15674 15259 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15675 15260 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15676 15260 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15677 15261 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15678 15262 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15679 15262 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15680 15263 armv7m.c:144 armv7m_restore_context():  
Debug: 15681 15263 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15682 15264 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15683 15265 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15684 15266 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15685 15266 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15686 15267 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15687 15268 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15688 15268 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15689 15269 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15690 15269 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15691 15270 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15692 15271 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15693 15271 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15694 15272 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15695 15287 cortex_m.c:548 cortex_m_poll():  
Debug: 15696 15288 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15697 15289 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15698 15289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15699 15290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15700 15291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15701 15292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15702 15292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15703 15293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15704 15294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15705 15295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15706 15295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15707 15296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15708 15297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15709 15298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15710 15298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15711 15299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15712 15300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15713 15301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15714 15302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15715 15302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15716 15303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15717 15304 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15718 15305 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15719 15305 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15720 15306 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15721 15307 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15722 15307 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15723 15308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15724 15308 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15725 15309 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15726 15309 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15727 15310 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15728 15311 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15729 15311 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15730 15312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15731 15312 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15732 15313 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15733 15313 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15734 15314 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15735 15315 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15736 15315 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15737 15316 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15738 15316 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15739 15317 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15740 15317 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15741 15318 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15742 15318 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15743 15319 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15744 15319 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15745 15322 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15746 15322 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15747 15323 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15748 15324 armv7m.c:144 armv7m_restore_context():  
Debug: 15749 15324 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15750 15325 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15751 15326 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15752 15326 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15753 15327 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15754 15328 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15755 15328 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15756 15329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15757 15329 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15758 15330 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15759 15331 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15760 15332 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15761 15332 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15762 15333 cortex_m.c:548 cortex_m_poll():  
Debug: 15763 15333 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15764 15334 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15765 15335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15766 15336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15767 15337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15768 15338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15769 15338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15770 15339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15771 15340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15772 15341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15773 15341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15774 15342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15775 15343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15776 15344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15777 15344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15778 15345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15779 15346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15780 15347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15781 15347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15782 15348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15783 15349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15784 15349 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15785 15350 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15786 15351 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15787 15351 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15788 15352 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15789 15352 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15790 15353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15791 15354 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15792 15354 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15793 15355 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15794 15355 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15795 15356 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15796 15356 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15797 15357 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15798 15357 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15799 15358 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15800 15358 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15801 15359 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15802 15359 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15803 15360 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15804 15360 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15805 15361 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0070 0070d8b6 size 4
Debug: 15806 15362 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15807 15362 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15808 15363 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15809 15363 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15810 15364 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15811 15365 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15812 15365 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15813 15366 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15814 15367 armv7m.c:144 armv7m_restore_context():  
Debug: 15815 15367 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15816 15368 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15817 15369 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15818 15369 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15819 15370 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15820 15370 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15821 15371 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15822 15372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15823 15372 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15824 15373 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15825 15373 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15826 15374 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15827 15374 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15828 15375 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15829 15390 cortex_m.c:548 cortex_m_poll():  
Debug: 15830 15391 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15831 15392 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15832 15393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15833 15394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15834 15395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15835 15396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15836 15396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15837 15398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15838 15399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15839 15400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15840 15401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15841 15401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15842 15402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15843 15403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15844 15404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15845 15405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15846 15405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15847 15406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15848 15407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15849 15408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15850 15409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15851 15409 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15852 15410 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15853 15411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15854 15412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15855 15412 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15856 15413 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15857 15413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15858 15414 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15859 15415 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15860 15415 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15861 15416 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15862 15416 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15863 15417 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15864 15418 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15865 15418 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15866 15419 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15867 15419 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15868 15420 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 15869 15420 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15870 15421 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15871 15421 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15872 15422 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15873 15422 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 15874 15423 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 15875 15425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15876 15426 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 15877 15426 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 15878 15427 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 15879 15429 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15880 15430 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 15881 15431 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15882 15431 armv7m.c:144 armv7m_restore_context():  
Debug: 15883 15432 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15884 15433 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15885 15433 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15886 15434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15887 15434 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15888 15435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15889 15436 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15890 15436 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15891 15437 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15892 15438 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15893 15438 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15894 15439 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15895 15439 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15896 15440 cortex_m.c:548 cortex_m_poll():  
Debug: 15897 15440 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15898 15442 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15899 15443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15900 15443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15901 15444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15902 15445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15903 15445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15904 15446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15905 15447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15906 15448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15907 15448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15908 15449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15909 15450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15910 15451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15911 15452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15912 15452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15913 15453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15914 15454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15915 15454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15916 15455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15917 15456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15918 15457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15919 15457 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15920 15458 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15921 15459 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15922 15459 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15923 15460 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15924 15461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15925 15461 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15926 15462 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15927 15462 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15928 15463 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15929 15463 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15930 15464 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 15931 15465 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15932 15465 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15933 15466 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 15934 15466 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 15935 15467 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 15936 15467 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15937 15468 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 15938 15468 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 15939 15469 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0071 0071d8b6 size 4
Debug: 15940 15469 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 15941 15470 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15942 15471 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 15943 15471 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 15944 15472 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 15945 15472 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 15946 15473 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 15947 15474 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 15948 15474 armv7m.c:144 armv7m_restore_context():  
Debug: 15949 15475 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 15950 15476 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 15951 15477 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 15952 15477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 15953 15478 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 15954 15478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 15955 15479 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 15956 15480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 15957 15480 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 15958 15481 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 15959 15482 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 15960 15482 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 15961 15483 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 15962 15483 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 15963 15498 cortex_m.c:548 cortex_m_poll():  
Debug: 15964 15499 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 15965 15500 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 15966 15501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 15967 15502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 15968 15503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 15969 15504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 15970 15504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 15971 15505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 15972 15506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 15973 15506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 15974 15507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 15975 15508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 15976 15509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 15977 15509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 15978 15510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 15979 15511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 15980 15512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 15981 15512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15982 15513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 15983 15514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 15984 15515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 15985 15515 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 15986 15516 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 15987 15517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 15988 15518 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 15989 15518 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 15990 15519 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 15991 15520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 15992 15520 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 15993 15521 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 15994 15521 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 15995 15522 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 15996 15523 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 15997 15523 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 15998 15524 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 15999 15524 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16000 15525 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16001 15525 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16002 15526 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16003 15526 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16004 15527 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16005 15527 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16006 15528 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16007 15529 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16008 15529 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16009 15530 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16010 15530 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16011 15531 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16012 15531 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16013 15533 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16014 15534 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16015 15535 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16016 15535 armv7m.c:144 armv7m_restore_context():  
Debug: 16017 15536 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16018 15537 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16019 15537 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16020 15538 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16021 15539 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16022 15539 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16023 15540 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16024 15541 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16025 15541 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16026 15542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16027 15542 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16028 15543 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16029 15543 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16030 15544 cortex_m.c:548 cortex_m_poll():  
Debug: 16031 15545 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16032 15546 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16033 15547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16034 15547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16035 15548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16036 15549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16037 15550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16038 15551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16039 15552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16040 15552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16041 15553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16042 15554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16043 15554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16044 15555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16045 15556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16046 15557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16047 15557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16048 15558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16049 15559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16050 15560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16051 15560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16052 15561 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16053 15562 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16054 15562 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16055 15563 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16056 15564 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16057 15565 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16058 15565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16059 15566 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16060 15566 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16061 15567 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16062 15567 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16063 15568 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16064 15569 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16065 15569 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16066 15570 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16067 15570 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16068 15571 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16069 15571 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16070 15572 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16071 15572 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16072 15573 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16073 15573 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0072 0072d8b6 size 4
Debug: 16074 15574 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16075 15574 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16076 15575 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16077 15576 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16078 15576 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16079 15577 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16080 15577 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16081 15578 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16082 15579 armv7m.c:144 armv7m_restore_context():  
Debug: 16083 15579 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16084 15581 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16085 15581 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16086 15582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16087 15582 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16088 15583 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16089 15584 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16090 15584 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16091 15585 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16092 15586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16093 15586 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16094 15587 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16095 15587 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16096 15588 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16098 15603 cortex_m.c:548 cortex_m_poll():  
Debug: 16099 15604 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16100 15605 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16101 15606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16102 15607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16103 15607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16104 15608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16105 15609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16106 15610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16107 15610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16108 15611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16109 15612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16110 15613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16111 15613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16112 15614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16113 15615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16114 15616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16115 15617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16116 15617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16117 15618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16118 15619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16119 15620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16120 15620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16121 15621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16122 15622 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16123 15623 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16124 15623 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16125 15624 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16126 15624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16127 15625 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16128 15625 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16129 15626 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16130 15626 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16131 15627 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16132 15628 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16133 15628 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16134 15629 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16135 15629 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16136 15630 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 16137 15630 psoc4.c:721 psoc4_write(): Downloaded 14592 of 32695 bytes
Debug: 16138 15631 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16139 15631 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16140 15632 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16141 15632 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16142 15633 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16143 15634 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16144 15634 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16145 15635 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16146 15635 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16147 15636 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16148 15636 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16149 15638 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16150 15639 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16151 15639 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16152 15640 armv7m.c:144 armv7m_restore_context():  
Debug: 16153 15640 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16154 15641 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16155 15642 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16156 15643 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16157 15643 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16158 15644 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16159 15645 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16160 15645 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16161 15646 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16162 15647 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16163 15648 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16164 15649 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16165 15649 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16166 15650 cortex_m.c:548 cortex_m_poll():  
Debug: 16167 15650 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16168 15651 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16169 15652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16170 15653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16171 15654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16172 15654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16173 15655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16174 15656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16175 15657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16176 15657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16177 15658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16178 15659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16179 15660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16180 15660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16181 15661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16182 15662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16183 15662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16184 15663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16185 15664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16186 15665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16187 15666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16188 15667 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16189 15668 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16190 15668 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16191 15669 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16192 15670 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16193 15670 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16194 15671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16195 15671 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16196 15672 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16197 15672 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16198 15673 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16199 15674 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16200 15674 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16201 15675 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16202 15675 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16203 15676 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16204 15676 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16205 15677 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16206 15677 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16207 15678 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16208 15678 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16209 15679 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0073 0073d8b6 size 4
Debug: 16210 15680 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16211 15680 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16212 15681 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16213 15682 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16214 15682 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16215 15683 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16216 15684 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16217 15684 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16218 15685 armv7m.c:144 armv7m_restore_context():  
Debug: 16219 15686 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16220 15687 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16221 15687 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16222 15688 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16223 15688 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16224 15689 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16225 15690 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16226 15690 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16227 15691 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16228 15691 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16229 15692 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16230 15693 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16231 15693 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16232 15694 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16233 15709 cortex_m.c:548 cortex_m_poll():  
Debug: 16234 15710 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16235 15711 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16236 15712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16237 15712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16238 15713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16239 15714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16240 15715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16241 15715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16242 15716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16243 15717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16244 15718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16245 15718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16246 15719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16247 15720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16248 15721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16249 15721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16250 15722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16251 15723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16252 15724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16253 15724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16254 15725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16255 15726 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16256 15727 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16257 15727 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16258 15728 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16259 15729 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16260 15729 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16261 15730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16262 15730 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16263 15731 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16264 15732 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16265 15732 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16266 15733 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16267 15733 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16268 15734 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16269 15734 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16270 15735 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16271 15735 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16272 15736 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16273 15736 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16274 15737 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16275 15737 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16276 15738 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16277 15739 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16278 15739 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16279 15740 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16280 15740 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16281 15741 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16282 15741 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16283 15743 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16284 15744 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16285 15745 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16286 15745 armv7m.c:144 armv7m_restore_context():  
Debug: 16287 15746 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16288 15747 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16289 15747 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16290 15748 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16291 15749 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16292 15749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16293 15750 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16294 15750 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16295 15751 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16296 15752 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16297 15752 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16298 15753 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16299 15753 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16300 15754 cortex_m.c:548 cortex_m_poll():  
Debug: 16301 15755 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16302 15756 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16303 15757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16304 15757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16305 15758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16306 15759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16307 15759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16308 15760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16309 15761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16310 15762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16311 15762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16312 15763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16313 15764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16314 15764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16315 15765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16316 15766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16317 15767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16318 15768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16319 15768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16320 15769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16321 15770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16322 15770 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16323 15771 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16324 15772 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16325 15773 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16326 15773 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16327 15774 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16328 15774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16329 15775 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16330 15775 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16331 15776 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16332 15776 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16333 15777 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16334 15778 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16335 15778 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16336 15779 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16337 15779 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16338 15780 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16339 15780 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16340 15781 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16341 15781 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16342 15782 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16343 15782 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0074 0074d8b6 size 4
Debug: 16344 15783 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16345 15784 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16346 15784 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16347 15785 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16348 15785 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16349 15786 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16350 15786 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16351 15787 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16352 15788 armv7m.c:144 armv7m_restore_context():  
Debug: 16353 15788 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16354 15789 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16355 15790 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16356 15790 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16357 15791 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16358 15792 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16359 15792 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16360 15793 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16361 15794 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16362 15794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16363 15795 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16364 15795 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16365 15796 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16366 15797 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16367 15812 cortex_m.c:548 cortex_m_poll():  
Debug: 16368 15812 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16369 15813 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16370 15815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16371 15815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16372 15816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16373 15817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16374 15818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16375 15818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16376 15819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16377 15820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16378 15821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16379 15822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16380 15822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16381 15823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16382 15824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16383 15824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16384 15825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16385 15826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16386 15827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16387 15827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16388 15828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16389 15829 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16390 15830 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16391 15830 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16392 15831 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16393 15832 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16394 15832 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16395 15833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16396 15834 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16397 15834 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16398 15835 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16399 15835 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16400 15836 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16401 15837 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16402 15837 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16403 15838 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16404 15838 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16405 15839 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16406 15839 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16407 15840 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16408 15840 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16409 15841 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16410 15841 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16411 15842 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16412 15843 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16413 15843 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16414 15844 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16415 15844 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16416 15845 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16417 15847 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16418 15848 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16419 15849 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16420 15849 armv7m.c:144 armv7m_restore_context():  
Debug: 16421 15850 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16422 15851 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16423 15851 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16424 15852 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16425 15852 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16426 15853 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16427 15854 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16428 15854 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16429 15855 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16430 15856 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16431 15856 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16432 15857 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16433 15857 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16434 15858 cortex_m.c:548 cortex_m_poll():  
Debug: 16435 15859 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16436 15860 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16437 15861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16438 15862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16439 15862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16440 15863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16441 15864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16442 15865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16443 15865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16444 15866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16445 15867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16446 15868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16447 15869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16448 15869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16449 15870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16450 15871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16451 15872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16452 15872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16453 15873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16454 15874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16455 15874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16456 15875 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16457 15876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16458 15877 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16459 15877 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16460 15878 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16461 15878 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16462 15879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16463 15880 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16464 15880 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16465 15881 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16466 15881 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16467 15882 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16468 15882 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16469 15883 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16470 15883 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16471 15884 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16472 15884 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16473 15885 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16474 15885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16475 15886 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16476 15886 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16477 15887 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0075 0075d8b6 size 4
Debug: 16478 15888 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16479 15888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16480 15889 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16481 15889 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16482 15890 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16483 15891 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16484 15891 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16485 15892 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16486 15893 armv7m.c:144 armv7m_restore_context():  
Debug: 16487 15893 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16488 15894 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16489 15895 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16490 15895 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16491 15896 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16492 15897 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16493 15897 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16494 15898 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16495 15898 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16496 15899 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16497 15900 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16498 15900 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16499 15901 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16500 15901 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16501 15918 cortex_m.c:548 cortex_m_poll():  
Debug: 16502 15918 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16503 15919 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16504 15920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16505 15921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16506 15922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16507 15922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16508 15923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16509 15924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16510 15925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16511 15925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16512 15926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16513 15927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16514 15928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16515 15928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16516 15929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16517 15930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16518 15931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16519 15931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16520 15932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16521 15933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16522 15934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16523 15934 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16524 15935 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16525 15944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16526 15944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16527 15945 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16528 15946 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16529 15946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16530 15947 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16531 15948 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16532 15948 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16533 15949 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16534 15950 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16535 15950 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16536 15951 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16537 15952 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16538 15952 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16539 15953 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16540 15953 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16541 15954 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16542 15954 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16543 15955 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16544 15955 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16545 15957 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16546 15957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16547 15958 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16548 15958 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16549 15959 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16550 15959 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16551 15961 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16552 15962 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16553 15963 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16554 15964 armv7m.c:144 armv7m_restore_context():  
Debug: 16555 15965 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16556 15967 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16557 15968 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16558 15969 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16559 15969 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16560 15970 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16561 15970 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16562 15971 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16563 15971 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16564 15972 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16565 15973 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16566 15973 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16567 15974 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16568 15974 cortex_m.c:548 cortex_m_poll():  
Debug: 16569 15975 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16570 15976 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16571 15977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16572 15978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16573 15978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16574 15979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16575 15980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16576 15980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16577 15981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16578 15982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16579 15983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16580 15983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16581 15984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16582 15985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16583 15986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16584 15986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16585 15987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16586 15988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16587 15989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16588 15989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16589 15990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16590 15991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16591 15992 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16592 15992 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16593 15993 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16594 15994 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16595 15994 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16596 15995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16597 15995 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16598 15996 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16599 15996 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16600 15997 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16601 15998 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16602 15998 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16603 15999 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16604 15999 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16605 16000 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16606 16000 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16607 16001 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16608 16001 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16609 16002 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16610 16002 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16611 16003 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0076 0076d8b6 size 4
Debug: 16612 16004 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16613 16004 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16614 16005 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16615 16005 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16616 16006 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16617 16006 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16618 16007 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16619 16008 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16620 16008 armv7m.c:144 armv7m_restore_context():  
Debug: 16621 16009 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16622 16010 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16623 16010 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16624 16011 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16625 16011 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16626 16012 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16627 16013 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16628 16013 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16629 16014 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16630 16015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16631 16016 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16632 16016 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16633 16017 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16634 16017 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16635 16033 cortex_m.c:548 cortex_m_poll():  
Debug: 16636 16033 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16637 16034 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16638 16035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16639 16036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16640 16037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16641 16037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16642 16038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16643 16039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16644 16039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16645 16040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16646 16041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16647 16042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16648 16042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16649 16043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16650 16044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16651 16045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16652 16045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16653 16046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16654 16047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16655 16048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16656 16049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16657 16049 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16658 16050 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16659 16051 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16660 16052 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16661 16052 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16662 16053 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16663 16053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16664 16054 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16665 16054 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16666 16055 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16667 16055 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16668 16056 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16669 16057 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16670 16057 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16671 16058 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16672 16058 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16673 16059 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16674 16059 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16675 16060 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16676 16060 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16677 16061 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16678 16061 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16679 16062 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16680 16063 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16681 16063 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16682 16064 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16683 16064 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16684 16065 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16685 16067 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16686 16068 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16687 16068 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16688 16069 armv7m.c:144 armv7m_restore_context():  
Debug: 16689 16069 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16690 16070 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16691 16071 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16692 16072 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16693 16072 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16694 16073 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16695 16073 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16696 16074 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16697 16075 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16698 16075 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16699 16076 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16700 16076 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16701 16077 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16702 16078 cortex_m.c:548 cortex_m_poll():  
Debug: 16703 16078 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16704 16079 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16705 16080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16706 16081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16707 16082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16708 16083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16709 16083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16710 16084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16711 16085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16712 16086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16713 16086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16714 16087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16715 16088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16716 16088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16717 16089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16718 16090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16719 16091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16720 16091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16721 16092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16722 16093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16723 16094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16724 16094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16725 16095 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16726 16096 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16727 16097 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16728 16097 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16729 16098 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16730 16099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16731 16099 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16732 16100 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16733 16100 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16734 16101 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16735 16101 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16736 16102 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16737 16103 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16738 16103 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16739 16104 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16740 16104 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16741 16105 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16742 16105 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16743 16106 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16744 16106 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16745 16107 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0077 0077d8b6 size 4
Debug: 16746 16107 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16747 16108 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16748 16108 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16749 16109 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16750 16109 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16751 16110 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16752 16111 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16753 16111 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16754 16112 armv7m.c:144 armv7m_restore_context():  
Debug: 16755 16113 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16756 16114 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16757 16114 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16758 16115 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16759 16115 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16760 16116 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16761 16117 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16762 16117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16763 16118 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16764 16119 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16765 16119 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16766 16120 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16767 16120 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16768 16121 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16770 16136 cortex_m.c:548 cortex_m_poll():  
Debug: 16771 16137 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16772 16138 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16773 16139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16774 16139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16775 16140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16776 16141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16777 16142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16778 16143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16779 16143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16780 16144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16781 16145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16782 16146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16783 16146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16784 16147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16785 16148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16786 16149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16787 16149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16788 16150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16789 16151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16790 16152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16791 16152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16792 16153 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16793 16154 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16794 16155 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16795 16155 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16796 16156 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16797 16156 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16798 16157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16799 16158 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16800 16158 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16801 16159 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16802 16159 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16803 16160 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16804 16161 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16805 16161 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16806 16162 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16807 16162 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16808 16163 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 16809 16163 psoc4.c:721 psoc4_write(): Downloaded 15232 of 32695 bytes
Debug: 16810 16164 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16811 16164 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16812 16165 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16813 16165 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16814 16166 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16815 16166 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16816 16167 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16817 16167 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16818 16168 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16819 16169 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16820 16169 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16821 16171 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16822 16172 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16823 16172 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16824 16173 armv7m.c:144 armv7m_restore_context():  
Debug: 16825 16174 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16826 16175 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16827 16175 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16828 16176 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16829 16177 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16830 16178 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16831 16178 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16832 16179 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16833 16179 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16834 16180 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16835 16181 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16836 16181 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16837 16182 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16838 16183 cortex_m.c:548 cortex_m_poll():  
Debug: 16839 16183 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16840 16185 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16841 16186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16842 16186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16843 16187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16844 16188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16845 16189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16846 16189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16847 16190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16848 16191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16849 16192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16850 16193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16851 16193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16852 16194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16853 16195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16854 16195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16855 16196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16856 16197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16857 16198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16858 16200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16859 16200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16860 16201 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16861 16202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16862 16203 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16863 16204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16864 16204 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16865 16205 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16866 16206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16867 16206 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16868 16207 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16869 16207 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16870 16208 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16871 16209 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16872 16209 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 16873 16210 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16874 16210 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16875 16211 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16876 16211 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16877 16212 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16878 16213 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16879 16213 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16880 16214 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16881 16215 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0078 0078d8b6 size 4
Debug: 16882 16215 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 16883 16216 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16884 16217 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 16885 16217 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 16886 16218 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 16887 16219 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16888 16220 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 16889 16221 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16890 16221 armv7m.c:144 armv7m_restore_context():  
Debug: 16891 16222 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16892 16223 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16893 16223 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16894 16224 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16895 16225 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16896 16225 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16897 16226 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16898 16227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16899 16227 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16900 16228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16901 16229 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16902 16230 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16903 16230 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16904 16231 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 16905 16246 cortex_m.c:548 cortex_m_poll():  
Debug: 16906 16246 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16907 16247 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16908 16248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16909 16249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16910 16250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16911 16251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16912 16251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16913 16252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16914 16253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16915 16254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16916 16255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16917 16256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16918 16256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16919 16257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16920 16258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16921 16259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16922 16259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16923 16260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16924 16261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16925 16262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16926 16262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16927 16263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16928 16264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16929 16265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16930 16265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16931 16266 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16932 16267 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 16933 16267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16934 16268 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 16935 16268 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 16936 16269 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 16937 16269 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 16938 16270 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 16939 16271 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 16940 16271 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16941 16272 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16942 16272 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 16943 16273 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 16944 16273 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 16945 16274 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 16946 16274 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16947 16275 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 16948 16275 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 16949 16276 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 16950 16276 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 16951 16277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 16952 16277 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 16953 16278 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 16954 16279 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 16955 16281 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 16956 16282 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 16957 16282 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 16958 16283 armv7m.c:144 armv7m_restore_context():  
Debug: 16959 16283 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 16960 16284 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 16961 16285 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 16962 16286 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 16963 16286 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 16964 16287 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 16965 16287 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 16966 16288 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 16967 16289 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 16968 16290 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 16969 16290 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 16970 16291 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 16971 16291 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 16972 16292 cortex_m.c:548 cortex_m_poll():  
Debug: 16973 16293 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 16974 16294 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 16975 16295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 16976 16295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 16977 16296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 16978 16297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 16979 16298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 16980 16300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 16981 16301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 16982 16302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 16983 16303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 16984 16304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 16985 16305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 16986 16305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 16987 16306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 16988 16307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 16989 16308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 16990 16308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 16991 16309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 16992 16310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 16993 16311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 16994 16311 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 16995 16312 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 16996 16313 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 16997 16314 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 16998 16314 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 16999 16315 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17000 16315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17001 16316 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17002 16316 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17003 16317 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17004 16317 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17005 16318 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17006 16319 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17007 16319 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17008 16320 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17009 16320 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17010 16321 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17011 16321 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17012 16322 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17013 16322 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17014 16323 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17015 16324 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0079 0079d8b6 size 4
Debug: 17016 16324 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17017 16325 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17018 16325 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17019 16326 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17020 16326 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17021 16327 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17022 16328 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17023 16328 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17024 16329 armv7m.c:144 armv7m_restore_context():  
Debug: 17025 16329 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17026 16330 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17027 16331 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17028 16332 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17029 16332 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17030 16333 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17031 16333 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17032 16334 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17033 16335 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17034 16335 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17035 16336 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17036 16336 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17037 16337 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17038 16338 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17039 16353 cortex_m.c:548 cortex_m_poll():  
Debug: 17040 16353 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17041 16355 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17042 16356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17043 16356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17044 16357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17045 16358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17046 16359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17047 16359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17048 16360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17049 16361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17050 16362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17051 16362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17052 16363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17053 16364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17054 16365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17055 16365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17056 16366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17057 16367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17058 16368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17059 16368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17060 16369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17061 16370 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17062 16371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17063 16371 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17064 16372 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17065 16373 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17066 16373 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17067 16374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17068 16374 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17069 16375 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17070 16375 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17071 16376 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17072 16377 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17073 16377 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17074 16378 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17075 16378 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17076 16379 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17077 16379 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17078 16380 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17079 16380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17080 16381 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17081 16381 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17082 16382 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17083 16383 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17084 16383 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17085 16384 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17086 16384 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17087 16385 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17088 16385 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17089 16387 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17090 16388 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17091 16388 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17092 16389 armv7m.c:144 armv7m_restore_context():  
Debug: 17093 16389 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17094 16390 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17095 16391 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17096 16392 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17097 16392 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17098 16393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17099 16393 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17100 16394 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17101 16395 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17102 16395 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17103 16396 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17104 16396 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17105 16397 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17106 16398 cortex_m.c:548 cortex_m_poll():  
Debug: 17107 16398 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17108 16399 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17109 16400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17110 16401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17111 16402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17112 16403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17113 16403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17114 16404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17115 16405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17116 16405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17117 16406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17118 16407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17119 16408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17120 16409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17121 16409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17122 16410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17123 16411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17124 16412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17125 16413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17126 16414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17127 16414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17128 16415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17129 16416 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17130 16417 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17131 16418 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17132 16418 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17133 16419 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17134 16419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17135 16420 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17136 16421 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17137 16421 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17138 16422 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17139 16422 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17140 16423 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17141 16424 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17142 16424 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17143 16425 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17144 16425 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17145 16426 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17146 16426 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17147 16427 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17148 16428 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17149 16428 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007a 007ad8b6 size 4
Debug: 17150 16429 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17151 16430 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17152 16430 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17153 16431 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17154 16431 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17155 16432 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17156 16433 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17157 16434 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17158 16434 armv7m.c:144 armv7m_restore_context():  
Debug: 17159 16435 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17160 16436 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17161 16436 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17162 16437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17163 16437 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17164 16438 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17165 16439 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17166 16439 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17167 16440 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17168 16440 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17169 16441 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17170 16442 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17171 16442 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17172 16443 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17173 16458 cortex_m.c:548 cortex_m_poll():  
Debug: 17174 16459 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17175 16460 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17176 16461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17177 16461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17178 16462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17179 16463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17180 16463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17181 16464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17182 16465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17183 16466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17184 16466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17185 16467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17186 16468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17187 16469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17188 16469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17189 16470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17190 16471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17191 16472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17192 16472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17193 16473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17194 16474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17195 16475 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17196 16476 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17197 16476 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17198 16477 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17199 16478 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17200 16478 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17201 16479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17202 16479 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17203 16480 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17204 16480 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17205 16481 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17206 16482 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17207 16483 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17208 16483 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17209 16484 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17210 16484 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17211 16485 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17212 16485 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17213 16486 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17214 16486 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17215 16487 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17216 16487 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17217 16488 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17218 16489 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17219 16489 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17220 16490 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17221 16490 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17222 16491 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17223 16493 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17224 16494 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17225 16495 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17226 16495 armv7m.c:144 armv7m_restore_context():  
Debug: 17227 16496 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17228 16497 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17229 16498 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17230 16499 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17231 16499 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17232 16500 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17233 16501 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17234 16502 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17235 16502 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17236 16503 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17237 16504 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17238 16504 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17239 16505 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17240 16505 cortex_m.c:548 cortex_m_poll():  
Debug: 17241 16506 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17242 16507 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17243 16508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17244 16509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17245 16510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17246 16511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17247 16511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17248 16512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17249 16513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17250 16514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17251 16514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17252 16515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17253 16516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17254 16517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17255 16517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17256 16518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17257 16519 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17258 16520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17259 16520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17260 16521 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17261 16522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17262 16523 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17263 16523 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17264 16524 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17265 16525 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17266 16525 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17267 16526 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17268 16527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17269 16527 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17270 16528 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17271 16528 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17272 16529 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17273 16530 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17274 16530 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17275 16531 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17276 16531 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17277 16532 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17278 16532 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17279 16533 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17280 16533 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17281 16534 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17282 16534 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17283 16535 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007b 007bd8b6 size 4
Debug: 17284 16535 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17285 16536 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17286 16536 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17287 16537 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17288 16537 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17289 16538 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17290 16539 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17291 16539 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17292 16540 armv7m.c:144 armv7m_restore_context():  
Debug: 17293 16540 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17294 16541 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17295 16542 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17296 16543 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17297 16543 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17298 16544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17299 16544 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17300 16545 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17301 16546 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17302 16546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17303 16547 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17304 16548 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17305 16548 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17306 16549 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17307 16564 cortex_m.c:548 cortex_m_poll():  
Debug: 17308 16565 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17309 16566 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17310 16566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17311 16567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17312 16568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17313 16569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17314 16569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17315 16570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17316 16571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17317 16571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17318 16572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17319 16573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17320 16574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17321 16574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17322 16575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17323 16576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17324 16577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17325 16577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17326 16578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17327 16579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17328 16580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17329 16580 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17330 16581 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17331 16582 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17332 16582 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17333 16583 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17334 16584 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17335 16584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17336 16585 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17337 16585 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17338 16586 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17339 16586 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17340 16587 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17341 16588 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17342 16588 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17343 16589 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17344 16589 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17345 16590 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17346 16590 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17347 16591 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17348 16591 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17349 16592 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17350 16592 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17351 16593 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17352 16593 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17353 16594 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17354 16594 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17355 16595 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17356 16595 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17357 16597 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17358 16598 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17359 16599 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17360 16599 armv7m.c:144 armv7m_restore_context():  
Debug: 17361 16600 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17362 16601 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17363 16601 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17364 16602 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17365 16602 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17366 16603 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17367 16604 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17368 16604 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17369 16605 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17370 16606 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17371 16606 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17372 16607 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17373 16607 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17374 16608 cortex_m.c:548 cortex_m_poll():  
Debug: 17375 16608 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17376 16610 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17377 16610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17378 16611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17379 16612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17380 16613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17381 16613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17382 16614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17383 16615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17384 16616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17385 16616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17386 16617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17387 16618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17388 16619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17389 16619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17390 16620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17391 16621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17392 16622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17393 16622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17394 16623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17395 16624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17396 16625 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17397 16625 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17398 16626 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17399 16627 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17400 16627 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17401 16628 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17402 16629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17403 16629 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17404 16630 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17405 16630 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17406 16631 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17407 16632 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17408 16633 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17409 16634 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17410 16634 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17411 16635 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17412 16636 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17413 16636 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17414 16637 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17415 16638 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17416 16639 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17417 16640 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007c 007cd8b6 size 4
Debug: 17418 16640 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17419 16641 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17420 16642 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17421 16643 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17422 16644 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17423 16645 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17424 16646 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17425 16647 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17426 16648 armv7m.c:144 armv7m_restore_context():  
Debug: 17427 16649 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17428 16650 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17429 16651 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17430 16652 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17431 16653 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17432 16654 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17433 16655 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17434 16656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17435 16657 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17436 16658 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17437 16659 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17438 16660 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17439 16661 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17440 16662 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17442 16676 cortex_m.c:548 cortex_m_poll():  
Debug: 17443 16677 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17444 16679 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17445 16682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17446 16683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17447 16684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17448 16686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17449 16687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17450 16688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17451 16690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17452 16691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17453 16692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17454 16693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17455 16694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17456 16695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17457 16696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17458 16698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17459 16699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17460 16701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17461 16702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17462 16703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17463 16704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17464 16705 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17465 16707 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17466 16708 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17467 16709 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17468 16710 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17469 16710 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17470 16711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17471 16712 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17472 16713 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17473 16714 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17474 16715 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17475 16716 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17476 16717 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17477 16718 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17478 16719 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17479 16719 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17480 16720 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 17481 16721 psoc4.c:721 psoc4_write(): Downloaded 15872 of 32695 bytes
Debug: 17482 16722 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17483 16722 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17484 16723 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17485 16724 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17486 16725 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17487 16726 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17488 16727 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17489 16728 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17490 16729 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17491 16729 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17492 16730 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17493 16733 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17494 16734 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17495 16735 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17496 16736 armv7m.c:144 armv7m_restore_context():  
Debug: 17497 16737 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17498 16738 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17499 16739 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17500 16740 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17501 16741 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17502 16742 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17503 16743 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17504 16744 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17505 16746 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17506 16750 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17507 16751 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17508 16752 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17509 16753 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17510 16754 cortex_m.c:548 cortex_m_poll():  
Debug: 17511 16755 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17512 16757 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17513 16758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17514 16759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17515 16760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17516 16761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17517 16762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17518 16763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17519 16765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17520 16767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17521 16768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17522 16769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17523 16770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17524 16772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17525 16773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17526 16774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17527 16775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17528 16776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17529 16778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17530 16779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17531 16780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17532 16784 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17533 16785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17534 16786 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17535 16788 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17536 16789 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17537 16789 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17538 16790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17539 16791 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17540 16792 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17541 16793 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17542 16793 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17543 16795 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17544 16795 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17545 16796 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17546 16797 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17547 16798 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17548 16799 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17549 16801 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17550 16802 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17551 16802 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17552 16803 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17553 16804 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007d 007dd8b6 size 4
Debug: 17554 16805 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17555 16806 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17556 16806 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17557 16807 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17558 16808 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17559 16809 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17560 16810 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17561 16811 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17562 16812 armv7m.c:144 armv7m_restore_context():  
Debug: 17563 16812 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17564 16814 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17565 16815 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17566 16816 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17567 16817 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17568 16818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17569 16819 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17570 16820 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17571 16820 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17572 16821 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17573 16822 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17574 16823 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17575 16824 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17576 16825 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17577 16839 cortex_m.c:548 cortex_m_poll():  
Debug: 17578 16840 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17579 16842 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17580 16843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17581 16844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17582 16845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17583 16846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17584 16848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17585 16849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17586 16850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17587 16851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17588 16852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17589 16853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17590 16854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17591 16855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17592 16856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17593 16857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17594 16858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17595 16859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17596 16860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17597 16861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17598 16863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17599 16864 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17600 16865 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17601 16866 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17602 16867 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17603 16868 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17604 16869 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17605 16870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17606 16871 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17607 16871 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17608 16872 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17609 16873 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17610 16874 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17611 16875 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17612 16875 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17613 16876 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17614 16877 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17615 16878 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17616 16879 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17617 16879 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17618 16880 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17619 16881 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17620 16881 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17621 16883 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17622 16883 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17623 16884 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17624 16885 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17625 16886 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17626 16886 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17627 16889 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17628 16890 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17629 16892 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17630 16892 armv7m.c:144 armv7m_restore_context():  
Debug: 17631 16893 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17632 16895 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17633 16896 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17634 16897 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17635 16898 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17636 16899 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17637 16900 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17638 16901 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17639 16902 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17640 16903 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17641 16904 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17642 16905 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17643 16905 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17644 16906 cortex_m.c:548 cortex_m_poll():  
Debug: 17645 16907 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17646 16909 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17647 16910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17648 16912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17649 16913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17650 16914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17651 16915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17652 16916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17653 16917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17654 16918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17655 16919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17656 16920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17657 16921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17658 16922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17659 16923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17660 16924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17661 16925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17662 16926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17663 16928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17664 16929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17665 16930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17666 16931 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17667 16932 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17668 16933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17669 16934 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17670 16935 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17671 16936 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17672 16937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17673 16937 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17674 16938 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17675 16939 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17676 16940 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17677 16941 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17678 16942 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17679 16942 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17680 16943 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17681 16944 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17682 16945 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17683 16945 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17684 16946 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17685 16947 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17686 16947 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17687 16948 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007e 007ed8b6 size 4
Debug: 17688 16949 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17689 16950 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17690 16950 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17691 16951 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17692 16952 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17693 16953 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17694 16954 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17695 16955 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17696 16956 armv7m.c:144 armv7m_restore_context():  
Debug: 17697 16957 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17698 16958 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17699 16959 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17700 16960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17701 16961 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17702 16962 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17703 16963 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17704 16964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17705 16964 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17706 16965 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17707 16966 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17708 16967 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17709 16968 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17710 16969 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17711 16983 cortex_m.c:548 cortex_m_poll():  
Debug: 17712 16984 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17713 16986 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17714 16987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17715 16988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17716 16990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17717 16991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17718 16992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17719 16993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17720 16994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17721 16995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17722 16996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17723 16998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17724 16999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17725 17000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17726 17001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17727 17004 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17728 17006 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17729 17008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17730 17009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17731 17010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17732 17011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17733 17012 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17734 17014 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17735 17015 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17736 17034 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17737 17039 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17738 17040 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17739 17043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17740 17044 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17741 17044 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17742 17045 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17743 17046 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17744 17047 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17745 17051 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17746 17052 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17747 17052 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17748 17053 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17749 17054 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17750 17055 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17751 17055 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17752 17056 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17753 17057 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17754 17058 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17755 17059 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17756 17060 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17757 17060 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17758 17061 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17759 17062 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17760 17062 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17761 17066 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17762 17067 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17763 17068 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17764 17069 armv7m.c:144 armv7m_restore_context():  
Debug: 17765 17070 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17766 17072 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17767 17072 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17768 17074 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17769 17074 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17770 17075 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17771 17076 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17772 17077 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17773 17078 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17774 17079 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17775 17081 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17776 17082 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17777 17083 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17778 17084 cortex_m.c:548 cortex_m_poll():  
Debug: 17779 17085 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17780 17087 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17781 17088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17782 17089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17783 17090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17784 17091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17785 17092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17786 17093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17787 17094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17788 17095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17789 17096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17790 17097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17791 17099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17792 17100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17793 17101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17794 17102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17795 17104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17796 17105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17797 17106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17798 17107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17799 17109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17800 17115 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17801 17116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17802 17117 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17803 17118 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17804 17119 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17805 17124 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17806 17125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17807 17126 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17808 17128 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17809 17128 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17810 17129 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17811 17132 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17812 17133 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17813 17134 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17814 17135 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17815 17136 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17816 17136 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17817 17138 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17818 17139 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17819 17140 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17820 17140 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17821 17141 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 007f 007fd8b6 size 4
Debug: 17822 17143 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17823 17144 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17824 17145 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17825 17147 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17826 17149 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17827 17151 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17828 17152 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17829 17163 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17830 17164 armv7m.c:144 armv7m_restore_context():  
Debug: 17831 17165 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17832 17167 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17833 17168 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17834 17169 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17835 17170 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17836 17171 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17837 17172 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17838 17178 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17839 17189 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17840 17193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17841 17194 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17842 17195 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17843 17196 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17844 17202 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17845 17217 cortex_m.c:548 cortex_m_poll():  
Debug: 17846 17218 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17847 17221 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17849 17223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17850 17224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17851 17225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17852 17226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17853 17227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17854 17228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17855 17229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17856 17230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17857 17231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17858 17233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17859 17234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17860 17235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17861 17236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17862 17237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17863 17238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17864 17239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17865 17240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17866 17242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17867 17243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17868 17244 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17869 17245 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17870 17246 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17871 17247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17872 17248 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17873 17249 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17874 17250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17875 17250 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17876 17251 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17877 17252 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17878 17253 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17879 17254 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17880 17255 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 17881 17256 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17882 17256 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17883 17257 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17884 17258 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 17885 17259 psoc4.c:721 psoc4_write(): Downloaded 16256 of 32695 bytes
Debug: 17886 17260 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 17887 17260 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17888 17261 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17889 17262 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17890 17263 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17891 17264 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 17892 17265 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 17893 17265 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17894 17267 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 17895 17267 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 17896 17268 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 17897 17271 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17898 17272 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 17899 17273 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17900 17274 armv7m.c:144 armv7m_restore_context():  
Debug: 17901 17275 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17902 17276 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17903 17277 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17904 17278 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17905 17280 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17906 17284 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17907 17285 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17908 17286 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17909 17287 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17910 17288 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17911 17289 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17912 17290 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17913 17290 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17914 17292 cortex_m.c:548 cortex_m_poll():  
Debug: 17915 17293 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17916 17295 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17917 17296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17918 17305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17919 17307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17920 17308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17921 17309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17922 17310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17923 17312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17924 17313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17925 17314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17926 17315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17927 17317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17928 17318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17929 17320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17930 17321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17931 17322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17932 17323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17933 17324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 17934 17325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 17935 17326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 17936 17327 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 17937 17328 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 17938 17329 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 17939 17331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 17940 17331 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 17941 17332 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 17942 17333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 17943 17335 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 17944 17336 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 17945 17336 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 17946 17337 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 17947 17338 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 17948 17339 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 17949 17340 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17950 17341 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17951 17341 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 17952 17342 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 17953 17343 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 17954 17344 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17955 17344 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 17956 17345 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 17957 17346 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0080 0080d8b6 size 4
Debug: 17958 17347 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 17959 17348 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 17960 17349 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 17961 17349 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 17962 17350 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 17963 17351 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 17964 17352 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 17965 17353 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 17966 17354 armv7m.c:144 armv7m_restore_context():  
Debug: 17967 17355 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 17968 17356 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 17969 17357 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 17970 17358 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 17971 17359 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 17972 17360 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 17973 17361 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 17974 17362 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 17975 17363 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 17976 17364 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 17977 17365 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 17978 17366 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 17979 17367 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 17980 17368 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 17981 17382 cortex_m.c:548 cortex_m_poll():  
Debug: 17982 17383 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 17983 17385 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 17984 17387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 17985 17388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 17986 17389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 17987 17390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 17988 17391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 17989 17393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 17990 17394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 17991 17395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 17992 17396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 17993 17397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 17994 17399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 17995 17401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 17996 17402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 17997 17403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 17998 17404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 17999 17405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18000 17406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18001 17408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18002 17410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18003 17412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18004 17413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18005 17414 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18006 17415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18007 17416 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18008 17417 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18009 17418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18010 17419 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18011 17419 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18012 17420 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18013 17421 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18014 17422 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18015 17423 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18016 17423 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18017 17424 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18018 17425 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18019 17426 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18020 17426 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18021 17427 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18022 17428 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18023 17429 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18024 17429 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18025 17431 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18026 17431 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18027 17432 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18028 17433 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18029 17434 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18030 17434 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18031 17437 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18032 17438 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18033 17439 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18034 17440 armv7m.c:144 armv7m_restore_context():  
Debug: 18035 17441 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18036 17443 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18037 17443 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18038 17444 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18039 17445 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18040 17446 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18041 17447 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18042 17448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18043 17449 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18044 17450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18045 17451 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18046 17452 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18047 17453 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18048 17454 cortex_m.c:548 cortex_m_poll():  
Debug: 18049 17454 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18050 17457 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18051 17458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18052 17459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18053 17460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18054 17461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18055 17463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18056 17464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18057 17465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18058 17466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18059 17467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18060 17469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18061 17470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18062 17471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18063 17472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18064 17473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18065 17474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18066 17475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18067 17476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18068 17477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18069 17478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18070 17479 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18071 17480 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18072 17481 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18073 17483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18074 17483 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18075 17484 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18076 17485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18077 17486 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18078 17487 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18079 17488 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18080 17488 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18081 17490 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18082 17491 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18083 17491 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18084 17492 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18085 17493 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18086 17494 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18087 17495 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18088 17496 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18089 17496 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18090 17497 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18091 17499 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0081 0081d8b6 size 4
Debug: 18092 17499 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18093 17500 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18094 17501 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18095 17502 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18096 17503 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18097 17504 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18098 17505 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18099 17506 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18100 17506 armv7m.c:144 armv7m_restore_context():  
Debug: 18101 17507 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18102 17509 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18103 17509 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18104 17510 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18105 17511 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18106 17512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18107 17513 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18108 17514 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18109 17514 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18110 17516 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18111 17517 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18112 17518 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18113 17519 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18114 17520 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18115 17534 cortex_m.c:548 cortex_m_poll():  
Debug: 18116 17536 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18117 17538 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18118 17539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18119 17540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18120 17542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18121 17543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18122 17544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18123 17545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18124 17546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18125 17547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18126 17548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18127 17549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18128 17551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18129 17552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18130 17553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18131 17554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18132 17555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18133 17556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18134 17557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18135 17558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18136 17559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18137 17560 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18138 17561 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18139 17562 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18140 17564 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18141 17564 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18142 17565 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18143 17567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18144 17567 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18145 17568 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18146 17569 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18147 17570 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18148 17571 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18149 17572 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18150 17572 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18151 17573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18152 17574 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18153 17574 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18154 17575 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18155 17576 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18156 17577 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18157 17577 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18158 17578 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18159 17579 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18160 17580 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18161 17581 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18162 17582 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18163 17583 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18164 17583 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18165 17586 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18166 17587 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18167 17588 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18168 17589 armv7m.c:144 armv7m_restore_context():  
Debug: 18169 17589 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18170 17591 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18171 17591 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18172 17592 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18173 17593 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18174 17594 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18175 17595 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18176 17596 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18177 17597 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18178 17598 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18179 17599 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18180 17600 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18181 17601 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18182 17602 cortex_m.c:548 cortex_m_poll():  
Debug: 18183 17603 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18184 17604 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18185 17606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18186 17607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18187 17608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18188 17610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18189 17611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18190 17618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18191 17619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18192 17620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18193 17621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18194 17622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18195 17623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18196 17624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18197 17625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18198 17626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18199 17628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18200 17629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18201 17630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18202 17632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18203 17633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18204 17635 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18205 17636 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18206 17637 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18207 17638 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18208 17638 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18209 17639 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18210 17640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18211 17641 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18212 17642 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18213 17643 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18214 17643 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18215 17645 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18216 17645 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18217 17646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18218 17647 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18219 17648 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18220 17649 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18221 17650 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18222 17650 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18223 17651 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18224 17652 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18225 17653 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0082 0082d8b6 size 4
Debug: 18226 17654 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18227 17655 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18228 17656 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18229 17657 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18230 17657 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18231 17658 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18232 17660 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18233 17661 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18234 17661 armv7m.c:144 armv7m_restore_context():  
Debug: 18235 17662 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18236 17663 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18237 17664 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18238 17665 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18239 17666 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18240 17667 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18241 17668 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18242 17669 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18243 17670 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18244 17671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18245 17672 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18246 17673 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18247 17674 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18248 17675 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18249 17689 cortex_m.c:548 cortex_m_poll():  
Debug: 18250 17690 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18251 17692 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18252 17693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18253 17694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18254 17696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18255 17697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18256 17698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18257 17699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18258 17700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18259 17701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18260 17702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18261 17703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18262 17704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18263 17705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18264 17707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18265 17708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18266 17709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18267 17710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18268 17711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18269 17713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18270 17714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18271 17715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18272 17716 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18273 17717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18274 17718 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18275 17719 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18276 17719 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18277 17721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18278 17721 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18279 17722 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18280 17723 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18281 17723 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18282 17724 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18283 17725 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18284 17726 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18285 17727 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18286 17727 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18287 17728 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18288 17729 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18289 17729 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18290 17730 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18291 17731 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18292 17732 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18293 17733 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18294 17733 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18295 17734 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18296 17735 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18297 17736 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18298 17736 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18299 17739 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18300 17740 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18301 17741 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18302 17742 armv7m.c:144 armv7m_restore_context():  
Debug: 18303 17742 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18304 17744 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18305 17745 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18306 17746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18307 17746 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18308 17747 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18309 17748 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18310 17749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18311 17750 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18312 17751 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18313 17752 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18314 17753 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18315 17753 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18316 17754 cortex_m.c:548 cortex_m_poll():  
Debug: 18317 17755 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18318 17757 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18319 17759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18320 17760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18322 17761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18323 17762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18324 17763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18325 17764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18326 17765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18327 17766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18328 17767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18329 17768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18330 17769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18331 17770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18332 17771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18333 17772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18334 17773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18335 17774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18336 17775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18337 17776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18338 17777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18339 17778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18340 17779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18341 17780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18342 17782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18343 17783 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18344 17783 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18345 17784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18346 17785 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18347 17786 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18348 17787 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18349 17787 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18350 17788 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18351 17789 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18352 17790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18353 17790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18354 17791 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18355 17792 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18356 17793 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18357 17793 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18358 17794 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18359 17795 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18360 17796 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0083 0083d8b6 size 4
Debug: 18361 17797 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18362 17797 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18363 17798 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18364 17800 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18365 17801 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18366 17802 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18367 17803 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18368 17804 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18369 17805 armv7m.c:144 armv7m_restore_context():  
Debug: 18370 17806 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18371 17807 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18372 17808 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18373 17809 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18374 17809 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18375 17810 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18376 17811 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18377 17812 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18378 17813 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18379 17814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18380 17815 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18381 17816 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18382 17816 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18383 17817 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18384 17832 cortex_m.c:548 cortex_m_poll():  
Debug: 18385 17833 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18386 17835 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18387 17836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18388 17837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18389 17838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18390 17839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18391 17840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18392 17841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18393 17843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18394 17844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18395 17845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18396 17846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18397 17847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18398 17848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18399 17849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18400 17850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18401 17851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18402 17852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18403 17853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18404 17854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18405 17855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18406 17856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18407 17858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18408 17859 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18409 17860 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18410 17860 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18411 17861 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18412 17862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18413 17863 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18414 17864 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18415 17864 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18416 17865 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18417 17866 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18418 17867 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18419 17868 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18420 17868 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18421 17869 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18422 17870 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 18423 17871 psoc4.c:721 psoc4_write(): Downloaded 16768 of 32695 bytes
Debug: 18424 17871 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18425 17872 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18426 17873 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18427 17873 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18428 17874 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18429 17875 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18430 17876 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18431 17877 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18432 17878 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18433 17878 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18434 17879 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18435 17881 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18436 17883 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18437 17884 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18438 17884 armv7m.c:144 armv7m_restore_context():  
Debug: 18439 17885 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18440 17886 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18441 17887 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18442 17888 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18443 17889 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18444 17890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18445 17891 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18446 17892 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18447 17892 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18448 17893 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18449 17894 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18450 17895 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18451 17896 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18452 17897 cortex_m.c:548 cortex_m_poll():  
Debug: 18453 17897 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18454 17899 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18455 17901 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18456 17902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18457 17903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18458 17904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18459 17905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18460 17906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18461 17907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18462 17908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18463 17909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18464 17911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18465 17912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18466 17913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18467 17914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18468 17915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18469 17916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18470 17917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18471 17919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18472 17920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18473 17921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18474 17922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18475 17923 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18476 17924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18477 17925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18478 17926 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18479 17927 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18480 17928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18481 17929 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18482 17929 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18483 17930 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18484 17931 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18485 17932 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18486 17933 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18487 17934 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18488 17934 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18489 17935 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18490 17936 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18491 17937 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18492 17937 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18493 17938 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18494 17939 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18495 17940 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0084 0084d8b6 size 4
Debug: 18496 17941 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18497 17941 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18498 17942 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18499 17943 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18500 17943 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18501 17944 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18502 17945 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18503 17946 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18504 17947 armv7m.c:144 armv7m_restore_context():  
Debug: 18505 17948 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18506 17950 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18507 17950 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18508 17951 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18509 17952 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18510 17953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18511 17954 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18512 17955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18513 17956 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18514 17957 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18515 17958 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18516 17959 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18517 17959 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18518 17960 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18519 17975 cortex_m.c:548 cortex_m_poll():  
Debug: 18520 17975 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18521 17977 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18522 17978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18523 17979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18524 17980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18525 17981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18526 17983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18527 17984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18528 17985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18529 17986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18530 17987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18531 17988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18532 17989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18533 17990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18534 17991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18535 17993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18536 17994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18537 17995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18538 17996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18539 17997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18540 17998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18541 17999 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18542 18000 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18543 18001 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18544 18002 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18545 18003 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18546 18004 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18547 18005 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18548 18006 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18549 18006 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18550 18007 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18551 18008 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18552 18009 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18553 18010 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18554 18010 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18555 18011 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18556 18012 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18557 18012 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18558 18013 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18559 18014 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18560 18014 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18561 18015 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18562 18016 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18563 18017 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18564 18018 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18565 18019 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18566 18019 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18567 18020 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18568 18021 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18569 18023 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18570 18024 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18571 18025 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18572 18026 armv7m.c:144 armv7m_restore_context():  
Debug: 18573 18027 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18574 18028 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18575 18029 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18576 18030 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18577 18031 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18578 18032 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18579 18033 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18580 18034 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18581 18035 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18582 18036 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18583 18037 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18584 18037 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18585 18038 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18586 18039 cortex_m.c:548 cortex_m_poll():  
Debug: 18587 18040 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18588 18042 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18589 18043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18590 18044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18591 18045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18592 18046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18593 18047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18594 18049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18595 18050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18596 18051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18597 18052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18598 18053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18599 18054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18600 18055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18601 18057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18602 18058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18603 18059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18604 18060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18605 18062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18606 18063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18607 18064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18608 18065 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18609 18066 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18610 18067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18611 18068 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18612 18069 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18613 18070 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18614 18071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18615 18072 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18616 18073 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18617 18073 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18618 18074 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18619 18075 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18620 18076 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18621 18076 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18622 18077 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18623 18078 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18624 18079 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18625 18079 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18626 18080 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18627 18081 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18628 18081 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18629 18082 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0085 0085d8b6 size 4
Debug: 18630 18084 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18631 18084 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18632 18085 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18633 18086 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18634 18086 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18635 18087 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18636 18088 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18637 18089 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18638 18090 armv7m.c:144 armv7m_restore_context():  
Debug: 18639 18091 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18640 18092 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18641 18093 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18642 18094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18643 18095 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18644 18096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18645 18096 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18646 18098 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18647 18099 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18648 18100 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18649 18101 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18650 18101 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18651 18102 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18652 18103 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18653 18118 cortex_m.c:548 cortex_m_poll():  
Debug: 18654 18118 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18655 18120 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18656 18122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18657 18123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18658 18124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18659 18125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18660 18126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18661 18127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18662 18128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18663 18129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18664 18130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18665 18131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18666 18133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18667 18134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18668 18135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18669 18136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18670 18137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18671 18138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18672 18139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18673 18140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18674 18141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18675 18143 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18676 18144 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18677 18145 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18678 18146 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18679 18148 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18680 18151 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18681 18152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18682 18153 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18683 18154 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18684 18154 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18685 18155 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18686 18156 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18687 18157 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18688 18158 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18689 18159 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18690 18159 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18691 18160 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18692 18161 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18693 18161 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18694 18162 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18695 18163 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18696 18164 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18697 18165 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18698 18165 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18699 18166 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18700 18167 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18701 18168 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18702 18168 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18703 18171 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18704 18172 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18705 18173 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18706 18174 armv7m.c:144 armv7m_restore_context():  
Debug: 18707 18175 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18708 18176 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18709 18177 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18710 18178 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18711 18179 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18712 18180 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18713 18182 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18714 18183 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18715 18183 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18716 18185 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18717 18186 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18718 18186 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18719 18187 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18720 18188 cortex_m.c:548 cortex_m_poll():  
Debug: 18721 18189 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18722 18191 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18723 18193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18724 18194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18725 18195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18726 18196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18727 18197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18728 18199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18729 18200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18730 18201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18731 18203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18732 18204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18733 18205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18734 18206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18735 18207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18736 18208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18737 18210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18738 18211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18739 18212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18740 18213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18741 18214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18742 18216 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18743 18217 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18744 18218 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18745 18219 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18746 18220 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18747 18221 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18748 18222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18749 18223 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18750 18223 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18751 18224 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18752 18225 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18753 18226 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18754 18227 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18755 18228 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18756 18228 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18757 18229 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18758 18230 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18759 18231 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18760 18232 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18761 18233 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18762 18234 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18763 18235 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0086 0086d8b6 size 4
Debug: 18764 18238 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18765 18239 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18766 18240 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18767 18240 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18768 18241 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18769 18242 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18770 18243 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18771 18244 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18772 18245 armv7m.c:144 armv7m_restore_context():  
Debug: 18773 18246 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18774 18247 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18775 18248 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18776 18249 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18777 18250 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18778 18251 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18779 18252 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18780 18253 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18781 18254 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18782 18255 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18783 18256 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18784 18257 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18785 18258 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18786 18259 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18787 18273 cortex_m.c:548 cortex_m_poll():  
Debug: 18788 18274 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18789 18276 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18790 18277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18791 18278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18792 18279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18793 18280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18794 18281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18795 18282 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18796 18283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18797 18284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18798 18285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18799 18286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18800 18287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18801 18288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18802 18289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18803 18290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18804 18291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18805 18292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18806 18293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18807 18294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18808 18295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18809 18296 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18810 18297 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18811 18299 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18812 18300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18813 18301 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18814 18302 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18815 18303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18816 18303 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18817 18304 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18818 18305 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18819 18306 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18820 18307 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18821 18307 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18822 18308 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18823 18309 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18824 18309 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18825 18310 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18826 18311 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18827 18311 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18828 18312 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18829 18313 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18830 18313 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18831 18315 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18832 18315 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18833 18316 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18834 18317 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18835 18318 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18836 18319 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18837 18321 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18838 18322 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18839 18323 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18840 18324 armv7m.c:144 armv7m_restore_context():  
Debug: 18841 18325 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18842 18326 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18843 18327 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18844 18328 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18845 18328 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18846 18329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18847 18330 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18848 18331 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18849 18332 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18850 18333 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18851 18334 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18852 18335 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18853 18335 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18854 18336 cortex_m.c:548 cortex_m_poll():  
Debug: 18855 18337 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18856 18339 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18857 18340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18858 18341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18859 18342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18860 18343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18861 18344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18862 18345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18863 18346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18864 18347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18865 18348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18866 18349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18867 18350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18868 18351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18869 18352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18870 18353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18871 18354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18872 18355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18873 18356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18874 18357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18875 18358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18876 18359 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18877 18360 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18878 18361 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18879 18362 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18880 18363 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18881 18364 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18882 18365 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18883 18365 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18884 18366 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18885 18367 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18886 18367 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18887 18369 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18888 18369 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 18889 18370 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18890 18371 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18891 18371 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18892 18372 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 18893 18373 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18894 18373 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18895 18374 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18896 18375 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18898 18376 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0087 0087d8b6 size 4
Debug: 18899 18377 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 18900 18377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18901 18378 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 18902 18379 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 18903 18379 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 18904 18380 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18905 18382 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 18906 18383 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18907 18383 armv7m.c:144 armv7m_restore_context():  
Debug: 18908 18384 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18909 18386 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18910 18386 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18911 18387 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18912 18388 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18913 18389 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18914 18390 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18915 18391 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18916 18392 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18917 18393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18918 18394 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18919 18394 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18920 18395 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18921 18396 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 18922 18411 cortex_m.c:548 cortex_m_poll():  
Debug: 18923 18411 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18924 18413 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18925 18414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18926 18415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18927 18417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18928 18418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18929 18419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18930 18420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18931 18421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 18932 18422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 18933 18423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 18934 18424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 18935 18425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 18936 18426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 18937 18427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 18938 18428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 18939 18429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 18940 18430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18941 18431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 18942 18432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 18943 18433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 18944 18434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 18945 18435 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 18946 18436 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 18947 18437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 18948 18438 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 18949 18438 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 18950 18439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 18951 18440 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 18952 18441 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 18953 18442 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 18954 18442 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 18955 18443 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 18956 18444 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 18957 18445 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18958 18446 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18959 18446 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 18960 18447 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 18961 18448 psoc4.c:721 psoc4_write(): Downloaded 17280 of 32695 bytes
Debug: 18962 18449 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 18963 18449 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 18964 18450 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18965 18451 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 18966 18452 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 18967 18453 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 18968 18453 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 18969 18454 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 18970 18457 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 18971 18458 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 18972 18459 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 18973 18461 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 18974 18462 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 18975 18464 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 18976 18464 armv7m.c:144 armv7m_restore_context():  
Debug: 18977 18465 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 18978 18467 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 18979 18467 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 18980 18469 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 18981 18469 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 18982 18471 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 18983 18471 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 18984 18472 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 18985 18473 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 18986 18474 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 18987 18475 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 18988 18476 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 18989 18477 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 18990 18478 cortex_m.c:548 cortex_m_poll():  
Debug: 18991 18479 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 18992 18481 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 18993 18482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 18994 18483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 18995 18485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 18996 18488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 18997 18489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 18998 18490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 18999 18492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19000 18494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19001 18495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19002 18497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19003 18498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19004 18499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19005 18501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19006 18504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19007 18505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19008 18506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19009 18507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19010 18508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19011 18509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19012 18511 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19013 18512 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19014 18513 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19015 18514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19016 18515 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19017 18516 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19018 18517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19019 18518 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19020 18518 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19021 18519 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19022 18520 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19023 18521 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19024 18522 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19025 18523 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19026 18524 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19027 18524 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19028 18525 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19029 18526 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19030 18527 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19031 18527 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19032 18528 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19033 18529 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0088 0088d8b6 size 4
Debug: 19034 18530 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19035 18531 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19036 18531 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19037 18532 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19038 18533 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19039 18534 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19040 18535 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19041 18536 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19042 18537 armv7m.c:144 armv7m_restore_context():  
Debug: 19043 18538 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19044 18539 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19045 18540 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19046 18541 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19047 18542 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19048 18543 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19049 18543 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19050 18544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19051 18545 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19052 18546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19053 18547 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19054 18548 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19055 18548 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19056 18549 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19057 18564 cortex_m.c:548 cortex_m_poll():  
Debug: 19058 18565 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19059 18566 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19060 18568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19061 18569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19062 18570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19063 18571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19064 18572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19065 18573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19066 18574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19067 18575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19068 18576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19069 18577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19070 18578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19071 18579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19072 18580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19073 18581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19074 18582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19075 18583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19076 18584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19077 18585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19078 18586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19079 18587 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19080 18588 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19081 18589 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19082 18590 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19083 18591 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19084 18591 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19085 18592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19086 18593 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19087 18594 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19088 18595 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19089 18595 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19090 18596 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19091 18597 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19092 18598 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19093 18598 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19094 18599 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19095 18600 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19096 18600 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19097 18601 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19098 18602 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19099 18603 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19100 18603 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19101 18604 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19102 18605 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19103 18606 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19104 18606 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19105 18607 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19106 18608 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19107 18610 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19108 18611 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19109 18612 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19110 18613 armv7m.c:144 armv7m_restore_context():  
Debug: 19111 18615 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19112 18616 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19113 18616 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19114 18617 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19115 18618 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19116 18619 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19117 18619 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19118 18620 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19119 18621 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19120 18623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19121 18624 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19122 18625 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19123 18625 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19124 18625 cortex_m.c:548 cortex_m_poll():  
Debug: 19125 18627 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19126 18628 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19127 18629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19128 18631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19129 18632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19130 18633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19131 18634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19132 18635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19133 18636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19134 18637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19135 18638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19136 18639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19137 18640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19138 18641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19139 18642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19140 18642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19141 18644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19142 18645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19143 18646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19144 18647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19145 18648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19146 18649 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19147 18650 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19148 18651 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19149 18652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19150 18653 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19151 18653 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19152 18654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19153 18655 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19154 18656 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19155 18657 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19156 18657 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19157 18659 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19158 18659 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19159 18660 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19160 18661 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19161 18662 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19162 18662 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19163 18663 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19164 18664 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19165 18664 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19166 18665 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19167 18666 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0089 0089d8b6 size 4
Debug: 19168 18667 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19169 18668 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19170 18668 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19171 18669 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19172 18670 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19173 18671 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19174 18672 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19175 18673 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19176 18680 armv7m.c:144 armv7m_restore_context():  
Debug: 19177 18685 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19178 18688 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19179 18689 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19180 18690 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19181 18691 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19182 18692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19183 18693 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19184 18694 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19185 18695 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19186 18696 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19187 18697 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19188 18698 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19189 18699 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19190 18700 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19191 18714 cortex_m.c:548 cortex_m_poll():  
Debug: 19192 18715 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19193 18717 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19194 18718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19195 18719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19196 18721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19197 18722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19198 18723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19199 18724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19200 18725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19201 18726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19202 18727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19203 18728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19204 18729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19205 18730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19206 18731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19207 18732 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19208 18733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19209 18734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19210 18735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19211 18736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19212 18737 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19213 18738 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19214 18739 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19215 18740 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19216 18741 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19217 18742 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19218 18743 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19219 18744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19220 18744 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19221 18745 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19222 18746 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19223 18747 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19224 18748 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19225 18748 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19226 18749 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19227 18750 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19228 18751 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19229 18752 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19230 18752 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19231 18753 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19232 18754 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19233 18754 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19234 18755 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19235 18756 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19236 18757 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19237 18758 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19238 18758 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19239 18759 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19240 18760 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19241 18763 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19242 18764 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19243 18765 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19244 18766 armv7m.c:144 armv7m_restore_context():  
Debug: 19245 18766 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19246 18780 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19247 18781 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19248 18782 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19249 18783 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19250 18784 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19251 18785 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19252 18786 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19253 18787 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19254 18788 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19255 18789 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19256 18789 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19257 18790 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19258 18791 cortex_m.c:548 cortex_m_poll():  
Debug: 19259 18792 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19260 18794 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19261 18795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19262 18796 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19263 18798 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19264 18800 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19265 18803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19266 18804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19267 18806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19268 18807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19269 18808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19270 18809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19271 18810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19272 18811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19273 18812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19274 18813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19275 18816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19276 18817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19277 18818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19278 18819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19279 18820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19280 18821 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19281 18822 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19282 18823 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19283 18825 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19284 18825 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19285 18826 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19286 18827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19287 18828 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19288 18829 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19289 18831 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19290 18832 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19291 18833 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19292 18834 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19293 18835 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19294 18835 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19295 18836 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19296 18837 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19297 18838 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19298 18838 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19299 18839 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19300 18840 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19301 18841 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008a 008ad8b6 size 4
Debug: 19302 18842 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19303 18842 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19304 18843 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19305 18844 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19306 18845 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19307 18846 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19308 18847 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19309 18849 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19310 18849 armv7m.c:144 armv7m_restore_context():  
Debug: 19311 18850 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19312 18852 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19313 18853 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19314 18854 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19315 18854 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19316 18855 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19317 18856 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19318 18857 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19319 18858 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19320 18859 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19321 18860 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19322 18861 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19323 18861 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19324 18863 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19325 18877 cortex_m.c:548 cortex_m_poll():  
Debug: 19326 18877 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19327 18879 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19328 18881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19329 18882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19330 18883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19331 18884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19332 18885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19333 18886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19334 18887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19335 18888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19336 18889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19337 18890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19338 18891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19339 18892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19340 18893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19341 18894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19342 18895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19343 18896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19344 18897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19345 18898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19346 18899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19347 18901 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19348 18902 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19349 18903 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19350 18904 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19351 18905 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19352 18905 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19353 18907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19354 18907 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19355 18908 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19356 18909 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19357 18910 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19358 18911 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19359 18911 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19360 18912 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19361 18913 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19362 18914 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19363 18914 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19364 18915 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19365 18916 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19366 18916 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19367 18917 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19368 18918 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19369 18919 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19370 18920 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19371 18920 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19372 18921 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19373 18922 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19374 18922 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19375 18925 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19376 18926 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19377 18927 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19378 18928 armv7m.c:144 armv7m_restore_context():  
Debug: 19379 18928 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19380 18930 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19381 18931 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19382 18932 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19383 18932 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19384 18933 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19385 18934 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19386 18935 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19387 18936 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19388 18937 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19389 18938 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19390 18939 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19391 18940 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19392 18941 cortex_m.c:548 cortex_m_poll():  
Debug: 19393 18941 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19394 18943 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19395 18944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19396 18945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19397 18947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19398 18948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19399 18949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19401 18950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19402 18951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19403 18952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19404 18953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19405 18954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19406 18955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19407 18956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19408 18957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19409 18959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19410 18960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19411 18961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19412 18962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19413 18963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19414 18964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19415 18965 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19416 18966 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19417 18967 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19418 18968 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19419 18968 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19420 18969 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19421 18970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19422 18971 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19423 18972 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19424 18972 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19425 18973 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19426 18974 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19427 18975 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19428 18976 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19429 18976 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19430 18977 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19431 18978 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19432 18978 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19433 18979 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19434 18980 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19435 18981 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19436 18982 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008b 008bd8b6 size 4
Debug: 19437 18982 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19438 18983 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19439 18984 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19440 18985 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19441 18985 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19442 18986 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19443 18987 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19444 18988 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19445 18989 armv7m.c:144 armv7m_restore_context():  
Debug: 19446 18990 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19447 18991 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19448 18992 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19449 18993 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19450 18994 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19451 18995 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19452 18996 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19453 18997 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19454 18997 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19455 18998 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19456 19000 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19457 19000 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19458 19001 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19459 19002 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19460 19016 cortex_m.c:548 cortex_m_poll():  
Debug: 19461 19017 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19462 19019 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19463 19020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19464 19022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19465 19023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19466 19024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19467 19025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19468 19027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19469 19028 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19470 19029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19471 19030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19472 19031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19473 19032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19474 19033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19475 19035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19476 19036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19477 19037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19478 19038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19479 19039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19480 19040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19481 19041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19482 19043 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19483 19044 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19484 19045 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19485 19046 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19486 19047 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19487 19048 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19488 19050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19489 19050 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19490 19051 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19491 19052 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19492 19052 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19493 19054 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19494 19054 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19495 19055 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19496 19056 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19497 19056 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19498 19057 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 19499 19058 psoc4.c:721 psoc4_write(): Downloaded 17792 of 32695 bytes
Debug: 19500 19059 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19501 19059 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19502 19060 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19503 19061 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19504 19061 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19505 19063 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19506 19063 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19507 19064 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19508 19065 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19509 19066 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19510 19066 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19511 19069 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19512 19070 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19513 19071 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19514 19072 armv7m.c:144 armv7m_restore_context():  
Debug: 19515 19072 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19516 19074 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19517 19074 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19518 19075 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19519 19076 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19520 19077 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19521 19078 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19522 19079 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19523 19080 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19524 19081 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19525 19082 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19526 19082 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19527 19083 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19528 19084 cortex_m.c:548 cortex_m_poll():  
Debug: 19529 19085 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19530 19087 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19531 19089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19532 19090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19533 19091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19534 19093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19535 19094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19536 19095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19537 19096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19538 19098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19539 19099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19540 19100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19541 19101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19542 19103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19543 19104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19544 19105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19545 19106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19546 19107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19547 19108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19548 19109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19549 19110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19550 19111 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19551 19112 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19552 19113 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19553 19114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19554 19114 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19555 19115 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19556 19117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19557 19117 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19558 19118 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19559 19119 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19560 19120 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19561 19121 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19562 19121 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19563 19122 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19564 19123 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19565 19124 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19566 19124 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19567 19125 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19568 19126 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19569 19126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19570 19127 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19571 19128 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008c 008cd8b6 size 4
Debug: 19572 19129 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19573 19130 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19574 19130 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19575 19131 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19576 19132 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19577 19133 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19578 19134 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19579 19135 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19580 19136 armv7m.c:144 armv7m_restore_context():  
Debug: 19581 19136 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19582 19138 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19583 19139 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19584 19140 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19585 19140 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19586 19142 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19587 19142 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19588 19143 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19589 19144 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19590 19145 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19591 19146 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19592 19147 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19593 19148 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19594 19149 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19595 19163 cortex_m.c:548 cortex_m_poll():  
Debug: 19596 19164 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19597 19166 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19598 19167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19599 19169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19600 19170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19601 19171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19602 19172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19603 19173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19604 19174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19605 19175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19606 19176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19607 19178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19608 19179 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19609 19180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19610 19182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19611 19183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19612 19184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19613 19185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19614 19186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19615 19187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19616 19188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19617 19190 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19618 19191 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19619 19192 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19620 19193 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19621 19193 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19622 19194 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19623 19195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19624 19196 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19625 19197 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19626 19198 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19627 19199 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19628 19200 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19629 19201 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19630 19202 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19631 19202 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19632 19203 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19633 19204 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19634 19205 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19635 19205 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19636 19206 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19637 19207 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19638 19208 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19639 19209 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19640 19209 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19641 19210 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19642 19211 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19643 19212 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19644 19212 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19645 19215 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19646 19216 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19647 19217 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19648 19218 armv7m.c:144 armv7m_restore_context():  
Debug: 19649 19219 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19650 19220 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19651 19221 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19652 19222 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19653 19223 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19654 19224 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19655 19225 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19656 19226 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19657 19227 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19658 19482 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19659 19483 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19660 19538 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19661 19539 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19662 19540 cortex_m.c:548 cortex_m_poll():  
Debug: 19663 19540 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19664 19542 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19665 19543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19666 19544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19667 19545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19668 19546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19669 19548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19670 19549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19671 19550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19672 19551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19673 19552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19674 19553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19675 19554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19676 19555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19677 19556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19678 19557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19679 19558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19680 19559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19682 19560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19683 19561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19684 19563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19685 19564 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19686 19565 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19687 19566 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19688 19567 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19689 19568 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19690 19569 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19691 19570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19692 19570 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19693 19571 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19694 19572 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19695 19572 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19696 19573 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19697 19574 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19698 19575 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19699 19576 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19700 19576 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19701 19577 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19702 19578 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19703 19578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19704 19579 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19705 19580 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19706 19581 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008d 008dd8b6 size 4
Debug: 19707 19582 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19708 19584 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19709 19584 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19710 19585 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19711 19586 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19712 19587 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19713 19588 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19714 19589 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19715 19590 armv7m.c:144 armv7m_restore_context():  
Debug: 19716 19591 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19717 19592 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19718 19593 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19719 19594 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19720 19595 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19721 19596 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19722 19597 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19723 19599 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19724 19600 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19725 19601 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19726 19602 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19727 19603 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19728 19604 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19729 19605 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19730 19619 cortex_m.c:548 cortex_m_poll():  
Debug: 19731 19620 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19732 19621 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19733 19623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19734 19624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19735 19625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19736 19626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19737 19627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19738 19628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19739 19629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19740 19630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19741 19631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19742 19633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19743 19634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19744 19635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19745 19636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19746 19637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19747 19638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19748 19639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19749 19640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19750 19641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19751 19643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19752 19644 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19753 19645 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19754 19646 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19755 19647 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19756 19648 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19757 19649 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19758 19650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19759 19651 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19760 19651 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19761 19652 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19762 19653 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19763 19654 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19764 19655 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19765 19655 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19766 19656 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19767 19657 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19768 19658 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 19769 19658 psoc4.c:721 psoc4_write(): Downloaded 18048 of 32695 bytes
Debug: 19770 19659 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19771 19660 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19772 19660 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19773 19661 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19774 19662 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19775 19663 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19776 19664 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19777 19665 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19778 19665 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19779 19666 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19780 19667 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19781 19669 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19782 19670 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19783 19671 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19784 19672 armv7m.c:144 armv7m_restore_context():  
Debug: 19785 19673 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19786 19674 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19787 19675 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19788 19676 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19789 19677 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19790 19678 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19791 19679 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19792 19680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19793 19681 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19794 19682 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19795 19683 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19796 19684 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19797 19685 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19798 19686 cortex_m.c:548 cortex_m_poll():  
Debug: 19799 19686 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19800 19688 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19801 19689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19802 19691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19803 19692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19804 19693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19805 19694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19806 19695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19807 19696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19808 19699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19809 19701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19810 19702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19811 19703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19812 19704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19813 19705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19814 19706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19815 19707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19816 19708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19817 19709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19818 19711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19819 19712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19820 19713 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19821 19714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19822 19715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19823 19717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19824 19718 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19825 19718 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19826 19719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19827 19720 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19828 19721 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19829 19721 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19830 19722 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19831 19723 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19832 19724 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19833 19725 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19834 19725 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19835 19726 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19836 19727 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19837 19728 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19838 19728 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19839 19729 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19840 19730 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19841 19731 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008e 008ed8b6 size 4
Debug: 19842 19731 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19843 19732 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19844 19733 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19845 19734 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19846 19735 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19847 19736 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19848 19737 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19849 19738 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19850 19739 armv7m.c:144 armv7m_restore_context():  
Debug: 19851 19740 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19852 19741 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19853 19742 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19854 19743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19855 19744 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19856 19745 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19857 19745 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19858 19746 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19859 19748 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19860 19749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19861 19750 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19862 19751 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19863 19751 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19864 19753 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19865 19767 cortex_m.c:548 cortex_m_poll():  
Debug: 19866 19768 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19867 19769 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19868 19771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19869 19772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19870 19773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19871 19774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19872 19775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19873 19776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19874 19777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19875 19778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19876 19779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19877 19780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19878 19781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19879 19782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19880 19783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19881 19784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19882 19786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19883 19787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19884 19788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19885 19789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19886 19790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19887 19791 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19888 19792 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19889 19793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19890 19794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19891 19795 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19892 19796 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19893 19797 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19894 19797 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19895 19798 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19896 19799 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19897 19800 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19898 19801 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19899 19802 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 19900 19803 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19901 19803 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19902 19804 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19903 19805 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19904 19805 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 19905 19806 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19906 19807 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19907 19808 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19908 19808 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19909 19809 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 19910 19810 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 19911 19811 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19912 19811 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 19913 19812 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 19914 19813 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 19915 19815 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19916 19817 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 19917 19818 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19918 19819 armv7m.c:144 armv7m_restore_context():  
Debug: 19919 19819 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19920 19821 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19921 19821 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19922 19822 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19923 19823 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19924 19824 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19925 19825 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19926 19826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19927 19827 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19928 19828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19929 19829 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19930 19829 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19931 19830 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19932 19831 cortex_m.c:548 cortex_m_poll():  
Debug: 19933 19832 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 19934 19834 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 19935 19835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 19936 19836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 19937 19838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 19938 19839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 19939 19840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 19940 19841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 19941 19842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 19942 19843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 19943 19844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 19944 19845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 19945 19846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 19946 19847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 19947 19848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 19948 19849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 19949 19850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 19950 19851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19951 19853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 19952 19854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 19953 19855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 19954 19856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 19955 19857 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 19956 19858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 19957 19859 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 19958 19860 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 19959 19861 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 19960 19862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 19961 19862 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 19962 19863 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 19963 19864 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 19964 19865 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 19965 19866 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 19966 19867 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 19967 19867 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19968 19868 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19969 19869 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 19970 19869 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 19971 19870 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 19972 19871 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19973 19872 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 19974 19872 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 19975 19873 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 008f 008fd8b6 size 4
Debug: 19976 19874 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 19977 19875 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 19978 19875 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 19979 19876 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 19980 19877 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 19981 19878 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 19982 19879 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 19983 19880 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 19984 19881 armv7m.c:144 armv7m_restore_context():  
Debug: 19985 19882 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 19986 19883 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 19987 19884 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 19988 19885 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 19989 19886 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 19990 19887 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 19991 19888 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 19992 19889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 19993 19889 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 19994 19890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 19995 19892 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 19996 19892 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 19997 19893 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 19998 19894 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 19999 19909 cortex_m.c:548 cortex_m_poll():  
Debug: 20000 19910 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20001 19911 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20002 19913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20003 19915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20004 19916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20005 19917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20006 19919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20007 19920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20008 19921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20009 19922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20010 19925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20011 19927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20012 19928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20013 19929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20014 19930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20015 19931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20016 19932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20017 19933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20018 19934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20019 19935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20020 19936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20021 19937 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20022 19938 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20023 19940 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20024 20196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20025 20197 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20026 20198 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20028 20199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20029 20200 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20030 20201 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20031 20201 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20032 20202 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20033 20203 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20034 20204 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20035 20205 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20036 20206 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20037 20206 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20038 20207 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 20039 20208 psoc4.c:721 psoc4_write(): Downloaded 18304 of 32695 bytes
Debug: 20040 20209 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20041 20209 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20042 20210 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20043 20211 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20044 20212 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20045 20213 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20046 20214 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20047 20214 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20048 20215 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20049 20216 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20050 20217 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20051 20219 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20052 20220 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20053 20222 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20054 20222 armv7m.c:144 armv7m_restore_context():  
Debug: 20055 20223 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20056 20225 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20057 20225 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20058 20227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20059 20227 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20060 20228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20061 20229 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20062 20230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20063 20231 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20064 20232 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20065 20234 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20066 20234 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20067 20235 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20068 20236 cortex_m.c:548 cortex_m_poll():  
Debug: 20069 20237 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20070 20239 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20071 20241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20072 20242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20073 20243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20074 20244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20075 20245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20076 20247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20077 20248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20078 20250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20079 20251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20080 20252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20081 20253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20082 20254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20083 20255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20084 20256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20085 20258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20086 20259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20087 20260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20088 20261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20089 20262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20090 20263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20091 20264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20092 20265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20093 20267 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20094 20268 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20095 20269 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20096 20270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20097 20270 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20098 20271 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20099 20272 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20100 20273 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20101 20274 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20102 20274 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20103 20275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20104 20276 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20105 20277 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20106 20277 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20107 20278 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20108 20279 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20109 20279 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20110 20280 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20111 20281 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0090 0090d8b6 size 4
Debug: 20112 20282 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20113 20282 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20114 20283 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20115 20284 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20116 20285 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20117 20286 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20118 20287 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20119 20288 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20120 20289 armv7m.c:144 armv7m_restore_context():  
Debug: 20121 20289 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20122 20291 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20123 20292 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20124 20293 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20125 20293 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20126 20294 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20127 20295 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20128 20296 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20129 20297 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20130 20299 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20131 20300 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20132 20301 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20133 20302 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20134 20303 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20135 20317 cortex_m.c:548 cortex_m_poll():  
Debug: 20136 20318 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20137 20319 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20138 20321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20139 20322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20140 20323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20141 20324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20142 20325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20143 20326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20144 20327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20145 20328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20146 20329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20147 20330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20148 20331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20149 20333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20150 20334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20151 20335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20152 20336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20153 20337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20154 20338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20155 20339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20156 20340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20157 20341 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20158 20342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20159 20343 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20160 20344 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20161 20345 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20162 20346 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20163 20347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20164 20348 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20165 20349 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20166 20350 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20167 20350 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20168 20352 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20169 20352 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20170 20353 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20171 20354 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20172 20354 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20173 20355 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20174 20356 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20175 20357 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20176 20357 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20177 20358 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20178 20359 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20179 20360 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20180 20360 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20181 20361 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20182 20362 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20183 20363 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20184 20363 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20185 20366 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20186 20367 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20187 20368 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20188 20369 armv7m.c:144 armv7m_restore_context():  
Debug: 20189 20370 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20190 20371 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20191 20372 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20192 20373 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20193 20374 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20194 20375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20195 20375 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20196 20376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20197 20377 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20198 20378 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20199 20379 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20200 20380 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20201 20381 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20202 20382 cortex_m.c:548 cortex_m_poll():  
Debug: 20203 20383 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20204 20385 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20205 20386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20206 20387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20207 20388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20208 20390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20209 20391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20210 20392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20211 20393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20212 20394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20213 20395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20214 20396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20215 20397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20216 20398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20217 20400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20218 20401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20219 20402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20220 20403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20221 20404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20222 20405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20223 20406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20224 20407 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20225 20408 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20226 20409 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20227 20410 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20228 20410 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20229 20411 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20230 20412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20231 20413 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20232 20414 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20233 20414 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20234 20415 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20235 20416 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20236 20417 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20237 20418 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20238 20419 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20239 20419 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20240 20420 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20241 20421 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20242 20421 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20243 20422 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20244 20423 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20245 20424 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0091 0091d8b6 size 4
Debug: 20246 20425 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20247 20425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20248 20426 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20249 20427 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20250 20427 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20251 20429 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20252 20430 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20253 20431 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20254 20431 armv7m.c:144 armv7m_restore_context():  
Debug: 20255 20432 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20256 20434 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20257 20434 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20258 20435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20259 20436 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20260 20437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20261 20438 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20262 20439 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20263 20439 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20264 20441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20265 20442 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20266 20442 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20267 20443 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20268 20444 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20269 20458 cortex_m.c:548 cortex_m_poll():  
Debug: 20270 20459 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20271 20461 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20272 20462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20273 20463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20274 20464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20275 20466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20276 20467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20277 20468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20278 20469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20279 20470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20280 20471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20281 20472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20282 20473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20283 20474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20284 20475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20285 20476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20286 20478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20287 20479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20288 20480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20289 20481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20290 20482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20291 20483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20292 20484 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20293 20485 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20294 20486 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20295 20486 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20296 20487 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20297 20488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20298 20489 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20299 20490 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20300 20491 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20301 20491 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20302 20493 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20303 20494 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20304 20495 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20305 20496 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20306 20497 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20307 20497 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20308 20498 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20309 20499 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20310 20500 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20311 20500 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20312 20501 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20313 20502 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20314 20503 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20315 20504 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20316 20504 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20317 20505 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20318 20506 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20319 20508 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20320 20509 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20321 20510 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20322 20511 armv7m.c:144 armv7m_restore_context():  
Debug: 20323 20512 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20324 20513 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20325 20514 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20326 20515 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20327 20516 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20328 20517 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20329 20518 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20330 20519 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20331 20519 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20332 20521 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20333 20522 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20334 20523 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20335 20524 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20336 20525 cortex_m.c:548 cortex_m_poll():  
Debug: 20337 20525 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20338 20529 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20339 20532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20340 20533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20341 20537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20342 20538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20343 20540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20344 20541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20345 20542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20346 20543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20347 20544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20348 20546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20349 20547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20350 20548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20351 20550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20352 20552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20353 20553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20354 20554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20355 20555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20356 20556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20357 20558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20358 20559 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20359 20560 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20360 20561 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20361 20562 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20362 20562 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20363 20563 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20364 20564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20365 20565 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20366 20566 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20367 20567 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20368 20568 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20369 20569 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20370 20569 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20371 20570 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20372 20571 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20373 20572 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20374 20573 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20375 20573 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20376 20574 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20377 20575 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20378 20575 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20379 20577 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0092 0092d8b6 size 4
Debug: 20380 20577 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20381 20578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20382 20579 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20383 20581 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20384 20583 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20385 20584 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20386 20585 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20387 20586 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20388 20587 armv7m.c:144 armv7m_restore_context():  
Debug: 20389 20588 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20390 20589 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20391 20590 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20392 20591 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20393 20592 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20394 20593 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20395 20594 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20396 20595 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20397 20596 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20398 20597 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20399 20598 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20400 20598 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20401 20599 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20402 20600 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20403 20614 cortex_m.c:548 cortex_m_poll():  
Debug: 20404 20615 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20405 20617 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20406 20619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20407 20620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20408 20621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20409 20622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20410 20623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20411 20624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20412 20625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20413 20626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20414 20628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20415 20629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20416 20630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20417 20631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20418 20632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20419 20633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20420 20634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20421 20635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20422 20636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20423 20637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20424 20638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20425 20639 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20426 20640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20427 20642 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20428 20643 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20429 20643 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20430 20644 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20431 20645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20432 20646 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20433 20647 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20434 20647 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20435 20648 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20436 20650 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20437 20650 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20438 20651 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20439 20652 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20440 20652 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20441 20653 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20442 20654 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20443 20655 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20444 20655 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20445 20656 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20446 20657 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20447 20658 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20448 20659 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20449 20659 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20450 20660 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20451 20661 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20452 20661 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20453 20664 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20454 20665 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20455 20666 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20456 20666 armv7m.c:144 armv7m_restore_context():  
Debug: 20457 20667 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20458 20668 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20459 20669 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20460 20670 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20461 20671 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20462 20672 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20463 20673 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20464 20674 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20465 20674 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20466 20675 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20467 20676 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20468 20677 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20469 20678 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20470 20679 cortex_m.c:548 cortex_m_poll():  
Debug: 20471 20680 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20472 20682 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20473 20683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20474 20684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20475 20686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20476 20687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20477 20688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20478 20689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20479 20690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20480 20691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20481 20692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20482 20693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20483 20694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20484 20695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20485 20696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20486 20697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20487 20698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20488 20700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20489 20701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20490 20702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20491 20704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20492 20705 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20493 20706 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20494 20707 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20495 20708 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20496 20709 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20497 20710 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20499 20711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20500 20712 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20501 20713 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20502 20713 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20503 20714 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20504 20715 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20505 20716 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20506 20717 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20507 20718 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20508 20718 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20509 20719 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20510 20720 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20511 20720 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20512 20721 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20513 20722 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20514 20723 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0093 0093d8b6 size 4
Debug: 20515 20724 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20516 20724 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20517 20725 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20518 20726 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20519 20727 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20520 20728 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20521 20729 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20522 20729 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20523 20730 armv7m.c:144 armv7m_restore_context():  
Debug: 20524 20731 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20525 20732 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20526 20733 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20527 20734 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20528 20735 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20529 20736 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20530 20737 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20531 20738 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20532 20739 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20533 20740 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20534 20741 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20535 20741 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20536 20742 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20537 20743 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20538 20757 cortex_m.c:548 cortex_m_poll():  
Debug: 20539 20758 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20540 20760 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20541 20761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20542 20762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20543 20763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20544 20764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20545 20765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20546 20766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20547 20767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20548 20768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20549 20769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20550 20770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20551 20772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20552 20773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20553 20773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20554 20775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20555 20776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20556 20777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20557 20778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20558 20779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20559 20780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20560 20781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20561 20782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20562 20783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20563 20785 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20564 20785 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20565 20786 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20566 20787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20567 20788 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20568 20789 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20569 20789 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20570 20790 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20571 20791 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20572 20792 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20573 20793 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20574 20793 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20575 20794 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20576 20795 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 20577 20795 psoc4.c:721 psoc4_write(): Downloaded 18816 of 32695 bytes
Debug: 20578 20796 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20579 20797 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20580 20798 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20581 20798 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20582 20799 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20583 20801 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20584 20802 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20585 20803 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20586 20804 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20587 20804 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20588 20805 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20589 20807 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20590 20808 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20591 20809 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20592 20810 armv7m.c:144 armv7m_restore_context():  
Debug: 20593 20811 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20594 20812 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20595 20813 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20596 20814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20597 20815 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20598 20816 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20599 20816 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20600 20817 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20601 20818 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20602 20819 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20603 20820 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20604 20821 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20605 20821 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20606 20822 cortex_m.c:548 cortex_m_poll():  
Debug: 20607 20823 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20608 20825 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20609 20826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20610 20827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20611 20828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20612 20829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20613 20830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20614 20832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20615 20833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20616 20834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20617 20835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20618 20836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20619 20837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20620 20838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20621 20839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20622 20840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20623 20841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20624 20842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20625 20843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20626 20844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20627 20845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20628 20847 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20629 20848 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20630 20849 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20631 20850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20632 20851 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20633 20852 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20634 20853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20635 20854 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20636 20854 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20637 20855 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20638 20856 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20639 20857 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20640 20858 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20641 20859 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20642 20859 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20643 20860 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20644 20861 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20645 20862 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20646 20863 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20647 20863 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20648 20864 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20649 20865 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0094 0094d8b6 size 4
Debug: 20650 20866 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20651 20867 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20652 20868 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20653 20868 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20654 20869 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20655 20870 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20656 20871 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20657 20872 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20658 20873 armv7m.c:144 armv7m_restore_context():  
Debug: 20659 20874 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20660 20875 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20661 20876 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20662 20877 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20663 20878 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20664 20879 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20665 20879 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20666 20880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20667 20881 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20668 20882 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20669 20883 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20670 20884 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20671 20885 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20672 20886 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20673 20900 cortex_m.c:548 cortex_m_poll():  
Debug: 20674 20901 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20675 20902 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20676 20904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20677 20905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20678 20906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20679 20907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20680 20908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20681 20909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20682 20910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20683 20911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20684 20912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20685 20913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20686 20914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20687 20916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20688 20917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20689 20918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20690 20919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20691 20920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20692 20921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20693 20922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20694 20923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20695 20924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20696 20925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20697 20926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20698 20927 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20699 20928 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20700 20929 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20701 20930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20702 20931 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20703 20932 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20704 20932 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20705 20933 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20706 20934 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20707 20935 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20708 20936 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20709 20936 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20710 20937 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20711 20938 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20712 20938 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20713 20939 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20714 20940 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20715 20941 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20716 20941 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20717 20942 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20718 20943 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20719 20944 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20720 20944 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20721 20945 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20722 20946 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20723 20948 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20724 20949 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20725 20950 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20726 20951 armv7m.c:144 armv7m_restore_context():  
Debug: 20727 20952 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20728 20953 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20729 20954 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20730 20955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20731 20956 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20732 20957 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20733 20957 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20734 20958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20735 20959 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20736 20960 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20737 20961 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20738 20962 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20739 20962 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20740 20963 cortex_m.c:548 cortex_m_poll():  
Debug: 20741 20964 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20742 20966 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20743 20967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20744 20968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20745 20969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20746 20970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20747 20971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20748 20972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20749 20973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20750 20974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20751 20976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20752 20977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20753 20978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20754 20979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20755 20980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20756 20981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20757 20982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20758 20983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20759 20984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20760 20985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20761 20986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20762 20987 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20763 20988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20764 20989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20765 20990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20766 20991 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20767 20992 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20768 20993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20769 20994 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20770 20994 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20771 20995 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20772 20996 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20773 20997 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20774 20998 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20775 20998 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20776 20999 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20777 21000 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20778 21000 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20779 21001 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20780 21002 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20781 21003 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20782 21003 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20783 21004 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0095 0095d8b6 size 4
Debug: 20784 21005 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20785 21006 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20786 21007 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20787 21007 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20788 21008 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20789 21009 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20790 21010 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20791 21011 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20792 21012 armv7m.c:144 armv7m_restore_context():  
Debug: 20793 21013 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20794 21014 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20795 21015 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20796 21016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20797 21017 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20798 21018 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20799 21018 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20800 21020 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20801 21020 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20802 21021 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20803 21022 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20804 21023 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20805 21024 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20806 21025 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20807 21039 cortex_m.c:548 cortex_m_poll():  
Debug: 20808 21040 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20809 21041 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20810 21043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20811 21044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20812 21045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20813 21046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20814 21047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20815 21048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20816 21049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20817 21050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20818 21051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20819 21052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20820 21053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20821 21054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20822 21055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20823 21056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20824 21057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20825 21059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20826 21060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20827 21061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20828 21062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20829 21063 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20830 21064 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20831 21065 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20832 21066 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20833 21067 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20834 21068 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20835 21069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20836 21069 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20837 21070 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20838 21071 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20839 21072 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20840 21073 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20841 21073 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20842 21074 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20843 21075 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20844 21075 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20845 21076 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20846 21077 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20847 21078 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20848 21078 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20849 21079 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20850 21080 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20851 21081 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20852 21082 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20853 21082 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20854 21083 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20855 21084 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20856 21085 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20857 21087 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20858 21088 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20859 21089 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20860 21090 armv7m.c:144 armv7m_restore_context():  
Debug: 20861 21091 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20862 21092 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20863 21093 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20864 21094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20865 21095 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20866 21096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20867 21097 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20868 21098 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20869 21098 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20870 21100 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20871 21101 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20872 21101 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20873 21102 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20874 21103 cortex_m.c:548 cortex_m_poll():  
Debug: 20875 21104 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20876 21106 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20877 21107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20878 21108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20879 21109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20880 21110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20881 21111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20882 21113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20883 21114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20884 21115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20885 21116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20886 21117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20887 21118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20888 21119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20889 21120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20890 21121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20891 21122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20892 21123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20893 21124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20894 21125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20895 21126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20896 21127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20897 21128 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20898 21129 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20899 21130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20900 21131 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20901 21132 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20902 21133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20903 21133 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20904 21134 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20905 21135 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20906 21136 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20907 21137 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20908 21137 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 20909 21138 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20910 21139 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20911 21140 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20912 21141 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 20913 21142 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20914 21142 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20915 21143 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20916 21144 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20917 21145 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0096 0096d8b6 size 4
Debug: 20918 21146 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 20919 21147 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20920 21150 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 20921 21152 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 20922 21153 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 20923 21154 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20924 21155 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 20925 21156 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20926 21157 armv7m.c:144 armv7m_restore_context():  
Debug: 20927 21158 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20928 21159 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20929 21160 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 20930 21161 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 20931 21162 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 20932 21163 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 20933 21164 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 20934 21165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 20935 21166 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 20936 21167 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 20937 21168 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 20938 21169 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 20939 21169 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 20940 21170 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 20941 21185 cortex_m.c:548 cortex_m_poll():  
Debug: 20942 21186 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 20943 21187 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 20944 21189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 20945 21190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 20946 21191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 20947 21192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 20948 21193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 20949 21194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 20950 21195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 20951 21196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 20952 21452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 20954 21454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 20955 21455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 20956 21456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 20957 21457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 20958 21458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 20959 21459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 20960 21460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20961 21461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 20962 21462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 20963 21463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 20964 21464 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 20965 21465 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 20966 21466 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 20967 21467 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 20968 21468 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 20969 21469 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 20970 21470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 20971 21471 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 20972 21471 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 20973 21472 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 20974 21473 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 20975 21474 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 20976 21475 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 20977 21476 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20978 21476 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20979 21477 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 20980 21478 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 20981 21478 psoc4.c:721 psoc4_write(): Downloaded 19200 of 32695 bytes
Debug: 20982 21479 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 20983 21480 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 20984 21481 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20985 21481 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 20986 21482 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 20987 21483 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 20988 21484 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 20989 21485 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 20990 21486 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 20991 21487 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 20992 21488 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 20993 21490 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 20994 21492 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 20995 21493 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 20996 21496 armv7m.c:144 armv7m_restore_context():  
Debug: 20997 21496 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 20998 21498 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 20999 21499 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21000 21500 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21001 21501 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21002 21503 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21003 21503 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21004 21505 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21005 21505 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21006 21506 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21007 21507 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21008 21508 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21009 21509 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21010 21510 cortex_m.c:548 cortex_m_poll():  
Debug: 21011 21511 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21012 21512 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21013 21514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21014 21515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21015 21516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21016 21517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21017 21518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21018 21519 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21019 21520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21020 21522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21021 21523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21022 21524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21023 21525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21024 21526 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21025 21527 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21026 21528 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21027 21529 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21028 21530 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21029 21531 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21030 21532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21031 21534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21032 21535 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21033 21536 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21034 21537 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21035 21538 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21036 21539 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21037 21540 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21038 21541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21039 21542 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21040 21542 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21041 21543 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21042 21544 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21043 21545 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21044 21546 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21045 21546 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21046 21547 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21047 21548 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21048 21549 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21049 21549 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21050 21550 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21051 21551 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21052 21551 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21053 21553 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0097 0097d8b6 size 4
Debug: 21054 21553 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21055 21554 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21056 21555 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21057 21555 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21058 21556 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21059 21557 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21060 21558 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21061 21559 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21062 21560 armv7m.c:144 armv7m_restore_context():  
Debug: 21063 21561 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21064 21562 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21065 21563 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21066 21564 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21067 21565 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21068 21566 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21069 21566 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21070 21567 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21071 21568 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21072 21569 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21073 21570 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21074 21571 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21075 21572 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21076 21573 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21077 21829 cortex_m.c:548 cortex_m_poll():  
Debug: 21078 21830 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21079 21832 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21080 21834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21081 21835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21082 21836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21083 21837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21084 21838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21085 21839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21086 21840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21087 21841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21088 21842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21089 21843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21090 21844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21091 21845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21092 21846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21093 21848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21094 21849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21095 21850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21096 21851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21097 21852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21098 21853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21099 21854 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21100 21855 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21101 21856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21102 21857 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21103 21858 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21104 21859 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21105 21860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21106 21861 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21107 21861 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21108 21862 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21109 21863 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21110 21865 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21111 21868 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21112 21868 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21113 21869 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21114 21870 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21115 21871 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21116 21871 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21117 21872 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21118 21873 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21119 21873 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21120 21874 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21121 21875 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21122 21876 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21123 21877 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21124 21877 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21125 21878 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21126 21879 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21127 21881 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21128 21883 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21129 21884 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21130 21885 armv7m.c:144 armv7m_restore_context():  
Debug: 21131 21886 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21132 21887 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21133 21888 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21134 21889 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21135 21890 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21136 21891 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21137 21891 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21138 21892 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21139 21893 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21140 21894 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21141 21895 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21142 21896 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21143 21897 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21144 21898 cortex_m.c:548 cortex_m_poll():  
Debug: 21145 21899 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21146 21900 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21147 21902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21148 21903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21149 21904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21150 21905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21151 21906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21152 21907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21153 21908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21154 21910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21155 21911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21156 21912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21157 21913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21158 21914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21159 21916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21160 21917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21161 21918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21162 21919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21163 21920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21164 21921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21165 21922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21166 21923 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21167 21924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21168 21925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21169 21926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21170 21927 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21171 21928 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21172 21929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21173 21930 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21174 21930 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21175 21931 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21176 21932 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21177 21933 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21178 21934 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21179 21935 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21180 21935 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21181 21936 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21182 21937 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21183 21937 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21184 21938 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21185 21939 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21186 21940 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21187 21941 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0098 0098d8b6 size 4
Debug: 21188 21941 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21189 21942 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21190 21943 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21191 21944 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21192 21944 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21193 21945 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21194 21946 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21195 21948 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21196 21948 armv7m.c:144 armv7m_restore_context():  
Debug: 21197 21949 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21198 21951 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21199 21951 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21200 21952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21201 21953 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21202 21954 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21203 21955 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21204 21957 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21205 21958 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21206 21959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21207 21960 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21208 21960 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21209 21961 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21210 21962 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21211 21977 cortex_m.c:548 cortex_m_poll():  
Debug: 21212 21977 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21213 21979 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21215 21981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21216 21982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21217 21984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21218 21985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21219 21986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21220 21987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21221 21988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21222 21989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21223 21990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21224 21991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21225 21993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21226 21994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21227 21995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21228 21996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21229 21997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21230 21999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21231 22001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21232 22002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21233 22003 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21234 22004 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21235 22006 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21236 22007 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21237 22008 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21238 22009 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21239 22010 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21240 22011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21241 22011 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21242 22012 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21243 22013 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21244 22014 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21245 22015 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21246 22016 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21247 22016 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21248 22017 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21249 22018 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21250 22019 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 21251 22019 psoc4.c:721 psoc4_write(): Downloaded 19456 of 32695 bytes
Debug: 21252 22020 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21253 22021 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21254 22022 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21255 22022 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21256 22023 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21257 22024 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21258 22025 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21259 22025 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21260 22026 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21261 22027 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21262 22028 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21263 22030 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21264 22031 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21265 22033 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21266 22034 armv7m.c:144 armv7m_restore_context():  
Debug: 21267 22035 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21268 22036 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21269 22037 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21270 22038 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21271 22039 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21272 22040 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21273 22040 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21274 22041 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21275 22042 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21276 22043 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21277 22044 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21278 22045 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21279 22046 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21280 22047 cortex_m.c:548 cortex_m_poll():  
Debug: 21281 22048 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21282 22049 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21283 22051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21284 22052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21285 22053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21286 22055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21287 22056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21288 22057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21289 22058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21290 22059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21291 22060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21292 22062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21293 22063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21294 22064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21295 22065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21296 22066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21297 22067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21298 22069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21299 22070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21300 22071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21301 22072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21302 22073 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21303 22074 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21304 22075 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21305 22076 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21306 22077 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21307 22078 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21308 22079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21309 22080 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21310 22080 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21311 22081 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21312 22082 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21313 22083 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21314 22084 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21315 22085 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21316 22086 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21317 22086 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21318 22087 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21319 22088 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21320 22088 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21321 22089 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21322 22090 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21323 22091 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 0099 0099d8b6 size 4
Debug: 21324 22091 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21325 22092 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21326 22093 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21327 22094 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21328 22094 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21329 22095 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21330 22096 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21331 22098 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21332 22101 armv7m.c:144 armv7m_restore_context():  
Debug: 21333 22101 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21334 22103 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21335 22104 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21336 22105 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21337 22105 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21338 22106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21339 22107 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21340 22108 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21341 22109 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21342 22110 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21343 22111 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21344 22111 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21345 22112 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21346 22113 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21347 22128 cortex_m.c:548 cortex_m_poll():  
Debug: 21348 22128 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21349 22130 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21350 22132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21351 22133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21352 22134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21353 22136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21354 22137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21355 22138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21356 22139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21357 22140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21358 22141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21359 22142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21360 22143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21361 22144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21362 22146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21363 22147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21364 22148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21365 22149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21366 22150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21367 22152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21368 22153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21369 22154 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21370 22155 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21371 22156 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21372 22157 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21373 22158 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21374 22158 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21375 22159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21376 22160 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21377 22161 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21378 22162 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21379 22162 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21380 22163 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21381 22164 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21382 22165 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21383 22166 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21384 22167 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21385 22167 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21386 22168 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21387 22169 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21388 22170 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21389 22170 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21390 22171 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21391 22172 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21392 22173 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21393 22173 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21394 22174 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21395 22175 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21396 22175 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21397 22178 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21398 22179 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21399 22180 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21400 22182 armv7m.c:144 armv7m_restore_context():  
Debug: 21401 22183 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21402 22184 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21403 22185 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21404 22186 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21405 22187 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21406 22188 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21407 22189 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21408 22191 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21409 22192 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21410 22193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21411 22194 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21412 22195 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21413 22195 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21414 22196 cortex_m.c:548 cortex_m_poll():  
Debug: 21415 22197 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21416 22199 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21417 22201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21418 22202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21419 22203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21420 22204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21421 22205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21422 22206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21423 22207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21424 22209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21425 22210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21426 22211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21427 22212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21428 22213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21429 22214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21430 22215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21431 22216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21432 22217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21433 22218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21434 22219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21435 22220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21436 22221 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21437 22222 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21438 22223 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21439 22224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21440 22225 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21441 22226 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21442 22227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21443 22228 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21444 22228 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21445 22229 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21446 22230 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21447 22231 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21448 22232 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21449 22232 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21450 22233 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21451 22234 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21452 22235 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21453 22236 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21454 22237 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21455 22237 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21456 22238 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21457 22239 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009a 009ad8b6 size 4
Debug: 21458 22240 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21459 22241 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21460 22242 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21461 22242 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21462 22243 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21463 22252 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21464 22255 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21465 22257 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21466 22257 armv7m.c:144 armv7m_restore_context():  
Debug: 21467 22258 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21468 22260 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21469 22260 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21470 22261 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21471 22263 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21472 22265 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21473 22266 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21474 22274 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21475 22275 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21476 22277 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21477 22279 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21478 22280 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21479 22280 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21480 22281 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21481 22296 cortex_m.c:548 cortex_m_poll():  
Debug: 21482 22297 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21483 22300 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21484 22305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21485 22307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21486 22308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21487 22310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21488 22311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21489 22312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21490 22313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21491 22315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21492 22317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21493 22318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21494 22320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21495 22321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21496 22576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21498 22578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21499 22579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21500 22580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21501 22581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21502 22582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21503 22583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21504 22584 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21505 22585 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21506 22586 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21507 22587 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21508 22588 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21509 22589 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21510 22590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21511 22590 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21512 22591 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21513 22592 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21514 22593 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21515 22594 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21516 22594 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21517 22595 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21518 22596 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21519 22597 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21520 22597 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 21521 22598 psoc4.c:721 psoc4_write(): Downloaded 19712 of 32695 bytes
Debug: 21522 22599 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21523 22600 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21524 22601 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21525 22601 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21526 22602 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21527 22603 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21528 22604 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21529 22604 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21530 22605 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21531 22606 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21532 22607 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21533 22609 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21534 22610 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21535 22611 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21536 22612 armv7m.c:144 armv7m_restore_context():  
Debug: 21537 22613 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21538 22615 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21539 22616 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21540 22617 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21541 22618 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21542 22619 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21543 22619 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21544 22620 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21545 22621 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21546 22622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21547 22623 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21548 22624 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21549 22625 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21550 22626 cortex_m.c:548 cortex_m_poll():  
Debug: 21551 22626 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21552 22628 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21553 22630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21554 22631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21555 22633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21556 22634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21557 22635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21558 22636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21559 22637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21560 22638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21561 22639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21562 22640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21563 22641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21564 22642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21565 22643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21566 22644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21567 22645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21568 22646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21569 22647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21570 22648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21571 22650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21572 22651 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21573 22652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21574 22653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21575 22654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21576 22655 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21577 22655 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21578 22657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21579 22657 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21580 22658 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21581 22659 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21582 22660 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21583 22661 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21584 22662 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21585 22662 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21586 22663 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21587 22664 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21588 22665 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21589 22665 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21590 22666 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21591 22667 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21592 22667 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21593 22669 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009b 009bd8b6 size 4
Debug: 21594 22669 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21595 22670 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21596 22671 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21597 22671 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21598 22672 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21599 22673 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21600 22674 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21601 22675 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21602 22676 armv7m.c:144 armv7m_restore_context():  
Debug: 21603 22677 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21604 22678 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21605 22679 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21606 22680 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21607 22681 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21608 22682 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21609 22683 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21610 22685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21611 22685 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21612 22686 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21613 22687 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21614 22688 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21615 22689 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21616 22690 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21617 22704 cortex_m.c:548 cortex_m_poll():  
Debug: 21618 22705 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21619 22707 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21620 22708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21621 22709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21622 22710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21623 22712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21624 22713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21625 22714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21626 22715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21627 22717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21628 22718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21629 22719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21630 22720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21631 22721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21632 22722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21633 22723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21634 22724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21635 22725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21636 22726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21637 22727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21638 22728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21639 22729 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21640 22730 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21641 22731 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21642 22732 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21643 22733 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21644 22734 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21645 22735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21646 22736 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21647 22736 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21648 22737 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21649 22738 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21650 22739 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21651 22740 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21652 22740 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21653 22741 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21654 22742 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21655 22742 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21656 22743 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21657 22744 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21658 22744 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21659 22745 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21660 22746 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21661 22747 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21662 22748 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21663 22748 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21664 22749 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21665 22750 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21666 22751 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21667 22753 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21668 22754 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21669 22755 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21670 22756 armv7m.c:144 armv7m_restore_context():  
Debug: 21671 22757 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21672 22758 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21673 22759 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21674 22760 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21675 22761 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21676 22762 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21677 22762 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21678 22763 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21679 22764 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21680 22765 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21681 22766 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21682 22767 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21683 22767 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21684 22768 cortex_m.c:548 cortex_m_poll():  
Debug: 21685 22770 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21686 22772 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21687 22773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21688 22774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21689 22775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21690 22776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21691 22777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21692 22778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21693 22779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21694 22780 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21695 22781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21696 22782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21697 22784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21698 22785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21699 22786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21700 22787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21701 22788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21702 22789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21703 22790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21704 22791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21705 22792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21706 22793 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21707 22794 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21708 22795 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21709 22796 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21710 22797 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21711 22797 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21712 22799 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21713 22800 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21714 22801 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21715 22802 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21716 22802 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21717 22804 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21718 22804 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21719 22805 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21720 22806 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21721 22807 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21722 22807 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21723 22808 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21724 22809 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21725 22809 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21726 22810 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21727 22811 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009c 009cd8b6 size 4
Debug: 21728 22812 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21729 22813 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21730 22813 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21731 22814 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21732 22815 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21733 22816 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21734 22817 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21735 22818 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21736 22819 armv7m.c:144 armv7m_restore_context():  
Debug: 21737 22819 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21738 22821 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21739 22822 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21740 22823 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21741 22823 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21742 22824 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21743 22825 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21744 22826 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21745 22827 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21746 22828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21747 22829 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21748 22830 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21749 22830 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21750 22831 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21751 22846 cortex_m.c:548 cortex_m_poll():  
Debug: 21752 22847 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21753 22850 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21754 22851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21755 22853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21756 22854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21757 22855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21758 22856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21759 22857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21760 22858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21761 22860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21762 22861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21763 22862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21764 22863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21765 22864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21766 22866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21767 22867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21768 22868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21769 22869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21770 22870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21771 22871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21772 22872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21773 22873 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21774 22874 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21775 22875 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21776 22876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21777 22877 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21778 22877 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21779 22879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21780 22879 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21781 22880 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21782 22881 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21783 22881 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21784 22883 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21785 22884 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21786 22884 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21787 22885 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21788 22886 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21789 22887 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21790 22887 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21791 22888 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21792 22889 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21793 22890 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21794 22890 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21795 22891 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21796 22893 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21797 22893 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21798 22894 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21799 22895 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21800 22896 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21801 22899 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21802 22900 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21803 22901 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21804 22902 armv7m.c:144 armv7m_restore_context():  
Debug: 21805 22902 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21806 22904 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21807 22905 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21808 22906 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21809 22907 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21810 22908 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21811 22908 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21812 22909 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21813 22910 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21814 22911 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21815 22912 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21816 22913 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21817 22913 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21818 22914 cortex_m.c:548 cortex_m_poll():  
Debug: 21819 22915 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21820 22917 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21821 22919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21822 22920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21823 22921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21824 22922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21825 22923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21826 22924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21827 22925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21828 22926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21829 22927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21830 22928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21831 22929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21832 22930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21833 22931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21834 22932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21835 22933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21836 22934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21837 22935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21838 22936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21839 22937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21840 22938 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21841 22939 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21842 22941 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21843 22942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21844 22943 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21845 22943 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21846 22944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21847 22945 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21848 22946 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21849 22947 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21850 22947 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21851 22948 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21852 22949 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21853 22950 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21854 22950 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21855 22951 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21856 22952 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21857 22953 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21858 22953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21859 22954 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21860 22955 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21861 22956 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009d 009dd8b6 size 4
Debug: 21862 22957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21863 22957 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21864 22958 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21865 22959 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 21866 22960 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 21867 22961 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21868 22962 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 21869 22963 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21870 22963 armv7m.c:144 armv7m_restore_context():  
Debug: 21871 22964 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21872 22966 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21873 22966 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21874 22968 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21875 22968 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21876 22969 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21877 22970 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21878 22971 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21879 22972 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21880 22973 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21881 22974 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21882 22975 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21883 22975 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21884 22976 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 21885 22991 cortex_m.c:548 cortex_m_poll():  
Debug: 21886 22992 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21887 22993 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21888 22995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21889 22996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21890 22997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21891 22998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21892 22999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21893 23000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21894 23001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21895 23002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21896 23003 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21897 23004 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21898 23005 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21899 23006 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21900 23007 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21901 23008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21902 23009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21903 23010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21904 23011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21905 23013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21906 23014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21907 23015 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21908 23016 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21909 23017 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21910 23018 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21911 23019 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21912 23019 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21913 23020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21914 23021 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21915 23022 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21916 23022 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21917 23023 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21918 23024 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21919 23025 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 21920 23026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21921 23026 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21922 23027 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21923 23028 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21924 23029 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 21925 23029 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21926 23030 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21927 23031 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21928 23031 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21929 23032 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 21930 23033 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 21931 23034 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21932 23035 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 21933 23035 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 21934 23036 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 21935 23038 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 21936 23040 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 21937 23041 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 21938 23041 armv7m.c:144 armv7m_restore_context():  
Debug: 21939 23042 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 21940 23043 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 21941 23044 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 21942 23045 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 21943 23046 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 21944 23047 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 21945 23047 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 21946 23049 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 21947 23049 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 21948 23050 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 21949 23051 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 21950 23052 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 21951 23053 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 21952 23054 cortex_m.c:548 cortex_m_poll():  
Debug: 21953 23055 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 21954 23056 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 21955 23058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 21956 23059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 21957 23060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 21958 23061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 21959 23062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 21960 23063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 21961 23064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 21962 23065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 21963 23066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 21964 23067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 21965 23068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 21966 23069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 21967 23070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 21968 23071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 21969 23073 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 21970 23074 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21971 23075 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 21972 23076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 21973 23077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 21974 23078 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 21975 23079 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 21976 23080 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 21977 23081 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 21978 23082 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 21979 23082 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 21980 23083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 21981 23084 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 21982 23085 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 21983 23086 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 21984 23086 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 21985 23087 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 21986 23088 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 21987 23089 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21988 23090 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21989 23090 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 21990 23091 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 21991 23092 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 21992 23092 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21993 23093 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 21994 23094 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 21995 23095 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009e 009ed8b6 size 4
Debug: 21996 23096 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 21997 23096 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 21998 23097 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 21999 23098 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22000 23099 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22001 23100 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22003 23101 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22004 23102 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22005 23102 armv7m.c:144 armv7m_restore_context():  
Debug: 22006 23103 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22007 23105 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22008 23105 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22009 23106 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22010 23107 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22011 23108 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22012 23109 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22013 23110 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22014 23111 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22015 23112 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22016 23113 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22017 23113 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22018 23114 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22019 23116 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22020 23130 cortex_m.c:548 cortex_m_poll():  
Debug: 22021 23130 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22022 23132 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22023 23133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22024 23135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22025 23136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22026 23137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22027 23138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22028 23139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22029 23140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22030 23141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22031 23142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22032 23143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22033 23144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22034 23145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22035 23146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22036 23147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22037 23148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22038 23149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22039 23150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22040 23151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22041 23153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22042 23154 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22043 23155 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22044 23156 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22045 23157 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22046 23157 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22047 23158 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22048 23159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22049 23160 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22050 23161 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22051 23161 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22052 23162 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22053 23163 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22054 23164 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22055 23165 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22056 23165 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22057 23166 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22058 23167 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 22059 23168 psoc4.c:721 psoc4_write(): Downloaded 20224 of 32695 bytes
Debug: 22060 23168 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22061 23169 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22062 23170 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22063 23170 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22064 23171 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22065 23172 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22066 23173 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22067 23174 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22068 23175 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22069 23176 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22070 23177 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22071 23179 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22072 23180 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22073 23182 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22074 23182 armv7m.c:144 armv7m_restore_context():  
Debug: 22075 23183 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22076 23185 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22077 23185 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22078 23186 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22079 23187 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22080 23188 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22081 23189 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22082 23190 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22083 23191 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22084 23192 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22085 23193 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22086 23194 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22087 23195 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22088 23196 cortex_m.c:548 cortex_m_poll():  
Debug: 22089 23197 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22090 23200 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22091 23202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22092 23203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22093 23204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22094 23205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22095 23206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22096 23207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22097 23208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22098 23209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22099 23210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22100 23211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22101 23212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22102 23213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22103 23215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22104 23216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22105 23217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22106 23218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22107 23219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22108 23220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22109 23221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22110 23223 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22111 23224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22112 23225 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22113 23226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22114 23226 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22115 23227 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22116 23228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22117 23229 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22118 23229 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22119 23230 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22120 23231 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22121 23232 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22122 23233 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22123 23234 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22124 23234 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22125 23235 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22126 23236 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22127 23236 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22128 23237 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22129 23238 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22130 23238 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22131 23240 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 009f 009fd8b6 size 4
Debug: 22132 23240 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22133 23241 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22134 23242 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22135 23242 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22136 23243 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22137 23244 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22138 23245 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22139 23246 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22140 23247 armv7m.c:144 armv7m_restore_context():  
Debug: 22141 23248 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22142 23249 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22143 23250 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22144 23251 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22145 23252 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22146 23253 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22147 23253 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22148 23254 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22149 23255 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22150 23256 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22151 23257 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22152 23258 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22153 23259 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22154 23260 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22155 23274 cortex_m.c:548 cortex_m_poll():  
Debug: 22156 23275 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22157 23276 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22158 23278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22159 23279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22160 23280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22161 23281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22162 23282 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22163 23283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22164 23284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22165 23285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22166 23286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22167 23288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22168 23289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22169 23290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22170 23291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22171 23292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22172 23293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22173 23294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22174 23295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22175 23296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22176 23297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22177 23298 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22178 23299 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22179 23300 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22180 23301 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22181 23302 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22182 23302 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22183 23304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22184 23304 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22185 23305 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22186 23306 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22187 23306 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22188 23307 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22189 23309 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22190 23310 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22191 23310 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22192 23311 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22193 23312 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22194 23313 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22195 23313 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22196 23315 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22197 23315 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22198 23316 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22199 23317 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22200 23318 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22201 23318 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22202 23319 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22203 23320 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22204 23321 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22205 23323 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22206 23324 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22207 23325 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22208 23326 armv7m.c:144 armv7m_restore_context():  
Debug: 22209 23326 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22210 23328 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22211 23328 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22212 23329 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22213 23330 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22214 23331 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22215 23332 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22216 23333 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22217 23334 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22218 23335 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22219 23335 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22220 23336 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22221 23337 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22222 23338 cortex_m.c:548 cortex_m_poll():  
Debug: 22223 23339 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22224 23340 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22225 23342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22226 23343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22227 23344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22228 23345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22229 23346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22230 23347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22231 23348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22232 23349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22233 23350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22234 23351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22235 23352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22236 23353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22237 23354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22238 23355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22239 23357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22240 23358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22241 23359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22242 23360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22243 23361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22244 23362 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22245 23363 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22246 23364 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22247 23365 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22248 23366 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22249 23367 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22250 23368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22251 23368 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22252 23369 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22253 23370 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22254 23370 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22255 23371 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22256 23372 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22257 23373 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22258 23374 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22259 23374 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22260 23375 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22261 23376 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22262 23376 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22263 23377 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22264 23378 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22265 23379 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a0 00a0d8b6 size 4
Debug: 22266 23380 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22267 23380 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22268 23381 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22269 23382 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22270 23382 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22271 23383 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22272 23384 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22273 23385 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22274 23386 armv7m.c:144 armv7m_restore_context():  
Debug: 22275 23387 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22276 23388 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22277 23389 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22278 23390 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22279 23391 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22280 23392 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22281 23393 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22282 23393 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22283 23394 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22284 23395 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22285 23396 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22286 23397 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22287 23398 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22288 23399 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22289 23413 cortex_m.c:548 cortex_m_poll():  
Debug: 22290 23414 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22291 23416 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22292 23417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22293 23418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22294 23419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22295 23420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22296 23421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22297 23423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22298 23424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22299 23425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22300 23426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22301 23427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22302 23428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22303 23429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22304 23430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22305 23431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22306 23440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22307 23441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22308 23442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22309 23443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22310 23445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22311 23446 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22312 23447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22313 23448 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22314 23450 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22315 23451 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22316 23451 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22317 23452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22318 23453 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22319 23454 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22320 23455 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22321 23455 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22322 23457 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22323 23457 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22324 23458 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22325 23459 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22326 23459 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22327 23460 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22328 23461 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22329 23462 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22330 23462 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22331 23463 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22332 23464 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22333 23465 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22334 23466 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22335 23466 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22336 23467 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22337 23468 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22338 23469 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22339 23471 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22340 23472 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22341 23473 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22342 23474 armv7m.c:144 armv7m_restore_context():  
Debug: 22343 23475 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22344 23476 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22345 23477 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22346 23478 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22347 23479 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22348 23480 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22349 23480 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22350 23481 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22351 23482 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22352 23483 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22353 23484 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22354 23485 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22355 23486 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22356 23487 cortex_m.c:548 cortex_m_poll():  
Debug: 22357 23488 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22358 23489 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22359 23491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22360 23492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22361 23493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22362 23494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22363 23495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22364 23497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22365 23498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22366 23499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22367 23500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22368 23501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22369 23502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22370 23503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22371 23504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22372 23505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22373 23506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22374 23507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22375 23508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22376 23509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22377 23511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22378 23512 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22379 23513 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22380 23514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22381 23515 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22382 23515 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22383 23516 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22384 23517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22385 23518 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22386 23519 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22387 23519 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22388 23520 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22389 23521 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22390 23522 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22391 23523 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22392 23523 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22393 23524 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22394 23525 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22395 23525 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22396 23526 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22397 23527 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22398 23528 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22399 23529 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a1 00a1d8b6 size 4
Debug: 22400 23529 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22401 23530 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22402 23531 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22403 23531 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22404 23532 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22405 23533 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22406 23534 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22407 23535 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22408 23536 armv7m.c:144 armv7m_restore_context():  
Debug: 22409 23537 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22410 23538 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22411 23539 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22412 23540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22413 23541 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22414 23542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22415 23542 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22416 23543 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22417 23544 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22418 23545 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22419 23546 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22420 23547 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22421 23547 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22422 23548 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22423 23563 cortex_m.c:548 cortex_m_poll():  
Debug: 22424 23564 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22425 23565 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22426 23567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22427 23568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22428 23569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22429 23570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22430 23571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22431 23572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22432 23573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22433 23574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22434 23575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22435 23576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22436 23577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22437 23578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22438 23579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22439 23581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22440 23582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22441 23583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22442 23584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22443 23585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22444 23586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22445 23587 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22446 23588 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22447 23589 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22448 23590 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22449 23591 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22450 23592 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22451 23593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22452 23594 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22453 23594 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22454 23595 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22455 23596 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22456 23597 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22457 23598 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22458 23599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22459 23599 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22460 23600 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22461 23601 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22462 23601 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22463 23602 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22464 23603 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22465 23604 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22466 23604 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22467 23605 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22468 23606 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22469 23607 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22470 23608 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22471 23608 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22472 23609 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22473 23612 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22474 23613 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22475 23614 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22476 23615 armv7m.c:144 armv7m_restore_context():  
Debug: 22477 23615 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22478 23617 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22479 23618 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22480 23619 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22481 23620 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22482 23621 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22483 23622 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22484 23623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22485 23623 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22486 23624 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22487 23625 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22488 23626 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22489 23627 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22490 23628 cortex_m.c:548 cortex_m_poll():  
Debug: 22491 23629 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22493 23884 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22494 23886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22495 23887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22496 23888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22497 23889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22498 23890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22499 23891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22500 23892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22501 23893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22502 23894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22503 23895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22504 23896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22505 23897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22506 23898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22507 23899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22508 23900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22509 23901 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22510 23903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22511 23904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22512 23905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22513 23906 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22514 23907 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22515 23908 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22516 23909 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22517 23910 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22518 23910 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22519 23911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22520 23912 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22521 23913 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22522 23914 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22523 23914 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22524 23915 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22525 23916 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22526 23917 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22527 23917 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22528 23918 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22529 23919 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22530 23920 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22531 23920 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22532 23921 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22533 23922 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22534 23923 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a2 00a2d8b6 size 4
Debug: 22535 23924 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22536 23924 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22537 23925 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22538 23926 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22539 23927 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22540 23928 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22541 23929 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22542 23930 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22543 23930 armv7m.c:144 armv7m_restore_context():  
Debug: 22544 23931 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22545 23932 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22546 23933 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22547 23934 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22548 23935 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22549 23936 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22550 23937 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22551 23938 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22552 23938 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22553 23939 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22554 23940 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22555 23941 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22556 23942 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22557 23943 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22558 23957 cortex_m.c:548 cortex_m_poll():  
Debug: 22559 23958 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22560 23960 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22561 23961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22562 23962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22563 23963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22564 23964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22565 23965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22566 23966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22567 23968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22568 23969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22569 23970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22570 23971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22571 23972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22572 23973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22573 23974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22574 23975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22575 23976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22576 23977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22577 23978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22578 23979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22579 23980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22580 23981 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22581 23982 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22582 23983 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22583 23984 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22584 23985 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22585 23986 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22586 23987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22587 23987 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22588 23988 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22589 23989 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22590 23990 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22591 23991 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22592 23992 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22593 23992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22594 23993 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22595 23994 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22596 23994 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 22597 23995 psoc4.c:721 psoc4_write(): Downloaded 20736 of 32695 bytes
Debug: 22598 23996 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22599 23996 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22600 23997 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22601 23998 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22602 23999 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22603 24000 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22604 24001 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22605 24001 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22606 24002 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22607 24003 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22608 24004 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22609 24006 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22610 24008 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22611 24009 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22612 24009 armv7m.c:144 armv7m_restore_context():  
Debug: 22613 24010 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22614 24011 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22615 24012 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22616 24013 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22617 24014 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22618 24016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22619 24017 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22620 24018 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22621 24019 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22622 24020 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22623 24021 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22624 24022 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22625 24023 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22626 24024 cortex_m.c:548 cortex_m_poll():  
Debug: 22627 24025 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22628 24027 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22629 24029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22630 24030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22631 24034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22632 24035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22633 24036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22634 24037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22635 24039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22636 24040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22637 24041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22638 24042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22639 24043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22640 24044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22641 24056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22642 24058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22643 24059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22644 24060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22645 24061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22646 24062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22647 24063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22648 24065 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22649 24066 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22650 24068 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22651 24069 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22652 24070 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22653 24070 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22654 24071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22655 24072 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22656 24073 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22657 24074 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22658 24074 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22659 24075 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22660 24076 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22661 24077 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22662 24078 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22663 24079 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22664 24080 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22665 24081 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22666 24082 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22667 24082 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22668 24083 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22669 24084 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a3 00a3d8b6 size 4
Debug: 22670 24085 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22671 24086 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22672 24086 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22673 24087 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22674 24088 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22675 24089 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22676 24090 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22677 24091 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22678 24092 armv7m.c:144 armv7m_restore_context():  
Debug: 22679 24092 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22680 24094 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22681 24095 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22682 24096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22683 24096 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22684 24098 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22685 24098 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22686 24099 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22687 24100 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22688 24101 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22689 24103 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22690 24104 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22691 24104 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22692 24104 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22693 24119 cortex_m.c:548 cortex_m_poll():  
Debug: 22694 24120 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22695 24121 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22696 24123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22697 24124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22698 24125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22699 24126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22700 24127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22701 24128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22702 24129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22703 24130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22704 24132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22705 24134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22706 24135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22707 24136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22708 24137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22709 24138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22710 24139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22711 24140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22712 24141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22713 24142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22714 24143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22715 24144 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22716 24145 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22717 24146 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22718 24147 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22719 24148 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22720 24148 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22721 24150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22722 24150 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22723 24151 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22724 24152 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22725 24152 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22726 24154 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22727 24154 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22728 24155 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22729 24156 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22730 24157 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22731 24157 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22732 24158 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22733 24159 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22734 24159 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22735 24160 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22736 24161 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22737 24162 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22738 24163 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22739 24163 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22740 24164 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22741 24165 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22742 24166 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22743 24168 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22744 24169 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22745 24170 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22746 24171 armv7m.c:144 armv7m_restore_context():  
Debug: 22747 24171 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22748 24173 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22749 24173 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22750 24174 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22751 24175 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22752 24177 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22753 24177 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22754 24178 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22755 24179 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22756 24180 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22757 24181 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22758 24182 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22759 24183 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22760 24184 cortex_m.c:548 cortex_m_poll():  
Debug: 22761 24185 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22762 24186 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22763 24188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22764 24189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22765 24190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22766 24191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22767 24192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22768 24193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22769 24194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22770 24195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22771 24196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22772 24197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22773 24199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22774 24200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22775 24201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22776 24202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22777 24203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22778 24204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22779 24206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22780 24207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22781 24208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22782 24209 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22783 24210 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22784 24211 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22785 24212 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22786 24213 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22787 24213 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22788 24215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22789 24215 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22790 24216 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22791 24217 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22792 24218 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22793 24219 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22794 24219 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22795 24220 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22796 24221 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22797 24222 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22798 24222 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22799 24223 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22800 24224 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22801 24225 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22802 24225 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22803 24227 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a4 00a4d8b6 size 4
Debug: 22804 24227 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22805 24228 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22806 24229 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22807 24229 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22808 24230 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22809 24231 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22810 24233 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22811 24234 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22812 24234 armv7m.c:144 armv7m_restore_context():  
Debug: 22813 24235 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22814 24237 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22815 24237 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22816 24239 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22817 24239 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22818 24240 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22819 24241 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22820 24242 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22821 24243 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22822 24244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22823 24245 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22824 24246 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22825 24246 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22826 24247 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22827 24262 cortex_m.c:548 cortex_m_poll():  
Debug: 22828 24263 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22829 24264 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22830 24266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22831 24267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22832 24268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22833 24269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22834 24270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22835 24271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22836 24272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22837 24273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22838 24274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22839 24275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22840 24276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22841 24277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22842 24278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22843 24279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22844 24280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22845 24281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22846 24283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22847 24284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22848 24285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22849 24286 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22850 24287 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22851 24288 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22852 24289 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22853 24290 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22854 24290 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22855 24292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22856 24292 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22857 24293 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22858 24294 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22859 24294 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22860 24296 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22861 24296 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22862 24297 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22863 24298 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22864 24301 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22865 24301 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22866 24302 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 22867 24303 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22868 24304 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22869 24305 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22870 24305 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22871 24306 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 22872 24307 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 22873 24308 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22874 24309 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 22875 24309 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 22876 24310 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 22877 24312 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22878 24314 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 22879 24315 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22880 24316 armv7m.c:144 armv7m_restore_context():  
Debug: 22881 24317 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22882 24318 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22883 24319 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22884 24320 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22885 24321 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22886 24322 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22887 24322 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22888 24323 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22889 24324 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22890 24325 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22891 24326 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22892 24327 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22893 24327 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22894 24329 cortex_m.c:548 cortex_m_poll():  
Debug: 22895 24329 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22896 24331 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22897 24332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22898 24334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22899 24335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22900 24336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22901 24337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22902 24338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22903 24339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22904 24340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22905 24341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22906 24342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22907 24343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22908 24344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22909 24345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22910 24346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22911 24347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22912 24348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22913 24349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22914 24350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22915 24352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22916 24353 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22917 24354 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22918 24355 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22919 24356 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22920 24357 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22921 24357 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22922 24358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22923 24359 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22924 24360 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22925 24361 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22926 24361 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22927 24363 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22928 24363 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 22929 24364 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22930 24365 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22931 24366 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22932 24367 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 22933 24367 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 22934 24368 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22935 24369 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22936 24369 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 22937 24371 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a5 00a5d8b6 size 4
Debug: 22938 24371 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 22939 24372 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22940 24373 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 22941 24373 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 22942 24374 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 22943 24375 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 22944 24376 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 22945 24377 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 22946 24378 armv7m.c:144 armv7m_restore_context():  
Debug: 22947 24379 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 22948 24380 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 22949 24381 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 22950 24382 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 22951 24382 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 22952 24384 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 22953 24385 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 22954 24386 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 22955 24386 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 22956 24387 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 22957 24388 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 22958 24389 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 22959 24390 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 22960 24391 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 22961 24405 cortex_m.c:548 cortex_m_poll():  
Debug: 22962 24406 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 22963 24407 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 22964 24409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 22965 24410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 22966 24411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 22967 24412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 22968 24414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 22969 24415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 22970 24416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 22971 24417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 22972 24418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 22973 24419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 22974 24420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 22975 24421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 22976 24422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 22977 24423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 22978 24424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 22979 24425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22980 24426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 22981 24427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 22982 24428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 22983 24429 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 22984 24430 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 22985 24431 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 22986 24432 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 22987 24433 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 22988 24434 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 22989 24435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 22990 24436 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 22991 24436 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 22992 24437 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 22993 24438 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 22994 24439 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 22995 24440 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 22996 24440 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 22997 24441 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 22998 24442 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 22999 24442 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23000 24443 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23001 24444 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23002 24445 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23003 24445 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23004 24446 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23005 24447 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23006 24448 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23007 24449 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23008 24449 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23009 24450 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23010 24451 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23011 24453 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23012 24454 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23013 24455 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23014 24456 armv7m.c:144 armv7m_restore_context():  
Debug: 23015 24457 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23016 24458 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23017 24459 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23018 24460 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23019 24461 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23020 24462 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23021 24462 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23022 24464 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23023 24464 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23024 24465 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23025 24466 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23026 24467 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23027 24468 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23028 24469 cortex_m.c:548 cortex_m_poll():  
Debug: 23029 24470 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23030 24471 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23031 24473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23032 24474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23033 24475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23034 24476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23035 24477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23036 24478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23037 24479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23039 24539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23040 24540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23041 24541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23042 24542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23043 24543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23044 24544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23045 24545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23046 24546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23047 24547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23048 24548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23049 24549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23050 24550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23051 24551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23052 24553 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23053 24554 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23054 24555 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23055 24555 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23056 24556 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23057 24557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23058 24558 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23059 24559 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23060 24559 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23061 24560 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23062 24561 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23063 24562 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23064 24563 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23065 24563 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23066 24564 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23067 24565 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23068 24566 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23069 24566 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23070 24567 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23071 24568 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23072 24569 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a6 00a6d8b6 size 4
Debug: 23073 24569 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23074 24570 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23075 24571 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23076 24572 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23077 24572 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23078 24573 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23079 24575 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23080 24576 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23081 24576 armv7m.c:144 armv7m_restore_context():  
Debug: 23082 24577 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23083 24579 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23084 24579 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23085 24580 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23086 24581 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23087 24582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23088 24583 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23089 24584 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23090 24585 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23091 24586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23092 24587 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23093 24587 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23094 24588 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23095 24589 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23096 24603 cortex_m.c:548 cortex_m_poll():  
Debug: 23097 24604 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23098 24606 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23099 24608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23100 24609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23101 24610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23102 24611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23103 24612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23104 24613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23105 24615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23106 24616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23107 24617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23108 24618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23109 24619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23110 24620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23111 24621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23112 24622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23113 24623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23114 24624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23115 24625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23116 24626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23117 24627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23118 24628 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23119 24629 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23120 24630 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23121 24631 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23122 24632 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23123 24633 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23124 24635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23125 24635 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23126 24636 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23127 24637 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23128 24637 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23129 24639 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23130 24639 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23131 24640 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23132 24641 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23133 24642 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23134 24643 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 23135 24644 psoc4.c:721 psoc4_write(): Downloaded 21248 of 32695 bytes
Debug: 23136 24644 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23137 24645 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23138 24647 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23139 24649 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23140 24649 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23141 24650 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23142 24651 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23143 24652 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23144 24653 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23145 24653 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23146 24654 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23147 24657 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23148 24658 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23149 24659 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23150 24660 armv7m.c:144 armv7m_restore_context():  
Debug: 23151 24660 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23152 24662 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23153 24663 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23154 24664 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23155 24664 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23156 24666 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23157 24666 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23158 24667 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23159 24668 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23160 24669 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23161 24670 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23162 24671 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23163 24672 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23164 24673 cortex_m.c:548 cortex_m_poll():  
Debug: 23165 24674 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23166 24675 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23167 24677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23168 24678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23169 24679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23170 24680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23171 24682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23172 24683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23173 24684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23174 24685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23175 24686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23176 24687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23177 24688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23178 24690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23179 24691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23180 24692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23181 24693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23182 24694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23183 24695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23184 24696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23185 24697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23186 24699 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23187 24701 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23188 24702 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23189 24703 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23190 24704 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23191 24705 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23192 24706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23193 24707 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23194 24707 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23195 24708 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23196 24709 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23197 24710 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23198 24711 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23199 24711 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23200 24712 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23201 24713 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23202 24714 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23203 24715 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23204 24716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23205 24717 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23206 24717 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23207 24719 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a7 00a7d8b6 size 4
Debug: 23208 24719 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23209 24720 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23210 24721 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23211 24721 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23212 24722 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23213 24723 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23214 24725 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23215 24726 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23216 24726 armv7m.c:144 armv7m_restore_context():  
Debug: 23217 24727 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23218 24728 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23219 24729 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23220 24730 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23221 24731 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23222 24732 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23223 24733 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23224 24734 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23225 24735 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23226 24736 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23227 24737 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23228 24738 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23229 24739 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23230 24740 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23231 24754 cortex_m.c:548 cortex_m_poll():  
Debug: 23232 24755 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23233 24756 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23234 24758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23235 24759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23236 24760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23237 24761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23238 24762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23239 24763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23240 24765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23241 24766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23242 24768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23243 24769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23244 24770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23245 24771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23246 24772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23247 24773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23248 24774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23249 24775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23250 24776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23251 24777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23252 24778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23253 24779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23254 24781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23255 24782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23256 24783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23257 24784 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23258 24784 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23259 24786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23260 24786 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23261 24787 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23262 24788 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23263 24789 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23264 24790 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23265 24790 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23266 24791 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23267 24792 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23268 24792 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23269 24793 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23270 24794 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23271 24794 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23272 24795 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23273 24796 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23274 24797 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23275 24798 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23276 24799 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23277 24799 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23278 24800 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23279 24801 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23280 24802 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23281 24804 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23282 24805 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23283 24806 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23284 24807 armv7m.c:144 armv7m_restore_context():  
Debug: 23285 24808 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23286 24809 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23287 24810 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23288 24811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23289 24812 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23290 24813 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23291 24813 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23292 24814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23293 24815 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23294 24817 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23295 24818 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23296 24818 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23297 24819 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23298 24820 cortex_m.c:548 cortex_m_poll():  
Debug: 23299 24821 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23300 24823 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23301 24824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23302 24825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23303 24826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23304 24827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23305 24829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23306 24830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23307 24831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23308 24832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23309 24833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23310 24835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23311 24836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23312 24837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23313 24838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23314 24839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23315 24840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23316 24841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23317 24842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23318 24843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23319 24844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23320 24845 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23321 24846 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23322 24847 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23323 24848 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23324 24849 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23325 24850 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23326 24851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23327 24852 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23328 24852 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23329 24853 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23330 24854 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23331 24855 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23332 24856 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23333 24856 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23334 24857 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23335 24858 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23336 24858 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23337 24859 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23338 24860 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23339 24861 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23340 24861 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23341 24863 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a8 00a8d8b6 size 4
Debug: 23342 24863 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23343 24864 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23344 24865 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23345 24866 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23346 24866 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23347 24868 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23348 24869 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23349 24870 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23350 24870 armv7m.c:144 armv7m_restore_context():  
Debug: 23351 24871 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23352 24872 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23353 24873 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23354 24874 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23355 24875 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23356 24876 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23357 24877 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23358 24878 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23359 24879 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23360 24880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23361 24881 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23362 24882 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23363 24883 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23364 24884 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23365 24898 cortex_m.c:548 cortex_m_poll():  
Debug: 23366 24898 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23367 24900 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23368 24902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23369 24903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23370 24904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23371 24905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23372 24906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23373 24907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23374 24909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23375 24910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23376 24911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23377 24912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23378 24913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23379 24914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23380 24915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23381 24916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23382 24917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23383 24918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23384 24919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23385 24920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23386 24921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23387 24922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23388 24923 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23389 24924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23390 24925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23391 24925 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23392 24926 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23393 24927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23394 24928 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23395 24929 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23396 24930 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23397 24930 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23398 24931 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23399 24932 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23400 24933 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23401 24934 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23402 24934 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23403 24935 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23404 24936 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23405 24936 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23406 24937 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23407 24938 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23408 24938 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23409 24940 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23410 24940 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23411 24941 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23412 24942 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23413 24943 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23414 24943 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23415 24946 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23416 24947 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23417 24948 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23418 24948 armv7m.c:144 armv7m_restore_context():  
Debug: 23419 24949 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23420 24951 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23421 24951 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23422 24952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23423 24953 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23424 24954 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23425 24955 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23426 24956 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23427 24957 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23428 24958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23429 24959 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23430 24960 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23431 24960 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23432 24961 cortex_m.c:548 cortex_m_poll():  
Debug: 23433 24962 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23434 24964 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23435 24965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23436 24966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23437 24967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23438 24968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23439 24969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23440 25225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23442 25227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23443 25228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23444 25229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23445 25230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23446 25231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23447 25233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23448 25234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23449 25235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23450 25236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23451 25237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23452 25238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23453 25239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23454 25240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23455 25241 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23456 25242 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23457 25244 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23458 25245 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23459 25245 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23460 25246 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23461 25247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23462 25248 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23463 25249 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23464 25249 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23465 25250 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23466 25251 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23467 25252 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23468 25253 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23469 25254 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23470 25255 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23471 25255 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23472 25256 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23473 25257 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23474 25258 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23475 25258 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23476 25259 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00a9 00a9d8b6 size 4
Debug: 23477 25260 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23478 25261 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23479 25262 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23480 25262 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23481 25263 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23482 25264 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23483 25265 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23484 25266 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23485 25267 armv7m.c:144 armv7m_restore_context():  
Debug: 23486 25268 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23487 25269 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23488 25270 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23489 25271 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23490 25272 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23491 25273 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23492 25273 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23493 25274 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23494 25275 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23495 25276 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23496 25277 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23497 25278 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23498 25279 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23499 25280 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23500 25294 cortex_m.c:548 cortex_m_poll():  
Debug: 23501 25295 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23502 25297 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23503 25298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23504 25299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23505 25300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23506 25302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23507 25303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23508 25304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23509 25305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23510 25306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23511 25307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23512 25308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23513 25309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23514 25310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23515 25312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23516 25313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23517 25314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23518 25315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23519 25316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23520 25317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23521 25318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23522 25319 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23523 25320 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23524 25321 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23525 25322 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23526 25323 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23527 25324 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23528 25325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23529 25325 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23530 25326 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23531 25327 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23532 25328 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23533 25329 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23534 25331 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23535 25332 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23536 25332 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23537 25333 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23538 25334 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 23539 25335 psoc4.c:721 psoc4_write(): Downloaded 21632 of 32695 bytes
Debug: 23540 25336 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23541 25336 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23542 25337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23543 25338 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23544 25339 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23545 25340 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23546 25341 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23547 25341 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23548 25342 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23549 25343 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23550 25343 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23551 25346 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23552 25347 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23553 25348 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23554 25349 armv7m.c:144 armv7m_restore_context():  
Debug: 23555 25350 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23556 25351 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23557 25352 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23558 25353 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23559 25354 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23560 25355 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23561 25355 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23562 25356 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23563 25357 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23564 25358 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23565 25359 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23566 25360 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23567 25361 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23568 25362 cortex_m.c:548 cortex_m_poll():  
Debug: 23569 25363 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23570 25364 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23571 25366 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23572 25367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23573 25368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23574 25369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23575 25370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23576 25371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23577 25372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23578 25373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23579 25374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23580 25375 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23581 25376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23582 25377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23583 25378 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23584 25379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23585 25380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23586 25382 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23587 25383 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23588 25384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23589 25385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23590 25386 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23591 25387 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23592 25389 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23593 25390 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23594 25390 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23595 25391 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23596 25392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23597 25393 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23598 25394 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23599 25394 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23600 25395 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23601 25396 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23602 25397 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23603 25398 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23604 25398 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23605 25399 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23606 25400 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23607 25401 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23608 25401 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23609 25402 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23610 25403 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23611 25404 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00aa 00aad8b6 size 4
Debug: 23612 25405 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23613 25405 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23614 25406 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23615 25407 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23616 25407 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23617 25408 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23618 25409 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23619 25410 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23620 25411 armv7m.c:144 armv7m_restore_context():  
Debug: 23621 25412 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23622 25413 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23623 25414 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23624 25415 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23625 25416 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23626 25417 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23627 25417 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23628 25418 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23629 25419 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23630 25420 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23631 25421 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23632 25422 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23633 25422 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23634 25423 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23635 25438 cortex_m.c:548 cortex_m_poll():  
Debug: 23636 25439 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23637 25440 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23638 25442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23639 25443 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23640 25444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23641 25445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23642 25446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23643 25447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23644 25448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23645 25449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23646 25450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23647 25451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23648 25452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23649 25453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23650 25454 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23651 25455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23652 25456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23653 25457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23654 25458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23655 25459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23656 25460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23657 25461 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23658 25462 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23659 25463 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23660 25464 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23661 25465 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23662 25466 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23663 25467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23664 25467 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23665 25468 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23666 25469 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23667 25470 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23668 25471 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23669 25472 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23670 25472 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23671 25473 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23672 25474 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23673 25474 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23674 25475 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23675 25476 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23676 25477 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23677 25477 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23678 25479 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23679 25480 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23680 25481 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23681 25481 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23682 25481 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23683 25483 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23684 25483 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23685 25486 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23686 25487 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23687 25488 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23688 25489 armv7m.c:144 armv7m_restore_context():  
Debug: 23689 25489 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23690 25490 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23691 25492 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23692 25492 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23693 25493 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23694 25494 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23695 25495 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23696 25496 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23697 25496 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23698 25497 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23699 25499 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23700 25500 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23701 25501 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23702 25501 cortex_m.c:548 cortex_m_poll():  
Debug: 23703 25501 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23704 25503 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23705 25505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23706 25507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23707 25507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23708 25508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23709 25510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23710 25511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23711 25512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23712 25513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23713 25514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23714 25515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23715 25516 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23716 25517 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23717 25518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23718 25518 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23719 25521 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23720 25522 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23721 25523 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23722 25524 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23723 25525 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23724 25526 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23725 25527 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23726 25528 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23727 25529 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23728 25530 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23729 25531 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23730 25532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23731 25532 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23732 25533 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23733 25534 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23734 25535 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23735 25536 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23736 25536 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23737 25537 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23738 25538 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23739 25539 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23740 25539 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23741 25540 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23742 25541 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23743 25541 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23744 25542 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23745 25543 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ab 00abd8b6 size 4
Debug: 23746 25544 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23747 25545 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23748 25545 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23749 25546 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23750 25547 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23751 25548 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23752 25549 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23753 25550 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23754 25550 armv7m.c:144 armv7m_restore_context():  
Debug: 23755 25551 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23756 25553 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23757 25553 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23758 25554 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23759 25555 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23760 25556 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23761 25557 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23762 25558 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23763 25558 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23764 25559 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23765 25560 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23766 25561 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23767 25562 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23768 25563 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23769 25577 cortex_m.c:548 cortex_m_poll():  
Debug: 23770 25578 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23771 25579 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23772 25581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23773 25582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23774 25583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23775 25584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23776 25585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23777 25586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23778 25587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23779 25588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23780 25589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23781 25590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23782 25591 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23783 25592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23784 25593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23785 25594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23786 25595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23787 25596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23788 25597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23789 25598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23790 25599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23791 25600 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23792 25601 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23793 25602 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23794 25603 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23795 25604 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23796 25605 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23797 25606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23798 25606 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23799 25607 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23800 25608 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23801 25608 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23802 25610 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23803 25610 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23804 25611 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23805 25612 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23806 25613 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23807 25613 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23808 25614 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23809 25615 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23810 25616 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23811 25616 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23812 25617 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23813 25618 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23814 25619 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23815 25620 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23816 25620 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23817 25621 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23818 25622 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23819 25624 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23820 25625 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23821 25626 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23822 25627 armv7m.c:144 armv7m_restore_context():  
Debug: 23823 25627 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23824 25629 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23825 25630 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23826 25631 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23827 25632 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23828 25633 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23829 25633 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23830 25634 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23831 25635 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23832 25636 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23833 25637 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23834 25638 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23835 25639 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23836 25640 cortex_m.c:548 cortex_m_poll():  
Debug: 23837 25641 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23838 25642 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23839 25644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23840 25645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23841 25646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23842 25647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23843 25648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23844 25649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23845 25651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23846 25652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23847 25653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23848 25654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23849 25655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23850 25656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23851 25657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23852 25658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23853 25659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23854 25660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23855 25661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23856 25662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23857 25663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23858 25664 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23859 25665 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23860 25666 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23861 25667 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23862 25668 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23863 25668 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23864 25670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23865 25670 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23866 25671 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23867 25672 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23868 25672 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23869 25673 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23870 25674 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 23871 25675 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23872 25676 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23873 25676 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23874 25677 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23875 25678 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23876 25678 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23877 25679 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23878 25680 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23879 25681 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ac 00acd8b6 size 4
Debug: 23880 25682 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 23881 25683 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23882 25683 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 23883 25684 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 23884 25685 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 23885 25686 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23886 25687 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 23887 25688 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23888 25688 armv7m.c:144 armv7m_restore_context():  
Debug: 23889 25689 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23890 25690 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23891 25691 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23892 25692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23893 25693 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23894 25694 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23895 25695 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23896 25696 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23897 25696 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23898 25697 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23899 25698 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23900 25699 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23901 25700 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23902 25701 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 23903 25715 cortex_m.c:548 cortex_m_poll():  
Debug: 23904 25716 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23905 25718 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23906 25719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23907 25720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23908 25722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23909 25723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23910 25724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23911 25725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23912 25726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23913 25727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23914 25728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23915 25729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23916 25730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23917 25731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23918 25732 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23919 25733 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23920 25734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23921 25735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23922 25736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23923 25738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23924 25739 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23925 25740 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23926 25741 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23927 25742 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23928 25744 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23929 25744 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23930 25745 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23931 25746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23932 25747 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 23933 25748 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 23934 25748 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 23935 25749 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 23936 25750 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 23937 25751 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 23938 25752 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23939 25752 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23940 25753 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 23941 25754 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 23942 25754 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 23943 25755 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 23944 25756 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23945 25757 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 23946 25757 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 23947 25758 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 23948 25759 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 23949 25760 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 23950 25761 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 23951 25762 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 23952 25762 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 23953 25765 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 23954 25766 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 23955 25769 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 23956 25770 armv7m.c:144 armv7m_restore_context():  
Debug: 23957 25770 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 23958 25772 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 23959 25773 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 23960 25774 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 23961 25775 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 23962 25776 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 23963 25777 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 23964 25778 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 23965 25779 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 23966 25780 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 23967 25781 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 23968 25781 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 23969 25782 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 23970 25783 cortex_m.c:548 cortex_m_poll():  
Debug: 23971 25784 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 23972 25786 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 23973 25787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 23974 25788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 23975 25789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 23976 25790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 23977 25791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 23978 25792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 23979 25794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 23980 25795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 23981 25796 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 23982 25797 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 23983 25798 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 23984 25799 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 23985 25802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 23986 25803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 23987 25804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 23988 25805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23989 25806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 23990 25807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 23991 25808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 23992 25809 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 23993 25811 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 23994 25812 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 23995 25813 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 23996 25814 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 23997 25814 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 23998 25815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 23999 25816 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24000 25817 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24001 25817 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24002 25818 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24003 25819 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24004 25820 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24005 25821 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24006 25821 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24007 25822 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24008 25823 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24009 25824 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24010 25824 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24011 25825 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24012 25826 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24013 25827 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ad 00add8b6 size 4
Debug: 24014 25828 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24015 25828 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24016 25829 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24017 25830 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24018 25830 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24019 25831 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24020 25833 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24021 25834 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24022 25834 armv7m.c:144 armv7m_restore_context():  
Debug: 24023 25835 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24024 25836 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24025 25837 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24027 25838 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24028 25839 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24029 25840 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24030 25841 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24031 25842 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24032 25842 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24033 25844 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24034 25844 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24035 25845 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24036 25846 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24037 25847 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24038 25861 cortex_m.c:548 cortex_m_poll():  
Debug: 24039 25862 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24040 25864 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24041 25865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24042 25867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24043 25868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24044 25869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24045 25870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24046 25871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24047 25872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24048 25873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24049 25874 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24050 25875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24051 25876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24052 25877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24053 25878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24054 25879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24055 25880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24056 25881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24057 25882 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24058 25883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24059 25884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24060 25885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24061 25887 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24062 25888 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24063 25889 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24064 25889 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24065 25890 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24066 25891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24067 25892 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24068 25893 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24069 25893 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24070 25894 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24071 25895 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24072 25896 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24073 25897 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24074 25897 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24075 25898 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24076 25899 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 24077 25900 psoc4.c:721 psoc4_write(): Downloaded 22144 of 32695 bytes
Debug: 24078 25901 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24079 25901 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24080 25902 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24081 25903 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24082 25903 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24083 25905 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24084 25905 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24085 25906 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24086 25907 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24087 25907 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24088 25908 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24089 25911 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24090 25912 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24091 25913 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24092 25913 armv7m.c:144 armv7m_restore_context():  
Debug: 24093 25914 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24094 25916 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24095 25916 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24096 25917 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24097 25918 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24098 25919 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24099 25920 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24100 25921 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24101 25922 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24102 25923 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24103 25924 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24104 25924 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24105 25925 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24106 25926 cortex_m.c:548 cortex_m_poll():  
Debug: 24107 25927 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24108 25928 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24109 25930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24110 25931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24111 25932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24112 25933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24113 25935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24114 25936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24115 25937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24116 25938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24117 25939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24118 25940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24119 25941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24120 25942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24121 25943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24122 25944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24123 25945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24124 25946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24125 25947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24126 25948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24127 25949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24128 25951 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24129 25952 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24130 25953 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24131 25954 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24132 25955 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24133 25955 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24134 25956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24135 25957 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24136 25958 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24137 25958 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24138 25959 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24139 25960 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24140 25961 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24141 25962 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24142 25962 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24143 25963 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24144 25964 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24145 25965 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24146 25965 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24147 25966 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24148 25967 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24149 25968 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ae 00aed8b6 size 4
Debug: 24150 25969 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24151 25970 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24152 25970 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24153 25971 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24154 25972 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24155 25973 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24156 25974 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24157 25975 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24158 25975 armv7m.c:144 armv7m_restore_context():  
Debug: 24159 25976 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24160 25978 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24161 25978 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24162 25979 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24163 25980 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24164 25981 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24165 25982 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24166 25983 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24167 25984 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24168 25985 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24169 25986 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24170 25986 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24171 25987 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24172 25988 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24173 26252 cortex_m.c:548 cortex_m_poll():  
Debug: 24174 26253 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24175 26254 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24176 26256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24177 26257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24178 26258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24179 26259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24180 26260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24181 26261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24182 26263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24183 26264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24184 26265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24185 26266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24186 26267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24187 26268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24188 26269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24189 26270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24190 26271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24191 26272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24192 26273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24193 26274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24194 26275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24195 26276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24196 26277 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24197 26279 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24198 26280 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24199 26280 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24200 26281 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24201 26282 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24202 26283 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24203 26283 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24204 26284 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24205 26285 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24206 26286 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24207 26287 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24208 26288 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24209 26288 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24210 26289 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24211 26290 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24212 26290 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24213 26291 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24214 26292 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24215 26293 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24216 26293 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24217 26294 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24218 26295 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24219 26296 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24220 26296 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24221 26297 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24222 26298 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24223 26300 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24224 26301 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24225 26302 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24226 26303 armv7m.c:144 armv7m_restore_context():  
Debug: 24227 26304 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24228 26305 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24229 26306 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24230 26307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24231 26308 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24232 26309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24233 26310 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24234 26311 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24235 26311 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24236 26312 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24237 26313 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24238 26314 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24239 26315 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24240 26315 cortex_m.c:548 cortex_m_poll():  
Debug: 24241 26316 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24242 26318 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24243 26319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24244 26320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24245 26321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24246 26322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24247 26323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24248 26324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24249 26326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24250 26327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24251 26328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24252 26329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24253 26330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24254 26331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24255 26332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24256 26333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24257 26335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24258 26336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24259 26337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24260 26338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24261 26339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24262 26340 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24263 26341 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24264 26342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24265 26343 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24266 26344 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24267 26344 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24268 26346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24269 26346 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24270 26347 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24271 26348 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24272 26348 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24273 26350 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24274 26350 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24275 26351 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24276 26352 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24277 26353 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24278 26354 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24279 26354 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24280 26355 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24281 26356 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24282 26357 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24283 26358 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00af 00afd8b6 size 4
Debug: 24284 26359 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24285 26360 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24286 26360 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24287 26361 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24288 26362 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24289 26363 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24290 26365 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24291 26366 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24292 26367 armv7m.c:144 armv7m_restore_context():  
Debug: 24293 26368 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24294 26369 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24295 26370 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24296 26371 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24297 26372 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24298 26373 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24299 26374 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24300 26375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24301 26376 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24302 26377 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24303 26378 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24304 26378 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24305 26379 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24306 26380 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24307 26399 cortex_m.c:548 cortex_m_poll():  
Debug: 24308 26400 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24310 26402 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24311 26405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24312 26406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24313 26420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24314 26421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24315 26422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24316 26423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24317 26424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24318 26425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24319 26426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24320 26427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24321 26428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24322 26429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24323 26431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24324 26432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24325 26433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24326 26434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24327 26435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24328 26436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24329 26437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24330 26439 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24331 26440 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24332 26441 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24333 26442 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24334 26443 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24335 26444 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24336 26445 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24337 26446 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24338 26446 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24339 26447 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24340 26448 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24341 26450 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24342 26450 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24343 26451 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24344 26452 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24345 26453 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24346 26454 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 24347 26455 psoc4.c:721 psoc4_write(): Downloaded 22400 of 32695 bytes
Debug: 24348 26455 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24349 26456 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24350 26457 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24351 26458 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24352 26458 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24353 26459 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24354 26460 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24355 26461 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24356 26462 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24357 26463 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24358 26464 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24359 26466 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24360 26468 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24361 26469 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24362 26469 armv7m.c:144 armv7m_restore_context():  
Debug: 24363 26470 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24364 26471 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24365 26472 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24366 26473 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24367 26474 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24368 26475 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24369 26476 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24370 26477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24371 26478 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24372 26479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24373 26480 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24374 26481 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24375 26482 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24376 26483 cortex_m.c:548 cortex_m_poll():  
Debug: 24377 26484 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24378 26486 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24379 26487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24380 26488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24381 26489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24382 26490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24383 26491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24384 26493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24385 26494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24386 26495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24387 26496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24388 26498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24389 26499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24390 26500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24391 26501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24392 26502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24393 26503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24394 26504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24395 26505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24396 26506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24397 26508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24398 26509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24399 26510 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24400 26511 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24401 26512 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24402 26513 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24403 26514 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24404 26515 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24405 26516 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24406 26517 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24407 26518 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24408 26519 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24409 26520 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24410 26521 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24411 26522 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24412 26522 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24413 26523 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24414 26524 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24415 26525 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24416 26525 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24417 26526 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24418 26527 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24419 26528 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b0 00b0d8b6 size 4
Debug: 24420 26529 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24421 26529 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24422 26530 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24423 26531 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24424 26532 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24425 26534 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24426 26535 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24427 26536 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24428 26536 armv7m.c:144 armv7m_restore_context():  
Debug: 24429 26537 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24430 26538 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24431 26539 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24432 26540 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24433 26541 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24434 26542 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24435 26543 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24436 26544 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24437 26544 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24438 26545 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24439 26546 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24440 26547 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24441 26548 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24442 26550 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24443 26563 cortex_m.c:548 cortex_m_poll():  
Debug: 24444 26564 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24445 26566 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24446 26568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24447 26569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24448 26570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24449 26571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24450 26572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24451 26573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24452 26574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24453 26575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24454 26576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24455 26577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24456 26578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24457 26579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24458 26580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24459 26581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24460 26582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24461 26583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24462 26584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24463 26585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24464 26586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24465 26587 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24466 26589 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24467 26590 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24468 26591 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24469 26591 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24470 26592 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24471 26593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24472 26594 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24473 26595 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24474 26595 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24475 26596 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24476 26597 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24477 26598 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24478 26599 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24479 26599 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24480 26600 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24481 26601 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24482 26602 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24483 26602 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24484 26603 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24485 26604 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24486 26604 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24487 26605 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24488 26606 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24489 26607 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24490 26608 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24491 26608 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24492 26609 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24493 26611 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24494 26612 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24495 26613 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24496 26614 armv7m.c:144 armv7m_restore_context():  
Debug: 24497 26615 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24498 26617 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24499 26618 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24500 26619 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24501 26619 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24502 26620 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24503 26621 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24504 26622 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24505 26623 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24506 26624 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24507 26625 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24508 26626 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24509 26626 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24510 26627 cortex_m.c:548 cortex_m_poll():  
Debug: 24511 26628 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24512 26630 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24513 26632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24514 26633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24515 26634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24516 26635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24517 26636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24518 26637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24519 26638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24520 26639 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24521 26640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24522 26641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24523 26642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24524 26644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24525 26645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24526 26646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24527 26647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24528 26648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24529 26649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24530 26650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24531 26651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24532 26652 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24533 26653 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24534 26654 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24535 26655 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24536 26656 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24537 26657 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24538 26658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24539 26659 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24540 26659 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24541 26660 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24542 26661 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24543 26662 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24544 26663 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24545 26663 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24546 26664 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24547 26665 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24548 26666 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24549 26666 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24550 26667 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24551 26668 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24552 26669 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24553 26670 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b1 00b1d8b6 size 4
Debug: 24554 26670 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24555 26671 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24556 26672 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24557 26672 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24558 26673 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24559 26674 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24560 26675 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24561 26676 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24562 26677 armv7m.c:144 armv7m_restore_context():  
Debug: 24563 26678 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24564 26679 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24565 26680 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24566 26681 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24567 26682 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24568 26683 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24569 26684 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24570 26685 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24571 26686 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24572 26687 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24573 26688 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24574 26689 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24575 26689 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24576 26690 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24577 26954 cortex_m.c:548 cortex_m_poll():  
Debug: 24578 26955 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24580 26957 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24581 26958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24582 26960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24583 26961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24584 26962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24585 26963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24586 26964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24587 26965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24588 26966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24589 26967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24590 26968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24591 26969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24592 26970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24593 26971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24594 26972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24595 26973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24596 26974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24597 26975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24598 26976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24599 26977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24600 26978 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24601 26979 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24602 26980 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24603 26982 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24604 26982 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24605 26983 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24606 26984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24607 26985 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24608 26986 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24609 26987 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24610 26987 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24611 26988 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24612 26989 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24613 26990 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24614 26991 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24615 26991 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24616 26992 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 24617 26993 psoc4.c:721 psoc4_write(): Downloaded 22656 of 32695 bytes
Debug: 24618 26994 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24619 26994 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24620 26995 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24621 26996 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24622 26996 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24623 26997 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24624 26998 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24625 26999 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24626 27000 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24627 27000 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24628 27001 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24629 27004 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24630 27005 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24631 27006 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24632 27007 armv7m.c:144 armv7m_restore_context():  
Debug: 24633 27007 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24634 27009 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24635 27010 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24636 27011 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24637 27011 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24638 27013 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24639 27013 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24640 27014 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24641 27015 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24642 27017 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24643 27018 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24644 27018 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24645 27019 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24646 27020 cortex_m.c:548 cortex_m_poll():  
Debug: 24647 27021 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24648 27023 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24649 27024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24650 27025 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24651 27026 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24652 27027 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24653 27029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24654 27030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24655 27031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24656 27032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24657 27034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24658 27035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24659 27036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24660 27037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24661 27038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24662 27039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24663 27040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24664 27041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24665 27042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24666 27043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24667 27044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24668 27045 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24669 27046 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24670 27048 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24671 27049 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24672 27050 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24673 27051 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24674 27052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24675 27053 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24676 27054 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24677 27055 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24678 27056 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24679 27057 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24680 27058 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24681 27058 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24682 27059 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24683 27060 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24684 27060 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24685 27061 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24686 27062 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24687 27062 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24688 27063 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24689 27064 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b2 00b2d8b6 size 4
Debug: 24690 27065 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24691 27066 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24692 27066 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24693 27067 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24694 27068 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24695 27069 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24696 27070 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24697 27071 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24698 27072 armv7m.c:144 armv7m_restore_context():  
Debug: 24699 27072 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24700 27074 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24701 27075 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24702 27076 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24703 27076 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24704 27077 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24705 27078 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24706 27079 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24707 27080 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24708 27081 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24709 27082 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24710 27083 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24711 27084 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24712 27085 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24713 27099 cortex_m.c:548 cortex_m_poll():  
Debug: 24714 27100 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24715 27102 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24716 27103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24717 27104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24718 27106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24719 27107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24720 27108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24721 27109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24722 27110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24723 27111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24724 27112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24725 27113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24726 27114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24727 27115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24728 27116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24729 27117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24730 27118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24731 27119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24732 27120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24733 27121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24734 27122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24735 27123 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24736 27124 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24737 27125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24738 27126 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24739 27127 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24740 27127 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24741 27128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24742 27129 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24743 27130 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24744 27131 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24745 27131 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24746 27132 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24747 27133 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24748 27134 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24749 27134 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24750 27135 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24751 27136 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24752 27137 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24753 27137 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24754 27138 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24755 27139 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24756 27140 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24757 27141 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24758 27141 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24759 27142 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24760 27143 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24761 27144 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24762 27144 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24763 27147 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24764 27148 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24765 27149 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24766 27150 armv7m.c:144 armv7m_restore_context():  
Debug: 24767 27151 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24768 27152 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24769 27153 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24770 27154 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24771 27154 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24772 27156 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24773 27156 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24774 27157 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24775 27158 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24776 27159 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24777 27160 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24778 27161 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24779 27162 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24780 27163 cortex_m.c:548 cortex_m_poll():  
Debug: 24781 27163 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24782 27165 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24783 27167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24784 27168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24785 27169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24786 27170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24787 27171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24788 27172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24789 27173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24790 27174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24791 27175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24792 27176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24793 27177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24794 27178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24795 27179 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24796 27180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24797 27182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24798 27183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24799 27184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24800 27185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24801 27186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24802 27187 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24803 27188 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24804 27189 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24805 27191 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24806 27191 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24807 27192 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24808 27193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24809 27194 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24810 27195 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24811 27195 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24812 27196 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24813 27197 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24814 27198 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24815 27199 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24816 27200 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24817 27201 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24818 27201 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24819 27202 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24820 27203 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24821 27203 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24822 27204 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24823 27205 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b3 00b3d8b6 size 4
Debug: 24824 27206 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24825 27207 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24826 27207 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24827 27208 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24828 27209 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24829 27210 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24830 27211 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24831 27212 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24832 27213 armv7m.c:144 armv7m_restore_context():  
Debug: 24833 27213 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24834 27215 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24835 27216 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24836 27217 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24837 27218 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24838 27219 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24839 27220 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24840 27221 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24841 27221 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24842 27222 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24843 27223 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24844 27224 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24845 27225 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24846 27226 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24847 27240 cortex_m.c:548 cortex_m_poll():  
Debug: 24848 27241 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24849 27243 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24850 27244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24851 27245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24852 27246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24853 27247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24854 27249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24855 27250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24856 27251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24857 27252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24858 27253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24859 27254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24860 27255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24861 27256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24862 27257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24863 27258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24864 27259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24865 27260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24866 27261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24867 27262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24868 27263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24869 27264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24870 27265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24871 27266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24872 27267 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24873 27268 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24874 27269 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24875 27270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24876 27270 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24877 27271 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24878 27272 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24879 27273 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24880 27274 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24881 27274 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 24882 27275 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24883 27276 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24884 27277 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24885 27277 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24886 27278 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 24887 27279 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24888 27279 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24889 27280 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24890 27281 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24891 27282 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 24892 27283 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 24893 27283 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24894 27284 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 24895 27285 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 24896 27286 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 24897 27288 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24898 27289 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 24899 27290 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24900 27291 armv7m.c:144 armv7m_restore_context():  
Debug: 24901 27292 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24902 27293 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24903 27294 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24904 27295 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24905 27295 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24906 27296 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24907 27297 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24908 27299 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24909 27300 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24910 27301 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24911 27302 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24912 27302 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24913 27303 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24914 27304 cortex_m.c:548 cortex_m_poll():  
Debug: 24915 27305 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24916 27307 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24917 27308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24918 27309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24919 27310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24920 27311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24921 27312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24922 27313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24923 27314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24924 27316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24925 27317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24926 27318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24927 27319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24928 27320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24929 27321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24930 27322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24931 27323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24932 27324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24933 27325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 24934 27326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 24935 27327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 24936 27328 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 24937 27329 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 24938 27330 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 24939 27331 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 24940 27332 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 24941 27333 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 24942 27334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 24943 27335 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 24944 27335 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 24945 27336 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 24946 27337 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 24947 27338 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 24948 27338 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 24949 27339 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24950 27340 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24951 27341 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 24952 27341 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 24953 27342 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 24954 27343 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24955 27344 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 24956 27345 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 24957 27346 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b4 00b4d8b6 size 4
Debug: 24958 27346 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 24959 27347 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 24960 27349 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 24961 27350 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 24962 27352 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 24963 27353 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 24964 27354 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 24965 27355 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 24966 27355 armv7m.c:144 armv7m_restore_context():  
Debug: 24967 27356 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 24968 27358 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 24969 27359 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 24970 27360 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 24971 27360 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 24972 27362 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 24973 27362 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 24974 27364 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 24975 27366 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 24976 27368 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 24977 27369 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 24978 27370 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 24979 27371 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 24980 27372 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 24981 27386 cortex_m.c:548 cortex_m_poll():  
Debug: 24982 27387 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 24983 27389 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 24984 27390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 24985 27391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 24986 27393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 24987 27394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 24988 27395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 24989 27396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 24990 27397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 24991 27398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 24992 27399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 24993 27401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 24994 27402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 24995 27403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 24996 27404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 24997 27405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 24998 27406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 24999 27407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25000 27408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25001 27409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25002 27410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25003 27411 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25004 27412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25005 27413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25006 27414 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25007 27415 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25008 27415 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25009 27417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25010 27417 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25011 27418 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25012 27419 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25013 27419 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25014 27421 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25015 27421 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25016 27422 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25017 27423 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25018 27424 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25019 27424 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25020 27425 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25021 27426 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25022 27426 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25023 27427 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25024 27428 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25025 27429 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25026 27430 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25027 27430 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25028 27431 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25029 27432 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25030 27433 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25031 27435 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25032 27436 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25033 27437 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25034 27438 armv7m.c:144 armv7m_restore_context():  
Debug: 25035 27439 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25036 27440 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25037 27441 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25038 27442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25039 27442 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25040 27443 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25041 27444 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25042 27445 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25043 27446 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25044 27447 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25045 27448 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25046 27449 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25047 27450 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25048 27451 cortex_m.c:548 cortex_m_poll():  
Debug: 25049 27452 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25050 27453 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25051 27455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25052 27456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25053 27457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25054 27458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25055 27459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25056 27460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25057 27461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25058 27462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25059 27463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25060 27465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25061 27467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25062 27468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25063 27477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25064 27480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25065 27482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25066 27483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25067 27484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25068 27485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25069 27487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25070 27488 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25071 27489 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25072 27491 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25073 27492 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25074 27494 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25075 27495 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25077 27500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25078 27501 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25079 27502 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25080 27502 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25081 27504 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25082 27505 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25083 27506 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25084 27507 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25085 27508 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25086 27508 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25087 27509 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25088 27510 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25089 27510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25090 27511 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25091 27512 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25092 27513 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b5 00b5d8b6 size 4
Debug: 25093 27514 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25094 27514 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25095 27515 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25096 27516 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25097 27516 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25098 27518 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25099 27519 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25100 27520 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25101 27521 armv7m.c:144 armv7m_restore_context():  
Debug: 25102 27521 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25103 27523 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25104 27524 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25105 27525 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25106 27525 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25107 27526 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25108 27527 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25109 27528 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25110 27529 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25111 27530 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25112 27531 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25113 27531 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25114 27532 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25115 27533 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25116 27548 cortex_m.c:548 cortex_m_poll():  
Debug: 25117 27548 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25118 27550 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25119 27552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25120 27553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25121 27554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25122 27555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25123 27556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25124 27557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25125 27558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25126 27560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25127 27561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25128 27562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25129 27563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25130 27564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25131 27565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25132 27566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25133 27567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25134 27568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25135 27569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25136 27570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25137 27571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25138 27573 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25139 27574 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25140 27575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25141 27576 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25142 27576 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25143 27577 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25144 27578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25145 27579 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25146 27580 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25147 27580 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25148 27581 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25149 27582 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25150 27583 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25151 27584 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25152 27584 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25153 27585 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25154 27586 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 25155 27587 psoc4.c:721 psoc4_write(): Downloaded 23168 of 32695 bytes
Debug: 25156 27587 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25157 27588 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25158 27589 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25159 27589 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25160 27590 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25161 27591 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25162 27592 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25163 27593 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25164 27593 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25165 27594 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25166 27595 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25167 27597 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25168 27598 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25169 27599 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25170 27600 armv7m.c:144 armv7m_restore_context():  
Debug: 25171 27601 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25172 27602 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25173 27603 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25174 27604 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25175 27605 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25176 27606 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25177 27607 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25178 27608 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25179 27608 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25180 27609 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25181 27610 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25182 27611 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25183 27612 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25184 27613 cortex_m.c:548 cortex_m_poll():  
Debug: 25185 27613 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25186 27616 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25187 27617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25188 27618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25189 27619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25190 27620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25191 27621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25192 27622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25193 27623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25194 27624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25195 27625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25196 27627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25197 27628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25198 27629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25199 27630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25200 27632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25201 27633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25202 27634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25203 27635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25204 27636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25205 27637 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25206 27638 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25207 27640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25208 27641 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25209 27642 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25210 27642 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25211 27643 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25212 27644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25213 27645 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25214 27646 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25215 27646 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25216 27647 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25217 27648 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25218 27649 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25219 27650 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25220 27651 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25221 27651 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25222 27652 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25223 27653 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25224 27653 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25225 27654 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25226 27655 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25227 27656 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b6 00b6d8b6 size 4
Debug: 25228 27656 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25229 27657 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25230 27658 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25231 27659 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25232 27659 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25233 27661 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25234 27662 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25235 27663 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25236 27664 armv7m.c:144 armv7m_restore_context():  
Debug: 25237 27665 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25238 27666 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25239 27667 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25240 27668 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25241 27669 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25242 27670 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25243 27670 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25244 27671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25245 27672 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25246 27673 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25247 27674 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25248 27675 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25249 27676 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25250 27677 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25251 27691 cortex_m.c:548 cortex_m_poll():  
Debug: 25252 27692 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25253 27694 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25254 27695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25255 27696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25256 27698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25257 27699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25258 27700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25259 27701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25260 27702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25261 27704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25262 27705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25263 27706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25264 27707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25265 27708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25266 27709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25267 27710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25268 27711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25269 27712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25270 27713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25271 27714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25272 27715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25273 27716 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25274 27717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25275 27718 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25276 27719 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25277 27720 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25278 27721 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25279 27722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25280 27723 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25281 27723 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25282 27724 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25283 27725 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25284 27726 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25285 27727 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25286 27728 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25287 27728 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25288 27729 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25289 27730 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25290 27730 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25291 27731 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25292 27732 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25293 27733 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25294 27733 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25295 27734 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25296 27735 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25297 27736 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25298 27737 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25299 27737 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25300 27738 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25301 27740 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25302 27741 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25303 27743 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25304 27743 armv7m.c:144 armv7m_restore_context():  
Debug: 25305 27744 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25306 27745 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25307 27746 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25308 27747 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25309 27748 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25310 27749 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25311 27750 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25312 27751 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25313 27752 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25314 27753 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25315 27754 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25316 27754 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25317 27755 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25318 27756 cortex_m.c:548 cortex_m_poll():  
Debug: 25319 27757 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25320 27759 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25321 27760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25322 27761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25323 27762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25324 27763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25325 27764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25326 27765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25327 27766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25328 27768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25329 27769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25330 27770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25331 27771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25332 27772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25333 27773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25334 27774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25335 27775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25336 27776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25337 27777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25338 27778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25339 27779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25340 27780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25341 27781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25342 27782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25343 27783 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25344 27784 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25345 27785 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25346 27786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25347 27787 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25348 27787 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25349 27788 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25350 27789 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25351 27790 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25352 27791 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25353 27791 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25354 27792 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25355 27793 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25356 27794 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25357 27794 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25358 27795 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25359 27796 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25360 27796 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25361 27798 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b7 00b7d8b6 size 4
Debug: 25362 27799 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25363 27799 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25364 27800 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25365 27801 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25366 27802 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25367 27803 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25368 27804 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25369 27805 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25370 27805 armv7m.c:144 armv7m_restore_context():  
Debug: 25371 27806 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25372 27807 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25373 27808 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25374 27809 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25375 27810 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25376 27811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25377 27812 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25378 27813 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25379 27813 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25380 27814 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25381 27815 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25382 27816 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25383 27817 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25384 27818 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25385 27832 cortex_m.c:548 cortex_m_poll():  
Debug: 25386 27833 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25387 27835 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25388 27836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25389 27837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25390 27838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25391 27839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25392 27840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25393 27841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25394 27842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25395 27843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25396 27844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25397 27845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25398 27846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25399 27847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25400 27848 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25401 27849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25402 27850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25403 27851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25404 27853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25405 27854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25406 27855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25407 27856 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25408 27857 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25409 27858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25410 27859 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25411 27860 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25412 27861 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25413 27862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25414 27863 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25415 27864 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25416 27864 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25417 27865 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25418 27866 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25419 27867 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25420 27867 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25421 27868 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25422 27869 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25423 27870 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25424 27870 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25425 27871 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25426 27872 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25427 27872 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25428 27873 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25429 27874 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25430 27875 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25431 27876 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25432 27876 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25433 27877 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25434 27878 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25435 27880 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25436 27881 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25437 27882 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25438 27883 armv7m.c:144 armv7m_restore_context():  
Debug: 25439 27883 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25440 27885 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25441 27885 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25442 27886 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25443 27887 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25444 27888 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25445 27889 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25446 27890 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25447 27891 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25448 27892 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25449 27893 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25450 27893 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25451 27894 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25452 27895 cortex_m.c:548 cortex_m_poll():  
Debug: 25453 27896 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25454 27897 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25455 27899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25456 27900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25457 27901 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25458 27902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25459 27903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25460 27904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25461 27905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25462 27906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25463 27907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25464 27908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25465 27909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25466 27910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25467 27911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25468 27912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25469 27913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25470 27914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25471 27916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25472 27917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25473 27918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25474 27919 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25475 27920 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25476 27921 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25477 27922 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25478 27922 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25479 27923 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25480 27924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25481 27925 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25482 27926 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25483 27926 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25484 27927 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25485 27928 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25486 27929 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25487 27930 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25488 27930 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25489 27931 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25490 27932 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25491 27932 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25492 27933 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25493 27934 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25494 27935 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25495 27936 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b8 00b8d8b6 size 4
Debug: 25496 27936 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25497 27937 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25498 27938 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25499 27938 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25500 27939 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25501 27940 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25502 27941 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25503 27942 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25504 27943 armv7m.c:144 armv7m_restore_context():  
Debug: 25505 27944 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25506 27945 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25507 27946 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25508 27947 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25509 27947 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25510 27948 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25511 27949 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25512 27950 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25513 27951 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25514 27952 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25515 27953 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25516 27953 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25517 27954 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25518 27955 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25519 27970 cortex_m.c:548 cortex_m_poll():  
Debug: 25520 27970 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25521 27972 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25522 27973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25523 27974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25524 27975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25525 27976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25526 27978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25527 27979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25528 27980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25529 27981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25530 27982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25531 27983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25532 27984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25533 27985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25534 27986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25535 27987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25536 27988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25537 27989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25538 27990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25539 27991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25540 27992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25541 27993 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25542 27994 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25543 27995 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25544 27997 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25545 27997 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25546 27998 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25547 27999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25548 28000 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25549 28001 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25550 28001 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25551 28002 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25552 28003 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25553 28004 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25554 28005 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25555 28005 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25556 28006 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25557 28007 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25558 28007 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25559 28008 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25560 28009 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25561 28009 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25562 28010 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25563 28011 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25564 28012 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25565 28013 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25566 28013 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25567 28014 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25568 28015 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25569 28017 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25570 28018 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25571 28019 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25572 28020 armv7m.c:144 armv7m_restore_context():  
Debug: 25573 28021 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25574 28022 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25575 28023 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25576 28024 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25577 28025 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25578 28026 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25579 28026 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25580 28027 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25581 28028 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25582 28029 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25583 28030 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25584 28031 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25585 28032 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25586 28033 cortex_m.c:548 cortex_m_poll():  
Debug: 25587 28033 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25588 28035 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25589 28037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25590 28038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25591 28039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25592 28040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25593 28041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25594 28042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25595 28043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25596 28044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25597 28045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25598 28046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25599 28047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25600 28049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25601 28050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25602 28051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25603 28052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25604 28053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25605 28054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25606 28055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25607 28056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25608 28057 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25609 28058 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25610 28059 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25611 28060 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25612 28061 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25613 28062 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25614 28063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25615 28064 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25616 28064 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25617 28065 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25618 28066 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25619 28067 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25620 28068 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25621 28068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25622 28069 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25623 28070 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25624 28071 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25625 28071 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25626 28072 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25627 28073 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25628 28073 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25629 28074 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00b9 00b9d8b6 size 4
Debug: 25630 28075 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25631 28076 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25632 28077 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25633 28077 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25634 28078 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25635 28079 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25636 28080 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25637 28081 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25638 28082 armv7m.c:144 armv7m_restore_context():  
Debug: 25639 28083 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25640 28084 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25641 28085 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25642 28086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25643 28087 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25645 28088 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25646 28089 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25647 28090 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25648 28091 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25649 28092 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25650 28093 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25651 28095 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25652 28095 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25653 28096 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25654 28110 cortex_m.c:548 cortex_m_poll():  
Debug: 25655 28111 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25656 28113 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25657 28114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25658 28115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25659 28116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25660 28117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25661 28119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25662 28120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25663 28121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25664 28122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25665 28123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25666 28124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25667 28125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25668 28126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25669 28127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25670 28128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25671 28129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25672 28130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25673 28131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25674 28132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25675 28133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25676 28134 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25677 28135 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25678 28136 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25679 28137 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25680 28138 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25681 28139 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25682 28140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25683 28141 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25684 28142 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25685 28142 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25686 28143 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25687 28144 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25688 28145 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25689 28146 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25690 28146 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25691 28147 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25692 28148 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 25693 28149 psoc4.c:721 psoc4_write(): Downloaded 23680 of 32695 bytes
Debug: 25694 28150 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25695 28150 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25696 28151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25697 28152 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25698 28152 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25699 28153 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25700 28154 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25701 28155 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25702 28156 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25703 28156 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25704 28157 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25705 28160 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25706 28161 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25707 28162 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25708 28162 armv7m.c:144 armv7m_restore_context():  
Debug: 25709 28163 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25710 28164 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25711 28165 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25712 28166 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25713 28167 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25714 28168 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25715 28169 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25716 28170 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25717 28171 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25718 28172 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25719 28173 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25720 28173 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25721 28174 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25722 28175 cortex_m.c:548 cortex_m_poll():  
Debug: 25723 28176 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25724 28178 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25725 28179 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25726 28180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25727 28181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25728 28182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25729 28183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25730 28184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25731 28185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25732 28186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25733 28187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25734 28188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25735 28189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25736 28190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25737 28191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25738 28193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25739 28194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25740 28195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25741 28196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25742 28198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25743 28200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25744 28201 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25745 28202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25746 28203 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25747 28204 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25748 28205 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25749 28206 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25750 28207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25751 28207 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25752 28208 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25753 28209 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25754 28210 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25755 28211 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25756 28211 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25757 28212 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25758 28213 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25759 28213 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25760 28214 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25761 28215 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25762 28216 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25763 28217 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25764 28218 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25765 28219 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ba 00bad8b6 size 4
Debug: 25766 28219 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25767 28220 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25768 28221 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25769 28221 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25770 28222 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25771 28223 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25772 28224 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25773 28225 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25774 28226 armv7m.c:144 armv7m_restore_context():  
Debug: 25775 28226 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25776 28228 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25777 28229 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25778 28230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25779 28230 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25780 28231 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25781 28232 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25782 28233 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25783 28234 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25784 28235 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25785 28236 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25786 28237 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25787 28238 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25788 28239 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25789 28253 cortex_m.c:548 cortex_m_poll():  
Debug: 25790 28254 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25791 28256 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25792 28258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25793 28259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25794 28260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25795 28261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25796 28262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25797 28263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25798 28264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25799 28266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25800 28267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25801 28268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25802 28269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25803 28270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25804 28271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25805 28273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25806 28274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25807 28275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25808 28276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25809 28277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25810 28278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25811 28279 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25812 28280 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25813 28281 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25814 28282 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25815 28283 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25816 28284 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25817 28285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25818 28286 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25819 28286 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25820 28287 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25821 28288 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25822 28289 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25823 28290 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25824 28290 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25825 28291 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25826 28292 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25827 28292 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25828 28293 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25829 28294 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25830 28294 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25831 28295 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25832 28296 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25833 28297 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25834 28298 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25835 28298 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25836 28299 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25837 28300 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25838 28301 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25839 28303 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25840 28304 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25841 28305 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25842 28306 armv7m.c:144 armv7m_restore_context():  
Debug: 25843 28307 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25844 28308 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25845 28309 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25846 28310 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25847 28311 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25848 28312 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25849 28313 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25850 28314 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25851 28314 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25852 28315 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25853 28316 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25854 28317 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25855 28318 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25856 28319 cortex_m.c:548 cortex_m_poll():  
Debug: 25857 28319 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25858 28321 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25859 28322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25860 28323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25861 28324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25862 28325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25863 28326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25864 28327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25865 28328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25866 28329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25867 28330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25868 28331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25869 28333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25870 28334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25871 28335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25872 28336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25873 28337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25874 28338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25875 28339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25876 28340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25877 28341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25878 28342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25879 28343 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25880 28344 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25881 28345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25882 28346 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25883 28346 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25884 28347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25885 28348 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25886 28349 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25887 28350 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25888 28350 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25889 28352 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25890 28352 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 25891 28353 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25892 28354 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25893 28354 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25894 28355 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25895 28356 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25896 28357 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25897 28357 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25898 28358 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25899 28359 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bb 00bbd8b6 size 4
Debug: 25900 28360 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 25901 28360 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25902 28361 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 25903 28362 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 25904 28363 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 25905 28364 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25906 28365 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 25907 28366 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25908 28366 armv7m.c:144 armv7m_restore_context():  
Debug: 25909 28367 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25910 28368 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25911 28369 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25912 28370 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25913 28371 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25914 28372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25915 28373 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25916 28374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25917 28374 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25918 28375 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25919 28376 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25920 28377 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25921 28378 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25922 28379 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 25923 28393 cortex_m.c:548 cortex_m_poll():  
Debug: 25924 28394 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25925 28396 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25926 28397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25927 28398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25928 28400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25929 28401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25930 28402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25931 28403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25932 28404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 25933 28405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 25934 28406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 25935 28407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 25936 28408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 25937 28409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 25938 28410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 25939 28411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 25940 28412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 25941 28413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25942 28414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 25943 28415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 25944 28416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 25945 28417 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 25946 28418 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 25947 28419 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 25948 28420 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 25949 28421 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 25950 28421 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 25951 28422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 25952 28423 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 25953 28424 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 25954 28425 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 25955 28425 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 25956 28427 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 25957 28427 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 25958 28428 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25959 28429 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25960 28429 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 25961 28430 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 25962 28431 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 25963 28432 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 25964 28432 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25965 28433 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 25966 28434 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 25967 28435 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 25968 28435 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 25969 28436 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 25970 28437 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 25971 28437 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 25972 28438 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 25973 28441 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 25974 28442 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 25975 28443 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 25976 28443 armv7m.c:144 armv7m_restore_context():  
Debug: 25977 28444 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 25978 28445 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 25979 28446 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 25980 28447 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 25981 28448 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 25982 28449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 25983 28450 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 25984 28451 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 25985 28451 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 25986 28452 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 25987 28453 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 25988 28454 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 25989 28455 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 25990 28456 cortex_m.c:548 cortex_m_poll():  
Debug: 25991 28457 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 25992 28458 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 25993 28460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 25994 28461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 25995 28462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 25996 28463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 25997 28464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 25998 28465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 25999 28466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26000 28467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26001 28468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26002 28469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26003 28470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26004 28471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26005 28472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26006 28473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26007 28474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26008 28475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26009 28476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26010 28477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26011 28478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26012 28479 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26013 28480 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26014 28482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26015 28483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26016 28484 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26017 28484 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26018 28485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26019 28486 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26020 28487 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26021 28488 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26022 28488 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26023 28489 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26024 28490 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26025 28491 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26026 28492 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26027 28492 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26028 28493 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26029 28494 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26030 28495 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26031 28495 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26032 28496 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26033 28497 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bc 00bcd8b6 size 4
Debug: 26034 28498 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26035 28498 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26036 28499 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26037 28500 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26038 28501 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26039 28502 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26040 28503 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26041 28504 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26042 28505 armv7m.c:144 armv7m_restore_context():  
Debug: 26043 28505 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26044 28507 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26045 28508 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26046 28509 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26047 28509 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26048 28510 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26049 28511 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26050 28512 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26051 28513 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26052 28514 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26053 28515 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26054 28516 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26055 28516 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26056 28517 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26057 28532 cortex_m.c:548 cortex_m_poll():  
Debug: 26058 28532 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26059 28534 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26060 28535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26061 28537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26062 28538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26063 28539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26064 28540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26065 28541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26066 28542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26067 28543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26068 28544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26069 28545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26070 28546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26071 28547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26072 28548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26073 28549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26074 28550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26075 28551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26076 28552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26077 28553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26078 28554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26079 28555 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26080 28556 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26081 28557 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26082 28558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26083 28559 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26084 28560 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26085 28561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26086 28561 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26087 28562 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26088 28563 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26089 28564 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26090 28565 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26091 28565 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26092 28566 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26093 28567 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26094 28568 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26095 28568 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26096 28569 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26097 28570 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26098 28571 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26099 28571 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26100 28572 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26101 28573 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26102 28574 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26103 28574 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26104 28575 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26105 28576 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26106 28576 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26107 28579 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26108 28580 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26109 28581 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26110 28582 armv7m.c:144 armv7m_restore_context():  
Debug: 26111 28582 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26112 28584 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26113 28585 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26114 28586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26115 28586 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26116 28587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26117 28588 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26118 28589 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26119 28590 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26120 28591 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26121 28592 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26122 28592 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26123 28593 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26124 28594 cortex_m.c:548 cortex_m_poll():  
Debug: 26125 28595 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26126 28597 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26127 28598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26128 28599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26129 28600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26130 28601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26131 28602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26132 28604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26133 28605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26134 28606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26135 28607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26136 28608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26137 28609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26138 28610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26139 28611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26140 28612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26141 28613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26142 28614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26143 28615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26144 28616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26145 28617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26146 28618 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26147 28619 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26148 28620 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26149 28621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26150 28622 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26151 28622 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26152 28623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26153 28624 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26154 28625 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26155 28626 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26156 28626 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26157 28627 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26158 28628 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26159 28629 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26160 28630 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26161 28630 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26162 28631 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26163 28632 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26164 28632 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26165 28633 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26166 28634 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26167 28635 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bd 00bdd8b6 size 4
Debug: 26168 28636 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26169 28636 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26170 28637 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26171 28638 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26172 28638 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26173 28640 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26174 28641 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26175 28642 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26176 28643 armv7m.c:144 armv7m_restore_context():  
Debug: 26177 28643 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26178 28645 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26179 28646 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26180 28647 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26181 28647 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26182 28649 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26183 28649 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26184 28650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26185 28651 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26187 28652 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26188 28653 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26189 28654 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26190 28655 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26191 28656 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26192 28670 cortex_m.c:548 cortex_m_poll():  
Debug: 26193 28671 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26194 28672 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26195 28674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26196 28675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26197 28676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26198 28677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26199 28679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26200 28680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26201 28688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26202 28689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26203 28691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26204 28692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26205 28693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26206 28694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26207 28695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26208 28696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26209 28697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26210 28700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26211 28701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26212 28702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26213 28703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26214 28704 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26215 28706 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26216 28707 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26217 28709 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26218 28709 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26219 28710 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26220 28711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26221 28712 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26222 28712 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26223 28713 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26224 28714 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26225 28715 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26226 28716 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26227 28717 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26228 28718 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26229 28719 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26230 28719 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 26231 28720 psoc4.c:721 psoc4_write(): Downloaded 24192 of 32695 bytes
Debug: 26232 28721 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26233 28721 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26234 28722 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26235 28723 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26236 28724 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26237 28725 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26238 28725 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26239 28726 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26240 28727 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26241 28727 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26242 28728 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26243 28731 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26244 28732 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26245 28733 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26246 28733 armv7m.c:144 armv7m_restore_context():  
Debug: 26247 28734 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26248 28736 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26249 28736 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26250 28737 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26251 28738 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26252 28739 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26253 28740 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26254 28741 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26255 28742 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26256 28743 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26257 28744 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26258 28744 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26259 28745 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26260 28746 cortex_m.c:548 cortex_m_poll():  
Debug: 26261 28747 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26262 28749 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26263 28751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26264 28752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26265 28753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26266 28754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26267 28755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26268 28756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26269 28757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26270 28759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26271 28760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26272 28761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26273 28762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26274 28763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26275 28764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26276 28765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26277 28766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26278 28767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26279 28769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26280 28770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26281 28771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26282 28772 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26283 28773 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26284 28774 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26285 28775 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26286 28775 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26287 28776 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26288 28777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26289 28778 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26290 28779 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26291 28779 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26292 28780 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26293 28781 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26294 28782 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26295 28783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26296 28784 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26297 28785 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26298 28786 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26299 28786 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26300 28787 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26301 28788 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26302 28789 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26303 28790 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00be 00bed8b6 size 4
Debug: 26304 28790 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26305 28791 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26306 28792 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26307 28793 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26308 28793 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26309 28794 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26310 28795 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26311 28797 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26312 28797 armv7m.c:144 armv7m_restore_context():  
Debug: 26313 28798 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26314 28801 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26315 28802 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26316 28803 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26317 28803 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26318 28804 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26319 28805 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26320 28806 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26321 28807 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26322 28808 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26323 29064 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26324 29065 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26325 29065 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26326 29066 cortex_m.c:548 cortex_m_poll():  
Debug: 26327 29067 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26328 29069 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26329 29070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26330 29072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26331 29073 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26332 29074 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26333 29075 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26334 29076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26335 29077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26336 29078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26337 29079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26338 29080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26339 29081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26340 29082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26341 29083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26342 29085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26343 29086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26344 29087 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26345 29088 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26346 29089 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26347 29090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26348 29091 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26349 29092 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26350 29093 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26351 29094 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26352 29094 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26353 29095 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26354 29096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26355 29097 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26356 29098 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26357 29098 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26358 29099 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26359 29100 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26360 29101 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26361 29102 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26362 29103 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26363 29103 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26364 29104 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26365 29105 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26366 29105 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26367 29106 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26368 29107 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26369 29108 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26370 29109 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26371 29109 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26372 29110 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26373 29111 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26374 29111 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26375 29112 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26376 29115 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26377 29116 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26378 29117 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26379 29118 armv7m.c:144 armv7m_restore_context():  
Debug: 26380 29119 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26381 29120 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26382 29121 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26383 29122 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26384 29122 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26385 29123 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26386 29124 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26387 29125 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26388 29126 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26389 29127 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26390 29128 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26391 29129 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26392 29129 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26393 29130 cortex_m.c:548 cortex_m_poll():  
Debug: 26394 29131 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26395 29133 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26396 29134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26397 29135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26398 29136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26399 29137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26400 29138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26401 29139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26402 29141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26403 29142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26404 29143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26405 29144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26406 29145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26407 29146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26408 29147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26409 29148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26410 29149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26411 29150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26412 29151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26413 29152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26414 29153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26415 29154 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26416 29155 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26417 29157 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26418 29158 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26419 29158 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26420 29159 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26421 29160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26422 29161 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26423 29162 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26424 29163 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26425 29164 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26426 29166 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26427 29167 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26428 29168 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26429 29169 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26430 29170 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26431 29171 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26432 29172 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26433 29172 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26434 29173 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26435 29174 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26436 29176 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00bf 00bfd8b6 size 4
Debug: 26437 29177 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26438 29185 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26439 29186 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26440 29187 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26441 29188 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26442 29190 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26443 29191 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26444 29192 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26445 29200 armv7m.c:144 armv7m_restore_context():  
Debug: 26446 29202 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26447 29203 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26448 29204 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26449 29205 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26450 29206 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26451 29207 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26452 29208 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26453 29209 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26454 29210 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26455 29211 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26456 29212 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26457 29213 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26458 29214 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26459 29215 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26461 29229 cortex_m.c:548 cortex_m_poll():  
Debug: 26462 29230 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26463 29232 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26464 29234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26465 29235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26466 29236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26467 29237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26468 29238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26469 29240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26470 29241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26471 29242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26472 29243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26473 29244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26474 29245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26475 29246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26476 29247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26477 29248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26478 29249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26479 29250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26480 29252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26481 29253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26482 29254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26483 29255 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26484 29256 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26485 29258 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26486 29259 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26487 29259 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26488 29260 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26489 29261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26490 29262 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26491 29263 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26492 29263 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26493 29264 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26494 29265 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26495 29266 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26496 29267 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26497 29268 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26498 29268 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26499 29269 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 26500 29270 psoc4.c:721 psoc4_write(): Downloaded 24448 of 32695 bytes
Debug: 26501 29271 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26502 29271 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26503 29272 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26504 29273 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26505 29274 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26506 29275 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26507 29275 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26508 29276 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26509 29277 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26510 29277 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26511 29278 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26512 29281 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26513 29282 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26514 29283 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26515 29284 armv7m.c:144 armv7m_restore_context():  
Debug: 26516 29284 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26517 29286 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26518 29286 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26519 29287 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26520 29288 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26521 29289 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26522 29290 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26523 29291 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26524 29291 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26525 29292 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26526 29293 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26527 29294 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26528 29295 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26529 29296 cortex_m.c:548 cortex_m_poll():  
Debug: 26530 29297 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26531 29299 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26532 29301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26533 29302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26534 29303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26535 29305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26536 29306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26537 29307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26538 29308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26539 29309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26540 29310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26541 29311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26542 29312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26543 29313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26544 29314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26545 29315 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26546 29316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26547 29317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26548 29318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26549 29319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26550 29321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26551 29322 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26552 29323 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26553 29324 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26554 29325 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26555 29326 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26556 29326 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26557 29327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26558 29328 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26559 29329 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26560 29330 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26561 29330 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26562 29331 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26563 29332 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26564 29333 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26565 29334 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26566 29334 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26567 29335 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26568 29336 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26569 29337 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26570 29337 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26571 29338 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26572 29339 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c0 00c0d8b6 size 4
Debug: 26573 29340 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26574 29341 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26575 29341 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26576 29342 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26577 29343 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26578 29344 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26579 29345 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26580 29346 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26581 29347 armv7m.c:144 armv7m_restore_context():  
Debug: 26582 29347 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26583 29349 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26584 29350 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26585 29351 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26586 29352 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26587 29353 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26588 29354 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26589 29355 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26590 29356 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26591 29357 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26592 29358 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26593 29359 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26594 29359 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26595 29361 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26596 29375 cortex_m.c:548 cortex_m_poll():  
Debug: 26597 29376 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26598 29377 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26599 29379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26600 29380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26601 29381 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26602 29382 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26603 29383 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26604 29384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26605 29385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26606 29386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26607 29387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26608 29388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26609 29389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26610 29390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26611 29391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26612 29392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26613 29393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26614 29394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26615 29395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26616 29397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26617 29398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26618 29399 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26619 29400 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26620 29401 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26621 29402 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26622 29403 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26623 29404 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26624 29405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26625 29406 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26626 29406 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26627 29407 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26628 29408 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26629 29409 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26630 29410 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26631 29410 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26632 29411 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26633 29412 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26634 29413 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26635 29413 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26636 29414 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26637 29415 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26638 29415 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26639 29417 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26640 29418 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26641 29418 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26642 29419 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26643 29420 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26644 29421 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26645 29421 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26646 29424 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26647 29425 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26648 29426 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26649 29426 armv7m.c:144 armv7m_restore_context():  
Debug: 26650 29427 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26651 29428 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26652 29429 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26653 29430 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26654 29431 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26655 29432 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26656 29433 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26657 29434 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26658 29434 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26659 29435 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26660 29436 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26661 29437 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26662 29441 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26663 29442 cortex_m.c:548 cortex_m_poll():  
Debug: 26664 29443 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26665 29444 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26666 29446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26667 29447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26668 29448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26669 29449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26670 29450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26671 29451 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26672 29452 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26673 29453 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26674 29455 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26675 29456 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26676 29457 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26677 29458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26678 29459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26679 29460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26680 29461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26681 29462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26682 29463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26683 29464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26684 29465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26685 29466 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26686 29468 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26687 29469 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26688 29470 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26689 29471 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26690 29471 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26691 29472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26692 29473 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26693 29474 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26694 29475 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26695 29475 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26696 29476 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26697 29477 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26698 29478 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26699 29558 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26700 29559 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26701 29560 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26702 29560 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26703 29561 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26704 29562 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26705 29562 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26706 29563 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c1 00c1d8b6 size 4
Debug: 26707 29564 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26708 29565 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26709 29566 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26710 29567 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26711 29567 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26712 29569 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26713 29570 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26714 29571 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26715 29571 armv7m.c:144 armv7m_restore_context():  
Debug: 26716 29572 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26717 29573 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26718 29574 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26719 29575 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26720 29576 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26721 29577 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26722 29578 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26723 29579 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26724 29579 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26725 29581 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26726 29582 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26727 29583 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26728 29584 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26729 29585 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26730 29599 cortex_m.c:548 cortex_m_poll():  
Debug: 26731 29600 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26732 29602 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26733 29603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26734 29604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26735 29605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26736 29606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26737 29607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26738 29608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26739 29609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26740 29610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26741 29611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26742 29612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26743 29614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26744 29615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26745 29615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26746 29616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26747 29618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26748 29619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26749 29620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26750 29621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26751 29623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26752 29624 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26753 29625 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26754 29626 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26755 29627 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26756 29627 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26757 29628 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26758 29629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26759 29629 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26760 29630 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26761 29631 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26762 29632 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26763 29633 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26764 29634 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26765 29634 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26766 29635 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26767 29636 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26768 29636 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26769 29637 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26770 29638 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26771 29638 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26772 29639 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26773 29641 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26774 29642 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26775 29643 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26776 29644 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26777 29644 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26778 29645 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26779 29646 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26780 29648 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26781 29649 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26782 29650 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26783 29651 armv7m.c:144 armv7m_restore_context():  
Debug: 26784 29652 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26785 29653 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26786 29654 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26787 29655 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26788 29656 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26789 29657 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26790 29657 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26791 29658 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26792 29659 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26793 29660 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26794 29661 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26795 29662 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26796 29662 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26797 29664 cortex_m.c:548 cortex_m_poll():  
Debug: 26798 29664 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26799 29666 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26800 29667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26801 29668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26802 29670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26803 29671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26804 29672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26805 29673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26806 29674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26807 29675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26808 29676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26809 29677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26810 29678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26811 29679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26812 29680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26813 29681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26814 29682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26815 29683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26816 29684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26817 29685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26818 29686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26819 29687 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26820 29688 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26821 29689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26822 29690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26823 29691 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26824 29692 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26825 29693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26826 29694 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26827 29694 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26828 29695 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26829 29696 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26830 29697 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26831 29698 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26832 29698 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26833 29699 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26834 29700 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26835 29701 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26836 29702 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26837 29703 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26838 29703 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26839 29704 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26840 29705 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c2 00c2d8b6 size 4
Debug: 26841 29706 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26842 29707 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26843 29707 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26844 29708 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26845 29709 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26846 29710 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26847 29711 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26848 29712 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26849 29713 armv7m.c:144 armv7m_restore_context():  
Debug: 26850 29713 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26851 29715 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26852 29716 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26853 29717 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26854 29718 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26855 29719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26856 29719 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26857 29720 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26858 29721 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26859 29722 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26860 29723 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26861 29724 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26862 29725 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26863 29726 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 26864 29740 cortex_m.c:548 cortex_m_poll():  
Debug: 26865 29741 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26866 29742 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26867 29744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26868 29745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26869 29746 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26870 29747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26871 29748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26872 29749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26873 29750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26874 29751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26875 29752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26876 29754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26877 29755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26878 29756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26879 29757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26880 29758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26881 29759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26882 29760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26883 29761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26884 29762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26885 29763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26886 29764 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26887 29765 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26888 29766 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26889 29767 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26890 29768 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26891 29769 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26892 29770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26893 29770 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26894 29771 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26895 29772 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26896 29773 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26898 29774 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26899 29775 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 26900 29776 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26901 29776 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26902 29777 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26903 29778 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 26904 29778 psoc4.c:721 psoc4_write(): Downloaded 24832 of 32695 bytes
Debug: 26905 29779 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 26906 29780 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26907 29781 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26908 29781 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26909 29782 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26910 29784 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 26911 29784 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 26912 29785 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26913 29786 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 26914 29787 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 26915 29787 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 26916 29792 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26917 29793 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 26918 29794 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26919 29795 armv7m.c:144 armv7m_restore_context():  
Debug: 26920 29796 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26921 29797 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26922 29800 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26923 29807 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26924 29808 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26925 29809 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26926 29810 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26927 29811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26928 29812 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26929 29813 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26930 29814 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26931 29815 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26932 29816 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26933 29817 cortex_m.c:548 cortex_m_poll():  
Debug: 26934 29818 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 26935 29820 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 26936 29822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 26937 29823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 26938 29825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 26939 29826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 26940 29827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 26941 29828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 26942 29830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 26943 29831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 26944 29833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 26945 29834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 26946 29835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 26947 29837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 26948 29838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 26949 29839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 26950 29841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 26951 29842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26952 29843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 26953 29844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 26954 29845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 26955 29846 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 26956 29847 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 26957 29849 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 26958 29850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 26959 29851 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 26960 29852 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 26961 29853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 26962 29854 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 26963 29854 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 26964 29855 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 26965 29856 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 26966 29857 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 26967 29858 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 26968 29858 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26969 29859 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26970 29860 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 26971 29860 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 26972 29861 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 26973 29862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26974 29863 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 26975 29863 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 26976 29865 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c3 00c3d8b6 size 4
Debug: 26977 29865 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 26978 29867 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 26979 29867 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 26980 29868 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 26981 29869 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 26982 29870 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 26983 29871 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 26984 29872 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 26985 29873 armv7m.c:144 armv7m_restore_context():  
Debug: 26986 29873 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 26987 29875 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 26988 29876 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 26989 29877 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 26990 29877 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 26991 29878 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 26992 29879 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 26993 29880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 26994 29881 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 26995 29882 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 26996 29883 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 26997 29884 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 26998 29884 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 26999 29885 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27000 29900 cortex_m.c:548 cortex_m_poll():  
Debug: 27001 29901 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27002 29902 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27003 29904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27004 29905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27005 29906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27006 29907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27007 29908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27008 29909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27009 29910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27010 29911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27011 29912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27012 29913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27013 29914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27014 29915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27015 29916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27016 29918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27017 29919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27018 29920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27019 29921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27020 29922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27021 29923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27022 29924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27023 29925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27024 29926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27025 29927 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27026 29928 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27027 29928 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27028 29929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27029 29930 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27030 29931 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27031 29932 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27032 29932 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27033 29934 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27034 29935 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27035 29936 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27036 29936 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27037 29937 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27038 29938 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27039 29938 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27040 29939 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27041 29940 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27042 29940 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27043 29941 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27044 29942 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27045 29943 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27046 29944 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27047 29944 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27048 29945 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27049 29946 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27050 29948 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27051 29949 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27052 29950 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27053 29951 armv7m.c:144 armv7m_restore_context():  
Debug: 27054 29951 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27055 29953 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27056 29954 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27057 29955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27058 29955 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27059 29956 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27060 29957 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27061 29959 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27062 29960 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27063 29961 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27064 29962 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27065 29962 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27066 29963 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27067 29964 cortex_m.c:548 cortex_m_poll():  
Debug: 27068 29965 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27069 29967 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27070 29968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27071 29969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27072 29970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27073 29971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27074 29972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27075 29973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27076 29974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27077 29975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27078 29976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27079 29977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27080 29978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27081 29979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27082 29980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27083 29981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27084 29982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27085 29983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27086 29984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27087 29986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27088 29987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27089 29988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27090 29989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27091 29990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27092 29991 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27093 29992 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27094 29992 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27095 29993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27096 29994 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27097 29995 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27098 29996 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27099 29996 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27100 29997 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27101 29998 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27102 29999 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27103 30000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27104 30000 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27105 30001 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27106 30002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27107 30002 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27108 30003 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27109 30004 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27110 30005 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c4 00c4d8b6 size 4
Debug: 27111 30006 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27112 30007 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27113 30007 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27114 30008 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27115 30009 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27116 30010 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27117 30011 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27118 30012 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27119 30012 armv7m.c:144 armv7m_restore_context():  
Debug: 27120 30013 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27121 30015 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27122 30015 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27123 30016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27124 30017 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27125 30018 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27126 30019 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27127 30020 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27128 30021 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27129 30022 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27130 30023 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27131 30024 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27132 30024 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27133 30025 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27134 30040 cortex_m.c:548 cortex_m_poll():  
Debug: 27135 30041 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27136 30042 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27137 30044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27138 30045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27139 30046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27140 30047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27141 30048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27142 30049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27143 30050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27144 30051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27145 30052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27146 30053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27147 30055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27148 30056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27149 30057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27150 30058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27151 30059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27152 30060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27153 30061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27154 30062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27155 30063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27156 30065 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27157 30066 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27158 30067 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27159 30068 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27160 30069 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27161 30070 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27162 30071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27163 30071 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27164 30072 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27165 30073 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27166 30074 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27167 30075 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27168 30075 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27169 30076 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27170 30077 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27171 30077 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27172 30078 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27173 30079 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27174 30080 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27175 30080 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27176 30081 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27177 30082 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27178 30083 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27179 30084 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27180 30084 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27181 30085 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27182 30086 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27183 30087 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27184 30089 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27185 30090 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27186 30091 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27187 30092 armv7m.c:144 armv7m_restore_context():  
Debug: 27188 30092 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27189 30094 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27190 30094 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27191 30096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27192 30096 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27193 30097 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27194 30098 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27195 30100 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27196 30100 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27197 30101 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27198 30102 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27199 30103 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27200 30104 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27201 30105 cortex_m.c:548 cortex_m_poll():  
Debug: 27202 30106 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27203 30107 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27204 30109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27205 30110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27206 30111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27207 30112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27208 30113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27209 30114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27210 30115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27211 30116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27212 30117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27213 30118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27214 30119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27215 30121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27216 30122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27217 30123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27218 30124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27219 30125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27220 30126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27221 30127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27222 30128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27223 30129 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27224 30130 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27225 30131 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27226 30132 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27227 30133 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27228 30134 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27229 30135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27230 30135 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27231 30136 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27232 30137 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27233 30138 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27234 30139 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27235 30139 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27236 30140 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27237 30141 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27238 30142 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27239 30142 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27240 30143 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27241 30144 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27242 30145 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27243 30146 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27244 30147 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c5 00c5d8b6 size 4
Debug: 27245 30148 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27246 30148 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27247 30149 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27248 30150 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27249 30151 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27250 30152 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27251 30153 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27252 30154 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27253 30154 armv7m.c:144 armv7m_restore_context():  
Debug: 27254 30155 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27255 30157 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27256 30157 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27257 30158 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27258 30159 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27259 30160 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27260 30161 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27261 30162 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27262 30163 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27263 30164 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27264 30165 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27265 30165 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27266 30166 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27267 30167 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27268 30182 cortex_m.c:548 cortex_m_poll():  
Debug: 27269 30183 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27270 30184 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27271 30186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27272 30187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27273 30188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27274 30189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27275 30190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27276 30191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27277 30192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27278 30193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27279 30194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27280 30195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27281 30196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27282 30197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27283 30199 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27284 30200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27285 30201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27286 30202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27287 30204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27288 30205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27289 30206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27290 30207 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27291 30208 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27292 30209 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27293 30210 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27294 30211 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27295 30212 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27296 30213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27297 30213 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27298 30214 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27299 30215 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27300 30216 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27301 30217 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27302 30218 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27303 30218 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27304 30219 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27305 30220 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27306 30221 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27307 30221 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27308 30222 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27309 30223 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27310 30223 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27311 30224 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27312 30225 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27313 30226 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27314 30227 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27315 30227 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27316 30228 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27317 30229 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27318 30231 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27319 30232 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27320 30234 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27321 30234 armv7m.c:144 armv7m_restore_context():  
Debug: 27322 30235 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27323 30237 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27324 30237 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27325 30238 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27326 30239 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27327 30240 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27328 30241 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27329 30242 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27330 30243 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27331 30244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27332 30245 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27333 30245 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27334 30246 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27335 30247 cortex_m.c:548 cortex_m_poll():  
Debug: 27336 30248 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27337 30249 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27338 30251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27339 30252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27340 30253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27341 30254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27342 30255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27343 30257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27344 30258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27345 30259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27346 30260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27347 30261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27348 30262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27349 30263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27350 30264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27351 30265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27352 30266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27353 30267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27354 30268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27355 30270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27356 30271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27357 30272 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27358 30273 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27359 30274 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27360 30275 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27361 30275 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27362 30276 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27363 30277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27364 30278 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27365 30279 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27366 30279 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27367 30280 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27369 30281 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27370 30282 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27371 30283 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27372 30284 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27373 30284 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27374 30285 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27375 30286 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27376 30287 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27377 30287 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27378 30288 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27379 30289 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c6 00c6d8b6 size 4
Debug: 27380 30290 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27381 30291 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27382 30291 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27383 30292 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27384 30293 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27385 30294 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27386 30295 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27387 30296 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27388 30296 armv7m.c:144 armv7m_restore_context():  
Debug: 27389 30297 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27390 30299 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27391 30300 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27392 30301 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27393 30302 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27394 30303 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27395 30304 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27396 30305 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27397 30306 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27398 30307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27399 30308 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27400 30309 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27401 30310 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27402 30311 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27403 30325 cortex_m.c:548 cortex_m_poll():  
Debug: 27404 30326 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27405 30327 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27406 30329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27407 30330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27408 30331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27409 30332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27410 30333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27411 30334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27412 30335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27413 30336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27414 30338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27415 30339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27416 30340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27417 30341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27418 30342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27419 30343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27420 30344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27421 30345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27422 30346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27423 30347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27424 30348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27425 30349 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27426 30350 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27427 30351 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27428 30352 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27429 30353 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27430 30354 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27431 30355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27432 30355 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27433 30356 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27434 30357 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27435 30358 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27436 30359 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27437 30359 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27438 30360 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27439 30361 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27440 30361 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27441 30362 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 27442 30363 psoc4.c:721 psoc4_write(): Downloaded 25344 of 32695 bytes
Debug: 27443 30364 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27444 30364 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27445 30365 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27446 30366 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27447 30367 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27448 30368 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27449 30369 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27450 30369 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27451 30370 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27452 30371 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27453 30372 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27454 30374 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27455 30375 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27456 30377 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27457 30378 armv7m.c:144 armv7m_restore_context():  
Debug: 27458 30379 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27459 30380 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27460 30382 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27461 30383 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27462 30384 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27463 30385 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27464 30386 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27465 30387 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27466 30388 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27467 30389 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27468 30390 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27469 30391 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27470 30392 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27471 30393 cortex_m.c:548 cortex_m_poll():  
Debug: 27472 30394 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27473 30396 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27474 30397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27475 30398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27476 30400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27477 30401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27478 30402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27479 30403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27480 30404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27481 30405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27482 30406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27483 30407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27484 30408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27485 30409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27486 30411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27487 30412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27488 30413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27489 30414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27490 30415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27491 30417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27492 30418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27493 30419 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27494 30420 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27495 30421 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27496 30422 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27497 30423 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27498 30423 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27499 30424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27500 30425 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27501 30426 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27502 30427 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27503 30428 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27504 30429 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27505 30430 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27506 30431 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27507 30432 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27508 30433 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27509 30434 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27510 30434 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27511 30435 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27512 30436 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27513 30437 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27514 30438 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c7 00c7d8b6 size 4
Debug: 27515 30439 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27516 30440 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27517 30441 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27518 30442 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27519 30442 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27520 30443 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27521 30444 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27522 30445 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27523 30446 armv7m.c:144 armv7m_restore_context():  
Debug: 27524 30447 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27525 30448 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27526 30449 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27527 30450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27528 30451 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27529 30452 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27530 30452 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27531 30453 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27532 30454 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27533 30455 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27534 30456 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27535 30457 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27536 30458 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27537 30459 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27538 30473 cortex_m.c:548 cortex_m_poll():  
Debug: 27539 30474 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27540 30475 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27541 30477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27542 30478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27543 30479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27544 30480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27545 30481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27546 30482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27547 30483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27548 30485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27549 30486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27550 30487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27551 30488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27552 30489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27553 30490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27554 30491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27555 30492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27556 30494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27557 30495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27558 30496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27559 30497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27560 30498 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27561 30499 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27562 30500 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27563 30501 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27564 30502 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27565 30503 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27566 30504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27567 30505 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27568 30505 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27569 30506 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27570 30507 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27571 30508 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27572 30509 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27573 30510 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27574 30510 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27575 30511 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27576 30512 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27577 30512 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27578 30513 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27579 30514 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27580 30515 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27581 30515 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27582 30516 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27583 30517 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27584 30518 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27585 30519 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27586 30519 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27587 30520 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27588 30522 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27589 30523 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27590 30524 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27591 30525 armv7m.c:144 armv7m_restore_context():  
Debug: 27592 30526 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27593 30527 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27594 30528 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27595 30529 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27596 30530 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27597 30531 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27598 30532 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27599 30533 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27600 30533 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27601 30534 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27602 30535 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27603 30536 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27604 30537 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27605 30538 cortex_m.c:548 cortex_m_poll():  
Debug: 27606 30538 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27607 30540 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27608 30542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27609 30543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27610 30544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27611 30545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27612 30546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27613 30547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27614 30548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27615 30549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27616 30550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27617 30551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27618 30552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27619 30553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27620 30554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27621 30555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27622 30556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27623 30557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27624 30558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27625 30559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27626 30560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27627 30562 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27628 30563 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27629 30564 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27630 30565 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27631 30565 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27632 30566 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27633 30567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27634 30568 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27635 30569 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27636 30569 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27637 30570 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27638 30571 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27639 30572 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27640 30573 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27641 30573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27642 30574 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27643 30575 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27644 30575 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27645 30576 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27646 30577 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27647 30577 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27648 30578 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c8 00c8d8b6 size 4
Debug: 27649 30579 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27650 30580 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27651 30581 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27652 30581 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27653 30582 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27654 30583 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27655 30584 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27656 30585 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27657 30586 armv7m.c:144 armv7m_restore_context():  
Debug: 27658 30587 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27659 30588 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27660 30589 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27661 30590 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27662 30591 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27663 30592 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27664 30592 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27665 30593 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27666 30594 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27667 30595 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27668 30596 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27669 30597 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27670 30598 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27671 30598 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27672 30613 cortex_m.c:548 cortex_m_poll():  
Debug: 27673 30614 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27674 30615 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27675 30617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27676 30618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27677 30619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27678 30620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27679 30621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27680 30622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27681 30623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27682 30624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27683 30625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27684 30626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27685 30627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27686 30629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27687 30630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27688 30631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27689 30632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27690 30633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27691 30634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27692 30635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27693 30636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27694 30637 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27695 30638 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27696 30639 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27697 30640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27698 30641 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27699 30641 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27700 30642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27701 30643 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27702 30644 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27703 30645 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27704 30645 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27705 30646 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27706 30647 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27707 30648 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27708 30649 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27709 30649 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27710 30650 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27711 30651 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27712 30651 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27713 30652 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27714 30653 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27715 30653 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27716 30655 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27717 30655 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27718 30656 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27719 30657 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27720 30657 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27721 30658 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27722 30661 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27723 30662 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27724 30663 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27725 30664 armv7m.c:144 armv7m_restore_context():  
Debug: 27726 30664 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27727 30666 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27728 30666 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27729 30667 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27730 30668 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27731 30669 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27732 30670 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27733 30671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27734 30672 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27735 30673 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27736 30674 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27737 30674 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27738 30675 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27739 30676 cortex_m.c:548 cortex_m_poll():  
Debug: 27740 30677 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27741 30679 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27742 30680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27743 30682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27744 30683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27745 30684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27746 30685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27747 30686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27748 30687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27749 30689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27750 30690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27751 30691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27752 30692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27753 30693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27754 30694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27755 30695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27756 30696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27757 30697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27758 30698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27759 30699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27760 30700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27761 30701 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27762 30702 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27763 30703 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27764 30704 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27765 30705 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27766 30706 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27767 30707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27768 30708 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27769 30709 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27770 30709 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27771 30710 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27772 30711 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27773 30712 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27774 30712 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27775 30713 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27776 30714 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27777 30715 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27778 30715 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27779 30716 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27780 30717 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27781 30718 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27782 30719 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00c9 00c9d8b6 size 4
Debug: 27783 30720 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27784 30720 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27785 30721 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27786 30722 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27787 30722 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27788 30723 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27789 30724 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27790 30725 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27791 30726 armv7m.c:144 armv7m_restore_context():  
Debug: 27792 30727 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27793 30728 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27794 30729 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27795 30730 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27796 30731 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27797 30732 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27798 30733 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27799 30734 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27800 30734 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27801 30735 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27802 30736 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27803 30737 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27804 30738 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27805 30739 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27806 30753 cortex_m.c:548 cortex_m_poll():  
Debug: 27807 30754 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27808 30756 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27809 30757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27810 30758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27811 30759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27812 30760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27813 30761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27814 30762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27815 30763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27816 30764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27817 30765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27818 30766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27819 30767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27820 30769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27821 30770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27822 30771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27823 30772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27824 30773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27825 30774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27826 30775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27827 30776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27828 30777 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27829 30778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27830 30779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27831 30780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27832 30781 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27833 30781 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27834 30782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27835 30783 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27836 30784 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27837 30784 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27838 30785 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27839 30786 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27840 30787 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27841 30788 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27842 30788 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27843 30789 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27844 30790 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27845 30790 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27846 30791 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27847 30792 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27848 30793 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27849 30793 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27850 30794 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27851 30795 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27852 30796 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27853 30796 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27854 30797 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27855 30798 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27856 30801 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27857 30802 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27858 30803 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27859 30804 armv7m.c:144 armv7m_restore_context():  
Debug: 27860 30804 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27861 30806 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27862 30807 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27863 30808 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27864 30808 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27865 30809 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27866 30810 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27867 30811 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27868 30812 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27869 30813 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27870 30814 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27871 30815 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27872 30815 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27873 30816 cortex_m.c:548 cortex_m_poll():  
Debug: 27874 30817 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27875 30819 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27876 30820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27877 30821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27878 30822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27879 30823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27880 30824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27881 30825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27882 30826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27883 30828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27884 30829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27885 30830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27886 30831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27887 30832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27888 30833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27889 30834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27890 30835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27891 30836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27892 30837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27893 30838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27894 30839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27895 30840 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27896 30841 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27897 30842 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27898 30843 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27899 30844 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27900 30845 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27901 30846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27902 30847 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27903 30847 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27904 30848 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27905 30849 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27906 30850 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27907 30851 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 27908 30852 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27909 30852 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27910 30853 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27911 30854 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 27912 30854 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27913 30855 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27914 30856 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27915 30856 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27916 30858 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ca 00cad8b6 size 4
Debug: 27917 30858 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 27918 30859 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27919 30860 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 27920 30861 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 27921 30861 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 27922 30863 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27923 30864 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 27925 30865 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27926 30865 armv7m.c:144 armv7m_restore_context():  
Debug: 27927 30866 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27928 30868 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27929 30868 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27930 30869 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 27931 30870 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 27932 30871 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 27933 30872 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 27934 30873 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 27935 30874 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 27936 30875 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 27937 30876 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 27938 30876 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 27939 30877 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 27940 30878 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 27941 31136 cortex_m.c:548 cortex_m_poll():  
Debug: 27942 31137 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 27943 31139 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 27944 31140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 27945 31141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 27946 31142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 27947 31144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 27948 31145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 27949 31146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 27950 31147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 27951 31148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 27952 31149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 27953 31150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 27954 31151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 27955 31152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 27956 31153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 27957 31154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 27958 31155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 27959 31156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27960 31157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 27961 31158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 27962 31159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 27963 31160 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 27964 31161 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 27965 31162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 27966 31163 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 27967 31164 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 27968 31164 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 27969 31166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 27970 31166 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 27971 31167 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 27972 31168 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 27973 31168 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 27974 31169 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 27975 31170 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 27976 31171 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27977 31172 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27978 31172 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 27979 31173 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 27980 31174 psoc4.c:721 psoc4_write(): Downloaded 25856 of 32695 bytes
Debug: 27981 31174 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 27982 31175 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 27983 31176 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27984 31177 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 27985 31177 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 27986 31178 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 27987 31179 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 27988 31180 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 27989 31181 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 27990 31181 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 27991 31182 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 27992 31185 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 27993 31186 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 27994 31187 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 27995 31188 armv7m.c:144 armv7m_restore_context():  
Debug: 27996 31188 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 27997 31190 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 27998 31191 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 27999 31192 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28000 31192 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28001 31193 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28002 31194 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28003 31195 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28004 31196 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28005 31197 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28006 31198 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28007 31199 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28008 31200 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28009 31201 cortex_m.c:548 cortex_m_poll():  
Debug: 28010 31202 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28011 31203 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28012 31205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28013 31206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28014 31207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28015 31208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28016 31209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28017 31210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28018 31211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28019 31212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28020 31213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28021 31214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28022 31216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28023 31218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28024 31219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28025 31220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28026 31221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28027 31222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28028 31223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28029 31224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28030 31225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28031 31226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28032 31227 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28033 31228 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28034 31229 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28035 31230 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28036 31231 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28037 31232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28038 31233 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28039 31234 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28040 31234 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28041 31235 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28042 31236 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28043 31237 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28044 31238 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28045 31238 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28046 31239 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28047 31240 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28048 31240 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28049 31241 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28050 31242 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28051 31243 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28052 31244 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cb 00cbd8b6 size 4
Debug: 28053 31244 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28054 31245 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28055 31246 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28056 31247 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28057 31247 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28058 31248 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28059 31250 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28060 31251 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28061 31252 armv7m.c:144 armv7m_restore_context():  
Debug: 28062 31252 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28063 31254 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28064 31255 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28065 31256 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28066 31257 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28067 31258 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28068 31259 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28069 31260 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28070 31260 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28071 31261 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28072 31262 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28073 31263 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28074 31264 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28075 31265 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28076 31279 cortex_m.c:548 cortex_m_poll():  
Debug: 28077 31280 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28078 31282 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28079 31283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28080 31284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28081 31285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28082 31286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28083 31287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28084 31288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28085 31289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28086 31291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28087 31292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28088 31293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28089 31294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28090 31295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28091 31296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28092 31297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28093 31298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28094 31299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28095 31300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28096 31301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28097 31302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28098 31303 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28099 31304 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28100 31305 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28101 31306 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28102 31307 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28103 31308 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28104 31309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28105 31310 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28106 31310 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28107 31311 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28108 31312 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28109 31313 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28110 31313 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28111 31314 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28112 31315 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28113 31316 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28114 31316 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28115 31317 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28116 31318 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28117 31319 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28118 31319 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28119 31320 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28120 31321 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28121 31322 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28122 31322 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28123 31323 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28124 31324 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28125 31324 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28126 31327 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28127 31328 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28128 31329 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28129 31330 armv7m.c:144 armv7m_restore_context():  
Debug: 28130 31331 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28131 31332 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28132 31333 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28133 31334 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28134 31334 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28135 31335 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28136 31336 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28137 31337 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28138 31338 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28139 31339 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28140 31340 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28141 31341 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28142 31341 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28143 31342 cortex_m.c:548 cortex_m_poll():  
Debug: 28144 31343 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28145 31344 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28146 31346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28147 31347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28148 31348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28149 31349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28150 31350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28151 31351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28152 31352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28153 31353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28154 31354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28155 31355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28156 31356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28157 31357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28158 31358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28159 31359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28160 31360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28161 31361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28162 31362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28163 31363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28164 31364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28165 31366 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28166 31367 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28167 31368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28168 31369 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28169 31369 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28170 31370 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28171 31371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28172 31372 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28173 31373 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28174 31373 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28175 31374 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28176 31375 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28177 31376 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28178 31377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28179 31377 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28180 31380 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28181 31381 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28182 31381 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28183 31382 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28184 31383 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28185 31384 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28186 31385 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cc 00ccd8b6 size 4
Debug: 28187 31386 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28188 31387 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28189 31388 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28190 31388 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28191 31389 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28192 31390 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28193 31391 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28194 31392 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28195 31393 armv7m.c:144 armv7m_restore_context():  
Debug: 28196 31394 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28197 31395 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28198 31396 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28199 31397 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28200 31398 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28201 31399 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28202 31400 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28203 31401 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28204 31402 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28205 31403 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28206 31404 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28207 31404 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28208 31405 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28209 31406 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28210 31421 cortex_m.c:548 cortex_m_poll():  
Debug: 28211 31421 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28212 31423 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28213 31425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28214 31426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28215 31427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28216 31428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28217 31429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28218 31430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28219 31431 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28220 31432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28221 31433 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28222 31434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28223 31435 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28224 31436 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28225 31437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28226 31438 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28227 31439 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28228 31440 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28229 31441 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28230 31442 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28231 31444 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28232 31445 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28233 31446 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28234 31447 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28235 31448 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28236 31449 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28237 31449 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28238 31450 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28239 31451 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28240 31452 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28241 31453 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28242 31453 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28243 31454 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28244 31455 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28245 31456 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28246 31457 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28247 31457 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28248 31458 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28249 31459 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28250 31459 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28251 31460 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28252 31461 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28253 31462 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28254 31463 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28255 31463 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28256 31464 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28257 31465 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28258 31466 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28259 31466 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28260 31469 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28261 31470 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28262 31471 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28263 31472 armv7m.c:144 armv7m_restore_context():  
Debug: 28264 31472 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28265 31474 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28266 31474 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28267 31476 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28268 31476 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28269 31477 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28270 31478 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28271 31479 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28272 31480 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28273 31481 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28274 31482 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28275 31482 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28276 31483 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28277 31484 cortex_m.c:548 cortex_m_poll():  
Debug: 28278 31485 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28279 31486 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28280 31488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28281 31489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28282 31490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28283 31491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28284 31493 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28285 31494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28286 31495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28287 31496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28288 31497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28289 31498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28290 31499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28291 31500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28292 31501 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28293 31502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28294 31504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28295 31505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28296 31506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28297 31507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28298 31508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28299 31509 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28300 31510 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28301 31511 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28302 31512 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28303 31513 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28304 31513 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28305 31514 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28306 31515 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28307 31516 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28308 31517 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28309 31518 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28310 31519 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28311 31521 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28312 31521 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28313 31523 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28314 31523 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28315 31524 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28316 31525 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28317 31526 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28318 31526 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28319 31527 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28320 31528 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cd 00cdd8b6 size 4
Debug: 28321 31529 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28322 31530 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28323 31531 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28324 31532 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28325 31532 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28326 31538 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28327 31540 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28328 31541 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28329 31542 armv7m.c:144 armv7m_restore_context():  
Debug: 28330 31543 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28331 31544 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28332 31545 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28333 31546 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28334 31547 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28335 31548 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28336 31549 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28337 31550 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28338 31551 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28339 31552 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28340 31554 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28341 31554 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28342 31555 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28343 31556 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28344 31570 cortex_m.c:548 cortex_m_poll():  
Debug: 28345 31571 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28346 31573 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28347 31574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28348 31575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28349 31576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28350 31577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28351 31578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28352 31579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28353 31580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28354 31582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28355 31583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28356 31585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28357 31586 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28358 31587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28359 31588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28360 31589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28361 31590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28362 31591 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28363 31592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28364 31593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28365 31594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28366 31595 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28367 31596 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28368 31597 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28369 31598 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28370 31599 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28371 31600 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28372 31601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28373 31601 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28374 31602 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28375 31603 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28376 31604 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28377 31605 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28378 31605 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28379 31606 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28380 31607 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28381 31608 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28382 31608 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28383 31609 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28384 31610 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28385 31610 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28386 31611 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28387 31612 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28388 31613 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28389 31614 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28390 31614 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28391 31615 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28392 31616 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28393 31617 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28394 31619 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28395 31620 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28396 31621 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28397 31622 armv7m.c:144 armv7m_restore_context():  
Debug: 28398 31622 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28399 31624 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28400 31625 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28401 31626 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28402 31626 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28403 31627 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28404 31628 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28405 31629 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28406 31630 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28407 31631 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28408 31632 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28409 31633 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28410 31634 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28411 31635 cortex_m.c:548 cortex_m_poll():  
Debug: 28412 31635 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28413 31637 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28414 31638 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28415 31640 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28416 31641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28417 31642 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28418 31643 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28419 31644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28420 31645 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28421 31646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28422 31647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28423 31648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28424 31649 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28425 31651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28426 31652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28427 31653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28428 31654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28429 31655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28430 31656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28431 31657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28432 31658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28433 31659 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28434 31660 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28435 31661 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28436 31662 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28437 31663 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28438 31663 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28439 31664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28440 31665 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28441 31666 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28442 31667 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28443 31667 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28444 31669 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28445 31669 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28446 31670 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28447 31671 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28448 31671 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28449 31672 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28450 31673 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28451 31673 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28452 31674 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28453 31675 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28455 31676 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ce 00ced8b6 size 4
Debug: 28456 31677 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28457 31678 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28458 31678 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28459 31679 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28460 31680 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28461 31681 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28462 31682 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28463 31683 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28464 31684 armv7m.c:144 armv7m_restore_context():  
Debug: 28465 31685 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28466 31686 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28467 31687 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28468 31688 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28469 31689 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28470 31690 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28471 31690 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28472 31692 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28473 31692 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28474 31693 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28475 31694 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28476 31695 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28477 31696 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28478 31697 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28479 31711 cortex_m.c:548 cortex_m_poll():  
Debug: 28480 31712 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28481 31714 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28482 31715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28483 31716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28484 31718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28485 31719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28486 31720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28487 31721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28488 31723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28489 31724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28490 31725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28491 31726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28492 31727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28493 31728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28494 31729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28495 31730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28496 31731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28497 31732 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28498 31734 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28499 31735 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28500 31736 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28501 31737 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28502 31738 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28503 31739 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28504 31740 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28505 31741 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28506 31741 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28507 31742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28508 31743 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28509 31744 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28510 31745 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28511 31745 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28512 31746 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28513 31747 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28514 31748 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28515 31749 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28516 31749 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28517 31750 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 28518 31751 psoc4.c:721 psoc4_write(): Downloaded 26368 of 32695 bytes
Debug: 28519 31751 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28520 31752 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28521 31753 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28522 31754 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28523 31754 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28524 31755 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28525 31756 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28526 31757 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28527 31758 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28528 31758 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28529 31759 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28530 31761 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28531 31762 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28532 31764 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28533 31764 armv7m.c:144 armv7m_restore_context():  
Debug: 28534 31765 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28535 31766 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28536 31767 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28537 31768 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28538 31769 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28539 31770 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28540 31771 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28541 31772 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28542 31773 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28543 31774 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28544 31775 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28545 31775 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28546 31776 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28547 31777 cortex_m.c:548 cortex_m_poll():  
Debug: 28548 31778 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28549 31779 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28550 31781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28551 31782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28552 31783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28553 31785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28554 31786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28555 31787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28556 31788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28557 31789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28558 31790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28559 31791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28560 31792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28561 31793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28562 31794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28563 31795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28564 31796 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28565 31798 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28566 31801 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28567 31803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28568 31804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28569 31805 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28570 31806 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28571 31807 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28572 31808 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28573 31809 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28574 31809 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28575 31810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28576 31811 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28577 31812 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28578 31813 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28579 31813 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28580 31815 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28581 31815 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28582 31816 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28583 31817 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28584 31818 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28585 31819 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28586 31820 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28587 31821 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28588 31821 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28589 31822 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28590 31823 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00cf 00cfd8b6 size 4
Debug: 28591 31824 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28592 31824 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28593 31825 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28594 31826 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28595 31827 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28596 31828 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28597 31829 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28598 31830 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28599 31830 armv7m.c:144 armv7m_restore_context():  
Debug: 28600 31831 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28601 31833 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28602 31833 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28603 31834 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28604 31835 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28605 31836 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28606 31837 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28607 31838 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28608 31839 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28609 31840 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28610 31840 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28611 31841 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28612 31842 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28613 31843 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28614 31857 cortex_m.c:548 cortex_m_poll():  
Debug: 28615 31858 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28616 31860 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28617 31861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28618 31862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28619 31863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28620 31865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28621 31866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28622 31867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28623 31868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28624 31869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28625 31870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28626 31871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28627 31872 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28628 31873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28629 31875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28630 31876 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28631 31877 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28632 31878 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28633 31879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28634 31880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28635 31881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28636 31882 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28637 31883 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28638 31884 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28639 31885 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28640 31886 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28641 31887 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28642 31888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28643 31889 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28644 31889 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28645 31890 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28646 31891 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28647 31892 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28648 31893 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28649 31894 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28650 31894 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28651 31895 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28652 31896 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28653 31896 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28654 31897 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28655 31898 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28656 31899 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28657 31900 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28658 31901 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28659 31902 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28660 31903 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28661 31904 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28662 31904 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28663 31905 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28664 31908 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28665 31909 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28666 31910 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28667 31910 armv7m.c:144 armv7m_restore_context():  
Debug: 28668 31911 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28669 31913 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28670 31913 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28671 31915 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28672 31915 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28673 31916 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28674 31917 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28675 31918 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28676 31919 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28677 31920 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28678 31921 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28679 31922 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28680 31922 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28681 31923 cortex_m.c:548 cortex_m_poll():  
Debug: 28682 31924 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28683 31926 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28684 31927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28685 31928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28686 31929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28687 31930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28688 31931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28689 31933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28690 31934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28691 31935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28692 31936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28693 31937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28694 31938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28695 31939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28696 31940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28697 31941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28698 31942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28699 31943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28700 31944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28701 31946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28702 31947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28703 31948 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28704 31949 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28705 31950 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28706 31951 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28707 31952 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28708 31952 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28709 31954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28710 31954 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28711 31955 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28712 31956 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28713 31956 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28714 31958 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28715 31958 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28716 31959 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28717 31960 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28718 31961 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28719 31961 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28720 31962 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28721 31963 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28722 31963 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28723 31964 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28724 31965 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d0 00d0d8b6 size 4
Debug: 28725 31966 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28726 31967 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28727 31967 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28728 31968 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28729 31969 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28730 31970 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28731 31971 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28732 31972 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28733 31973 armv7m.c:144 armv7m_restore_context():  
Debug: 28734 31973 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28735 31975 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28736 31976 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28737 31977 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28738 31977 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28739 31978 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28740 31979 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28741 31980 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28742 31981 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28743 31982 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28744 31983 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28745 31984 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28746 31984 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28747 31985 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28748 32000 cortex_m.c:548 cortex_m_poll():  
Debug: 28749 32001 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28750 32002 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28751 32004 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28752 32005 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28753 32007 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28754 32008 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28755 32009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28756 32010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28757 32011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28758 32012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28759 32013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28760 32014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28761 32015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28762 32016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28763 32017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28764 32018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28765 32020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28766 32021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28767 32022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28768 32023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28769 32024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28770 32025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28771 32026 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28772 32027 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28773 32028 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28774 32029 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28775 32029 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28776 32030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28777 32031 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28778 32032 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28779 32033 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28780 32033 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28781 32034 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28782 32035 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28783 32036 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28784 32037 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28785 32037 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28786 32038 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28787 32039 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28788 32039 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28789 32040 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28790 32041 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28791 32041 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28792 32042 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28793 32043 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28794 32044 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28795 32045 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28796 32045 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28797 32046 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28798 32048 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28799 32049 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28800 32050 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28801 32051 armv7m.c:144 armv7m_restore_context():  
Debug: 28802 32052 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28803 32053 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28804 32054 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28805 32055 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28806 32056 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28807 32057 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28808 32058 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28809 32059 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28810 32059 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28811 32060 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28812 32061 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28813 32062 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28814 32063 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28815 32064 cortex_m.c:548 cortex_m_poll():  
Debug: 28816 32064 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28817 32066 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28818 32067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28819 32069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28820 32069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28821 32070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28822 32072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28823 32073 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28824 32074 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28825 32075 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28826 32076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28827 32077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28828 32078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28829 32079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28830 32080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28831 32081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28832 32082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28833 32083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28834 32084 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28835 32085 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28836 32086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28837 32088 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28838 32089 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28839 32090 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28840 32091 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28841 32092 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28842 32092 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28843 32093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28844 32094 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28845 32095 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28846 32096 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28847 32096 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28848 32098 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28849 32099 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28850 32100 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28851 32101 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28852 32102 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28853 32103 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28854 32103 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28855 32104 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28856 32105 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28857 32106 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28858 32107 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d1 00d1d8b6 size 4
Debug: 28859 32108 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28860 32108 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28861 32109 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28862 32110 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28863 32111 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28864 32112 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28865 32113 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 28866 32114 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28867 32115 armv7m.c:144 armv7m_restore_context():  
Debug: 28868 32116 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28869 32117 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28870 32118 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28871 32119 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28872 32120 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28873 32121 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28874 32122 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28875 32123 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28876 32124 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28877 32125 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28878 32126 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28879 32126 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28880 32127 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28881 32128 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 28882 32143 cortex_m.c:548 cortex_m_poll():  
Debug: 28883 32144 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28884 32145 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28885 32147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28886 32158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28887 32159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28888 32161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28889 32162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28890 32163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28891 32164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28892 32166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28893 32167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28894 32168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28895 32169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28896 32170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28897 32172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28898 32173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28899 32174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28900 32175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28901 32176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28902 32177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28903 32178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28904 32179 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28905 32182 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28906 32183 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28907 32184 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28908 32185 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28909 32186 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28910 32187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28911 32187 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28912 32188 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28913 32189 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28914 32189 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28915 32190 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28916 32191 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 28917 32192 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28918 32193 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28919 32193 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28920 32194 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28921 32195 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 28922 32195 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28923 32196 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28924 32197 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28925 32198 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28926 32199 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 28927 32200 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 28928 32200 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28929 32201 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 28930 32202 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 28931 32202 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 28932 32205 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 28933 32206 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 28934 32207 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 28935 32208 armv7m.c:144 armv7m_restore_context():  
Debug: 28936 32209 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 28937 32210 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 28938 32211 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 28939 32212 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 28940 32213 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 28941 32214 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 28942 32214 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 28943 32215 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 28944 32216 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 28945 32217 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 28946 32218 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 28947 32219 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 28948 32220 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 28949 32221 cortex_m.c:548 cortex_m_poll():  
Debug: 28950 32221 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 28951 32223 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 28952 32224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 28953 32225 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 28954 32226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 28955 32228 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 28956 32229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 28957 32230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 28958 32231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 28959 32232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 28960 32233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 28961 32234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 28962 32235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 28963 32236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 28964 32237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 28965 32238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 28966 32239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 28967 32240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28968 32241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 28969 32242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 28970 32243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 28971 32244 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 28972 32245 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 28973 32246 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 28974 32247 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 28975 32248 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 28976 32249 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 28977 32250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 28978 32251 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 28979 32251 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 28980 32252 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 28981 32253 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 28983 32254 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 28984 32255 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 28985 32255 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28986 32256 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28987 32257 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 28988 32258 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 28989 32258 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 28990 32259 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28991 32260 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 28992 32260 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 28993 32261 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d2 00d2d8b6 size 4
Debug: 28994 32262 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 28995 32263 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 28996 32264 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 28997 32264 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 28998 32265 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 28999 32267 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29000 32268 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29001 32269 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29002 32270 armv7m.c:144 armv7m_restore_context():  
Debug: 29003 32271 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29004 32272 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29005 32273 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29006 32274 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29007 32275 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29008 32276 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29009 32276 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29010 32277 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29011 32278 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29012 32279 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29013 32280 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29014 32281 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29015 32282 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29016 32283 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29017 32297 cortex_m.c:548 cortex_m_poll():  
Debug: 29018 32298 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29019 32300 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29020 32302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29021 32303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29022 32304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29023 32305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29024 32306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29025 32307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29026 32308 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29027 32309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29028 32310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29029 32311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29030 32312 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29031 32313 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29032 32314 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29033 32316 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29034 32317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29035 32318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29036 32319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29037 32320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29038 32321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29039 32322 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29040 32323 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29041 32324 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29042 32325 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29043 32326 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29044 32327 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29045 32328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29046 32328 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29047 32329 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29048 32330 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29049 32331 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29050 32332 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29051 32333 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29052 32333 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29053 32334 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29054 32335 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29055 32336 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 29056 32336 psoc4.c:721 psoc4_write(): Downloaded 26880 of 32695 bytes
Debug: 29057 32337 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29058 32338 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29059 32338 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29060 32339 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29061 32340 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29062 32341 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29063 32342 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29064 32342 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29065 32343 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29066 32345 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29067 32345 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29068 32348 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29069 32348 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29070 32350 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29071 32351 armv7m.c:144 armv7m_restore_context():  
Debug: 29072 32351 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29073 32352 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29074 32354 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29075 32354 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29076 32354 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29077 32355 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29078 32357 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29079 32358 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29080 32359 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29081 32359 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29082 32360 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29083 32361 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29084 32361 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29085 32362 cortex_m.c:548 cortex_m_poll():  
Debug: 29086 32363 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29087 32365 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29088 32367 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29089 32368 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29090 32369 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29091 32370 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29092 32371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29093 32372 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29094 32373 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29095 32374 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29096 32376 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29097 32377 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29098 32379 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29099 32380 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29100 32381 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29101 32383 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29102 32384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29103 32384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29104 32386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29105 32387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29106 32388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29107 32389 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29108 32390 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29109 32391 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29110 32392 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29111 32393 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29112 32394 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29113 32395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29114 32396 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29115 32396 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29116 32397 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29117 32398 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29118 32399 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29119 32400 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29120 32401 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29121 32402 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29122 32402 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29123 32403 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29124 32404 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29125 32405 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29126 32405 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29127 32406 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29128 32407 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d3 00d3d8b6 size 4
Debug: 29129 32408 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29130 32409 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29131 32409 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29132 32410 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29133 32411 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29134 32412 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29135 32413 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29136 32414 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29137 32415 armv7m.c:144 armv7m_restore_context():  
Debug: 29138 32415 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29139 32417 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29140 32418 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29141 32419 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29142 32420 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29143 32421 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29144 32421 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29145 32422 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29146 32423 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29147 32424 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29148 32425 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29149 32426 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29150 32426 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29151 32427 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29152 32442 cortex_m.c:548 cortex_m_poll():  
Debug: 29153 32443 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29154 32444 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29155 32446 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29156 32447 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29157 32448 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29158 32449 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29159 32705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29160 32706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29161 32707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29162 32710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29163 32711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29164 32712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29165 32714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29166 32716 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29167 32717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29168 32718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29169 32719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29170 32720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29171 32721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29172 32722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29173 32723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29174 32724 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29175 32725 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29176 32727 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29177 32728 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29178 32729 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29179 32729 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29180 32730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29181 32731 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29182 32732 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29183 32733 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29184 32734 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29185 32735 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29186 32736 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29187 32737 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29188 32737 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29189 32738 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29190 32739 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29191 32740 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29192 32740 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29193 32741 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29194 32742 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29195 32743 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29196 32744 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29197 32745 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29198 32745 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29199 32746 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29200 32747 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29201 32747 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29202 32751 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29203 32752 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29204 32757 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29205 32758 armv7m.c:144 armv7m_restore_context():  
Debug: 29206 32759 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29207 32761 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29208 32762 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29209 32763 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29210 32764 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29211 32765 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29212 32766 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29213 32767 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29214 32768 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29215 32769 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29216 32770 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29217 32771 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29218 32771 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29219 32772 cortex_m.c:548 cortex_m_poll():  
Debug: 29220 32773 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29221 32775 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29222 32776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29223 32777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29224 32778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29225 32779 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29226 32781 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29227 32782 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29228 32784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29229 32785 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29230 32786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29231 32787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29232 32788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29233 32789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29234 32790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29235 32791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29236 32792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29237 32793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29238 32794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29239 32795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29240 32796 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29241 32797 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29242 32798 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29243 32800 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29244 32801 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29245 32802 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29246 32803 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29247 32804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29248 32805 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29249 32805 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29250 32806 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29251 32807 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29252 32808 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29253 32809 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29254 32809 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29255 32810 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29256 32811 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29257 32811 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29258 32812 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29259 32813 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29260 32814 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29261 32814 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29262 32815 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d4 00d4d8b6 size 4
Debug: 29263 32816 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29264 32817 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29265 32818 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29266 32818 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29267 32819 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29268 32820 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29269 32821 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29270 32822 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29271 32823 armv7m.c:144 armv7m_restore_context():  
Debug: 29272 32823 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29273 32825 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29274 32826 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29275 32827 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29276 32827 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29277 32828 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29278 32829 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29279 32830 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29280 32831 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29281 32832 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29282 32833 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29283 32834 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29284 32834 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29285 32836 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29287 32850 cortex_m.c:548 cortex_m_poll():  
Debug: 29288 32851 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29289 32852 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29290 32854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29291 32855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29292 32856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29293 32857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29294 32858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29295 32859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29296 32860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29297 32861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29298 32862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29299 32863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29300 32864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29301 32865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29302 32866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29303 32867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29304 32868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29305 32869 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29306 32870 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29307 32871 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29308 32873 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29309 32874 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29310 32875 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29311 32876 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29312 32877 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29313 32877 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29314 32878 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29315 32879 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29316 32880 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29317 32881 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29318 32882 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29319 32882 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29320 32884 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29321 32884 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29322 32885 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29323 32886 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29324 32886 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29325 32887 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 29326 32888 psoc4.c:721 psoc4_write(): Downloaded 27136 of 32695 bytes
Debug: 29327 32889 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29328 32889 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29329 32890 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29330 32891 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29331 32891 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29332 32893 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29333 32894 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29334 32894 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29335 32895 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29336 32896 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29337 32897 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29338 32900 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29339 32901 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29340 32902 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29341 32903 armv7m.c:144 armv7m_restore_context():  
Debug: 29342 32903 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29343 32905 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29344 32905 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29345 32906 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29346 32907 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29347 32908 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29348 32909 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29349 32910 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29350 32911 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29351 32912 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29352 32913 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29353 32914 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29354 32915 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29355 32916 cortex_m.c:548 cortex_m_poll():  
Debug: 29356 32917 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29357 32919 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29358 32920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29359 32922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29360 32923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29361 32924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29362 32925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29363 32926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29364 32927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29365 32928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29366 32929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29367 32930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29368 32931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29369 32932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29370 32933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29371 32935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29372 32936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29373 32937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29374 32938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29375 32939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29376 32940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29377 32941 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29378 32942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29379 32943 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29380 32944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29381 32945 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29382 32946 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29383 32947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29384 32947 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29385 32948 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29386 32949 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29387 32950 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29388 32951 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29389 32952 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29390 32953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29391 32953 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29392 32954 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29393 32955 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29394 32955 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29395 32956 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29396 32957 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29397 32957 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29398 32959 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d5 00d5d8b6 size 4
Debug: 29399 32959 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29400 32960 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29401 32961 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29402 32962 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29403 32962 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29404 32963 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29405 32964 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29406 32965 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29407 32966 armv7m.c:144 armv7m_restore_context():  
Debug: 29408 32967 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29409 32969 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29410 32969 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29411 32970 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29412 32971 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29413 32972 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29414 32973 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29415 32974 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29416 32975 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29417 32976 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29418 32977 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29419 32977 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29420 32978 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29421 32979 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29422 33248 cortex_m.c:548 cortex_m_poll():  
Debug: 29423 33249 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29424 33250 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29425 33252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29426 33253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29427 33254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29428 33255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29429 33256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29430 33257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29431 33258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29432 33259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29433 33260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29434 33262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29435 33263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29436 33264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29437 33265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29438 33266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29439 33267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29440 33268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29441 33270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29442 33271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29443 33272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29444 33273 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29445 33274 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29446 33275 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29447 33276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29448 33277 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29449 33278 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29450 33279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29451 33279 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29452 33280 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29453 33281 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29454 33282 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29455 33283 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29456 33283 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29457 33284 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29458 33285 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29459 33285 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29460 33286 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29461 33287 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29462 33288 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29463 33288 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29464 33289 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29465 33290 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29466 33291 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29467 33291 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29468 33292 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29469 33293 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29470 33294 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29471 33294 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29472 33297 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29473 33298 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29474 33299 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29475 33301 armv7m.c:144 armv7m_restore_context():  
Debug: 29476 33302 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29477 33304 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29478 33304 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29479 33305 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29480 33306 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29481 33307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29482 33308 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29483 33309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29484 33310 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29485 33311 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29486 33312 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29487 33313 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29488 33314 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29489 33315 cortex_m.c:548 cortex_m_poll():  
Debug: 29490 33315 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29491 33317 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29492 33318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29493 33319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29494 33321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29495 33321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29496 33323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29497 33324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29498 33325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29499 33326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29500 33327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29501 33328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29502 33329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29503 33330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29504 33331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29505 33332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29506 33333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29507 33334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29508 33335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29509 33337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29510 33338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29511 33339 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29512 33340 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29513 33341 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29514 33342 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29515 33342 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29516 33343 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29517 33344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29518 33345 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29519 33346 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29520 33346 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29521 33347 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29522 33348 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29523 33349 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29524 33350 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29525 33350 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29526 33351 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29527 33352 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29528 33352 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29529 33353 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29530 33354 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29531 33355 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29532 33356 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d6 00d6d8b6 size 4
Debug: 29533 33356 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29534 33357 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29535 33358 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29536 33358 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29537 33359 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29538 33360 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29539 33361 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29540 33362 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29541 33363 armv7m.c:144 armv7m_restore_context():  
Debug: 29542 33364 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29543 33365 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29544 33366 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29545 33367 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29546 33368 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29547 33369 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29548 33369 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29549 33370 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29550 33371 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29551 33372 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29552 33373 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29553 33374 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29554 33374 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29555 33375 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29557 33390 cortex_m.c:548 cortex_m_poll():  
Debug: 29558 33391 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29559 33393 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29560 33395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29561 33396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29562 33397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29563 33398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29564 33399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29565 33400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29566 33401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29567 33402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29568 33403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29569 33404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29570 33405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29571 33406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29572 33407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29573 33410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29574 33411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29575 33412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29576 33413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29577 33414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29578 33415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29579 33416 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29580 33417 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29581 33418 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29582 33419 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29583 33420 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29584 33421 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29585 33422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29586 33423 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29587 33423 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29588 33424 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29589 33425 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29590 33426 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29591 33427 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29592 33427 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29593 33428 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29594 33429 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29595 33430 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 29596 33430 psoc4.c:721 psoc4_write(): Downloaded 27392 of 32695 bytes
Debug: 29597 33431 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29598 33432 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29599 33432 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29600 33433 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29601 33434 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29602 33435 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29603 33436 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29604 33436 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29605 33437 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29606 33438 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29607 33439 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29608 33441 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29609 33442 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29610 33443 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29611 33444 armv7m.c:144 armv7m_restore_context():  
Debug: 29612 33445 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29613 33446 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29614 33447 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29615 33448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29616 33448 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29617 33449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29618 33450 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29619 33451 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29620 33452 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29621 33453 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29622 33454 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29623 33455 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29624 33455 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29625 33456 cortex_m.c:548 cortex_m_poll():  
Debug: 29626 33457 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29627 33459 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29628 33460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29629 33461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29630 33462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29631 33463 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29632 33465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29633 33466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29634 33467 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29635 33468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29636 33469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29637 33470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29638 33471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29639 33472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29640 33473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29641 33474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29642 33476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29643 33477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29644 33478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29645 33479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29646 33480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29647 33481 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29648 33482 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29649 33483 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29650 33484 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29651 33485 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29652 33486 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29653 33487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29654 33488 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29655 33488 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29656 33489 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29657 33490 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29658 33491 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29659 33492 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29660 33492 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29661 33493 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29662 33494 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29663 33495 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29664 33496 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29665 33496 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29666 33497 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29667 33498 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29668 33499 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d7 00d7d8b6 size 4
Debug: 29669 33500 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29670 33501 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29671 33501 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29672 33502 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29673 33503 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29674 33504 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29675 33505 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29676 33507 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29677 33507 armv7m.c:144 armv7m_restore_context():  
Debug: 29678 33508 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29679 33509 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29680 33510 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29681 33511 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29682 33512 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29683 33513 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29684 33514 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29685 33515 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29686 33515 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29687 33516 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29688 33517 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29689 33518 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29690 33519 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29691 33520 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29692 33534 cortex_m.c:548 cortex_m_poll():  
Debug: 29693 33535 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29694 33537 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29695 33538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29696 33539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29697 33540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29698 33541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29699 33542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29700 33543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29701 33544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29702 33545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29703 33546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29704 33548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29705 33549 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29706 33550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29707 33551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29708 33552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29709 33553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29710 33554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29711 33555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29712 33556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29713 33557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29714 33558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29715 33559 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29716 33560 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29717 33561 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29718 33562 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29719 33563 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29720 33564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29721 33565 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29722 33565 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29723 33566 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29724 33567 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29725 33568 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29726 33569 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29727 33569 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29728 33570 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29729 33571 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29730 33571 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29731 33572 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29732 33573 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29733 33574 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29734 33574 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29735 33575 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29736 33576 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29737 33577 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29738 33578 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29739 33578 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29740 33579 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29741 33580 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29742 33582 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29743 33583 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29744 33584 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29745 33585 armv7m.c:144 armv7m_restore_context():  
Debug: 29746 33586 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29747 33587 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29748 33588 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29749 33589 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29750 33590 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29751 33591 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29752 33591 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29753 33592 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29754 33593 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29755 33594 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29756 33595 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29757 33596 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29758 33596 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29759 33598 cortex_m.c:548 cortex_m_poll():  
Debug: 29760 33598 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29761 33600 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29762 33601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29763 33603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29764 33604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29765 33605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29766 33606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29767 33607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29768 33608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29769 33609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29770 33610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29771 33611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29772 33612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29773 33613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29774 33614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29775 33615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29776 33616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29777 33617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29778 33618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29779 33619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29780 33620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29781 33621 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29782 33622 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29783 33623 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29784 33624 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29785 33625 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29786 33626 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29787 33627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29788 33628 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29789 33628 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29790 33629 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29791 33630 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29792 33631 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29793 33632 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29794 33632 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29795 33633 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29796 33634 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29797 33634 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29798 33635 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29799 33636 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29800 33637 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29801 33637 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29802 33639 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d8 00d8d8b6 size 4
Debug: 29803 33639 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29804 33640 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29805 33641 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29806 33641 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29807 33642 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29808 33643 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29809 33644 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29810 33645 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29811 33646 armv7m.c:144 armv7m_restore_context():  
Debug: 29812 33647 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29813 33648 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29814 33649 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29815 33650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29816 33651 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29817 33652 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29818 33652 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29819 33653 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29820 33654 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29821 33655 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29822 33656 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29823 33657 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29824 33658 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29825 33659 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29826 33673 cortex_m.c:548 cortex_m_poll():  
Debug: 29827 33674 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29828 33675 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29829 33677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29830 33678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29831 33679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29832 33680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29833 33681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29834 33683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29835 33684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29836 33685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29837 33686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29838 33687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29839 33688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29840 33689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29841 33690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29842 33691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29843 33692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29844 33693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29845 33694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29846 33695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29847 33696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29848 33698 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29849 33699 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29850 33700 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29851 33701 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29852 33702 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29853 33703 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29854 33704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29855 33704 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29856 33705 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29857 33706 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29858 33706 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29859 33708 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29860 33709 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29861 33709 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29862 33710 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29863 33711 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29864 33711 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29865 33712 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 29866 33713 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29867 33714 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29868 33714 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29869 33715 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29870 33716 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 29871 33718 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 29872 33718 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29873 33718 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 29874 33719 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 29875 33721 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 29876 33723 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29877 33724 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 29878 33725 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29879 33726 armv7m.c:144 armv7m_restore_context():  
Debug: 29880 33727 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29881 33727 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29882 33729 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29883 33730 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29884 33731 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29885 33731 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29886 33732 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29887 33733 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29888 33733 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29889 33734 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29890 33735 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29891 33736 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29892 33737 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29893 33738 cortex_m.c:548 cortex_m_poll():  
Debug: 29894 33739 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29895 33740 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29896 33742 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29897 33744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29898 33744 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29899 33745 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29900 33747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29901 33748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29902 33749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29903 33750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29904 33751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29905 33752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29906 33753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29907 33754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29908 33755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29909 33756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29910 33757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29911 33758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29912 33759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29913 33760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29914 33761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29915 33762 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29916 33763 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29917 33764 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29918 33765 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29919 33766 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29920 33767 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29921 33768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29922 33768 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29923 33769 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29924 33770 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29925 33771 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29926 33772 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29927 33772 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 29928 33773 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29929 33774 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29930 33775 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29931 33775 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29932 33776 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 29933 33777 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29934 33777 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29935 33778 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 29936 33779 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00d9 00d9d8b6 size 4
Debug: 29937 33780 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 29938 33781 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29939 33781 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 29940 33782 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 29941 33783 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 29942 33784 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 29943 33785 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 29944 33786 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 29945 33787 armv7m.c:144 armv7m_restore_context():  
Debug: 29946 33787 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 29947 33789 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 29948 33790 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 29949 33791 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 29950 33791 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 29951 33792 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 29952 33793 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 29953 33794 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 29954 33795 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 29955 33796 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 29956 33797 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 29957 33798 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 29958 33798 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 29959 33799 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 29960 33814 cortex_m.c:548 cortex_m_poll():  
Debug: 29961 33815 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 29962 33816 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 29963 33818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 29964 33819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 29965 33820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 29966 33821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 29967 33822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 29968 33823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 29969 33824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 29970 33825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 29971 33826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 29972 33827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 29973 33828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 29974 33829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 29975 33830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 29976 33831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 29977 33832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 29978 33833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29979 33834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 29980 33836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 29981 33837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 29982 33838 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 29983 33839 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 29984 33840 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 29985 33841 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 29986 33842 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 29987 33843 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 29988 33844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 29989 33845 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 29990 33845 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 29991 33846 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 29992 33847 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 29993 33848 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 29994 33849 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 29995 33849 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 29996 33850 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 29997 33851 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 29998 33852 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 29999 33852 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30000 33853 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30001 33854 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30002 33855 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30003 33862 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30004 33864 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30005 33865 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30006 33866 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30007 33867 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30008 33867 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30009 33868 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30010 33871 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30011 33872 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30012 33874 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30013 33874 armv7m.c:144 armv7m_restore_context():  
Debug: 30014 33875 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30015 33876 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30016 33877 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30017 33878 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30018 33879 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30019 33880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30020 33881 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30021 33882 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30022 33883 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30023 33884 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30024 33885 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30025 33886 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30026 33886 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30027 33888 cortex_m.c:548 cortex_m_poll():  
Debug: 30028 33889 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30029 33890 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30030 33892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30031 33893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30032 33894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30033 33895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30034 33896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30035 33897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30036 33898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30037 33899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30038 33900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30039 33901 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30040 33902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30041 33903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30042 33905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30043 33906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30044 33907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30045 33908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30046 33909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30047 33910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30048 33911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30049 33912 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30050 33913 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30051 33914 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30052 33916 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30053 33916 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30054 33917 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30055 33918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30056 33919 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30057 33920 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30058 33920 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30059 33921 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30060 33922 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30061 33923 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30062 33924 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30063 33924 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30064 33925 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30065 33926 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30066 33926 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30067 33927 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30068 33928 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30069 33929 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30070 33930 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00da 00dad8b6 size 4
Debug: 30071 33930 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30072 33931 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30073 33932 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30074 33932 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30075 33933 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30077 33934 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30078 33935 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30079 33936 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30080 33937 armv7m.c:144 armv7m_restore_context():  
Debug: 30081 33938 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30082 33939 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30083 33940 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30084 33941 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30085 33941 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30086 33942 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30087 33943 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30088 33944 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30089 33945 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30090 33946 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30091 33947 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30092 33948 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30093 33948 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30094 33949 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30095 33964 cortex_m.c:548 cortex_m_poll():  
Debug: 30096 33965 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30097 33966 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30098 33968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30099 33969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30100 33970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30101 33971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30102 33972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30103 33973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30104 33974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30105 33975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30106 33976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30107 33977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30108 33978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30109 33979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30110 33980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30111 33981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30112 33982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30113 33983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30114 33984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30115 33985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30116 33986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30117 33987 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30118 33988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30119 33989 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30120 33990 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30121 33991 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30122 33992 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30123 33993 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30124 33993 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30125 33994 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30126 33995 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30127 33996 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30128 33997 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30129 33997 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30130 33999 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30131 34000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30132 34000 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30133 34001 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 30134 34002 psoc4.c:721 psoc4_write(): Downloaded 27904 of 32695 bytes
Debug: 30135 34003 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30136 34003 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30137 34004 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30138 34005 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30139 34006 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30140 34007 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30141 34007 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30142 34008 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30143 34009 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30144 34009 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30145 34010 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30146 34013 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30147 34014 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30148 34015 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30149 34016 armv7m.c:144 armv7m_restore_context():  
Debug: 30150 34016 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30151 34018 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30152 34018 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30153 34019 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30154 34020 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30155 34021 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30156 34022 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30157 34023 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30158 34024 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30159 34025 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30160 34026 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30161 34026 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30162 34027 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30163 34028 cortex_m.c:548 cortex_m_poll():  
Debug: 30164 34029 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30165 34030 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30166 34032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30167 34033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30168 34034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30169 34035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30170 34036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30171 34037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30172 34038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30173 34039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30174 34041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30175 34042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30176 34043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30177 34044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30178 34045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30179 34046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30180 34047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30181 34049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30182 34050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30183 34051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30184 34053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30185 34054 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30186 34055 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30187 34056 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30188 34057 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30189 34058 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30190 34058 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30191 34060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30192 34060 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30193 34061 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30194 34062 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30195 34062 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30196 34064 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30197 34065 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30198 34065 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30199 34066 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30200 34067 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30201 34068 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30202 34068 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30203 34069 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30204 34070 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30205 34070 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30206 34072 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00db 00dbd8b6 size 4
Debug: 30207 34072 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30208 34073 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30209 34074 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30210 34075 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30211 34075 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30212 34076 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30213 34077 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30214 34078 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30215 34079 armv7m.c:144 armv7m_restore_context():  
Debug: 30216 34080 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30217 34081 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30218 34082 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30219 34083 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30220 34084 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30221 34085 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30222 34086 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30223 34087 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30224 34087 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30225 34088 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30226 34089 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30227 34090 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30228 34091 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30229 34092 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30230 34106 cortex_m.c:548 cortex_m_poll():  
Debug: 30231 34107 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30232 34109 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30233 34110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30234 34111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30235 34113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30236 34114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30237 34115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30238 34116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30239 34117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30240 34119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30241 34120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30242 34121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30243 34122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30244 34123 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30245 34124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30246 34125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30247 34126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30248 34127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30249 34128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30250 34129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30251 34130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30252 34131 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30253 34132 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30254 34133 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30255 34134 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30256 34135 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30257 34135 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30258 34137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30259 34137 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30260 34138 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30261 34139 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30262 34139 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30263 34141 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30264 34141 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30265 34142 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30266 34143 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30267 34144 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30268 34144 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30269 34145 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30270 34146 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30271 34146 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30272 34147 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30273 34148 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30274 34149 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30275 34150 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30276 34151 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30277 34151 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30278 34152 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30279 34153 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30280 34155 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30281 34156 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30282 34157 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30283 34158 armv7m.c:144 armv7m_restore_context():  
Debug: 30284 34158 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30285 34160 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30286 34161 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30287 34162 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30288 34162 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30289 34163 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30290 34164 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30291 34165 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30292 34166 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30293 34167 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30294 34168 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30295 34169 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30296 34170 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30297 34171 cortex_m.c:548 cortex_m_poll():  
Debug: 30298 34171 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30299 34173 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30300 34174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30301 34175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30302 34176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30303 34177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30304 34179 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30305 34180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30306 34181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30307 34182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30308 34183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30309 34184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30310 34185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30311 34186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30312 34188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30313 34189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30314 34190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30315 34191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30316 34192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30317 34193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30318 34194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30319 34195 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30320 34196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30321 34197 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30322 34198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30323 34199 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30324 34200 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30325 34201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30326 34202 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30327 34202 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30328 34203 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30329 34204 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30330 34205 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30331 34206 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30332 34206 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30333 34207 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30334 34208 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30335 34208 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30336 34209 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30337 34210 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30338 34211 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30339 34211 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30340 34213 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00dc 00dcd8b6 size 4
Debug: 30341 34213 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30342 34214 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30343 34215 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30344 34215 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30345 34216 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30346 34217 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30347 34219 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30348 34220 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30349 34220 armv7m.c:144 armv7m_restore_context():  
Debug: 30350 34221 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30351 34222 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30352 34223 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30353 34224 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30354 34225 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30355 34226 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30356 34227 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30357 34228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30358 34229 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30359 34230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30360 34231 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30361 34231 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30362 34232 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30363 34233 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30364 34248 cortex_m.c:548 cortex_m_poll():  
Debug: 30365 34248 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30366 34250 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30367 34252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30368 34254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30369 34255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30370 34256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30371 34257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30372 34258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30373 34259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30374 34260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30375 34261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30376 34262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30377 34263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30378 34264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30379 34265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30380 34266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30381 34267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30382 34268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30383 34269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30384 34270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30385 34271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30386 34272 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30387 34273 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30388 34274 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30389 34275 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30390 34276 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30391 34277 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30392 34278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30393 34279 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30394 34279 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30395 34280 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30396 34281 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30397 34282 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30398 34283 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30399 34283 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30400 34284 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30401 34285 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30402 34285 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30403 34286 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30404 34287 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30405 34287 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30406 34288 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30407 34289 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30408 34290 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30409 34291 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30410 34291 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30411 34292 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30412 34293 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30413 34293 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30414 34296 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30415 34297 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30416 34298 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30417 34299 armv7m.c:144 armv7m_restore_context():  
Debug: 30418 34300 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30419 34302 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30420 34302 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30421 34304 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30422 34304 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30423 34306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30424 34306 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30425 34307 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30426 34308 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30427 34309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30428 34310 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30429 34311 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30430 34311 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30431 34312 cortex_m.c:548 cortex_m_poll():  
Debug: 30432 34313 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30433 34315 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30434 34317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30435 34318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30436 34319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30437 34320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30438 34321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30439 34322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30440 34323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30441 34324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30442 34325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30443 34326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30444 34327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30445 34328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30446 34329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30447 34330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30448 34331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30449 34332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30450 34333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30451 34334 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30452 34335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30453 34336 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30454 34337 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30455 34338 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30456 34339 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30457 34340 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30458 34340 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30459 34341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30460 34342 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30461 34343 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30462 34344 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30463 34344 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30464 34345 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30465 34346 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30466 34347 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30467 34348 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30468 34348 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30469 34349 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30470 34350 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30471 34351 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30472 34351 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30473 34352 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30474 34353 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00dd 00ddd8b6 size 4
Debug: 30475 34354 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30476 34355 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30477 34355 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30478 34356 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30479 34357 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30480 34358 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30481 34359 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30482 34360 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30483 34360 armv7m.c:144 armv7m_restore_context():  
Debug: 30484 34361 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30485 34363 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30486 34363 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30487 34365 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30488 34365 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30489 34366 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30490 34367 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30491 34368 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30492 34369 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30493 34370 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30494 34371 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30495 34371 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30496 34372 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30497 34373 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30498 34388 cortex_m.c:548 cortex_m_poll():  
Debug: 30499 34388 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30500 34390 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30501 34391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30502 34392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30503 34394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30504 34395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30505 34396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30506 34397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30507 34398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30508 34399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30509 34400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30510 34401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30511 34402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30512 34403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30513 34404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30514 34405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30515 34406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30516 34407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30517 34408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30518 34410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30519 34411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30520 34412 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30521 34413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30522 34415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30523 34416 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30524 34417 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30525 34418 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30526 34419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30527 34420 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30528 34420 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30529 34421 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30530 34422 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30531 34423 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30532 34424 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30533 34425 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30534 34426 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30535 34426 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30536 34427 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30537 34428 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30538 34429 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30539 34429 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30540 34430 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30541 34431 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30542 34432 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30543 34433 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30544 34433 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30545 34434 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30546 34435 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30547 34435 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30548 34438 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30549 34439 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30550 34440 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30551 34441 armv7m.c:144 armv7m_restore_context():  
Debug: 30552 34441 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30553 34443 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30554 34443 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30555 34444 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30556 34445 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30557 34446 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30558 34447 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30559 34448 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30560 34449 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30561 34450 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30562 34451 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30563 34452 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30564 34453 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30565 34454 cortex_m.c:548 cortex_m_poll():  
Debug: 30566 34454 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30567 34456 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30568 34458 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30569 34459 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30570 34460 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30571 34461 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30572 34462 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30573 34464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30574 34465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30575 34466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30576 34468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30577 34469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30578 34470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30579 34471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30580 34473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30581 34474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30582 34475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30583 34476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30584 34477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30585 34478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30586 34479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30588 34539 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30589 34540 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30590 34541 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30591 34542 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30592 34542 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30593 34543 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30594 34544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30595 34545 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30596 34546 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30597 34546 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30598 34547 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30599 34548 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30600 34549 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30601 34550 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30602 34551 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30603 34551 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30604 34552 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30605 34553 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30606 34554 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30607 34554 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30608 34555 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30609 34556 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00de 00ded8b6 size 4
Debug: 30610 34557 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30611 34558 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30612 34558 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30613 34559 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30614 34560 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30615 34561 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30616 34562 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30617 34563 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30618 34563 armv7m.c:144 armv7m_restore_context():  
Debug: 30619 34564 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30620 34566 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30621 34566 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30622 34567 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30623 34568 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30624 34569 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30625 34570 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30626 34571 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30627 34571 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30628 34572 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30629 34573 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30630 34574 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30631 34575 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30632 34576 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30633 34590 cortex_m.c:548 cortex_m_poll():  
Debug: 30634 34591 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30635 34593 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30636 34594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30637 34595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30638 34596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30639 34597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30640 34598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30641 34600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30642 34601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30643 34602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30644 34603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30645 34604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30646 34605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30647 34606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30648 34607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30649 34608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30650 34609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30651 34610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30652 34611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30653 34612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30654 34613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30655 34614 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30656 34615 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30657 34617 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30658 34618 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30659 34618 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30660 34619 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30661 34620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30662 34621 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30663 34621 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30664 34622 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30665 34623 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30666 34624 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30667 34624 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30668 34625 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30669 34626 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30670 34627 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30671 34627 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 30672 34628 psoc4.c:721 psoc4_write(): Downloaded 28416 of 32695 bytes
Debug: 30673 34629 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30674 34629 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30675 34630 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30676 34631 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30677 34631 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30678 34633 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30679 34634 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30680 34635 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30681 34635 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30682 34636 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30683 34637 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30684 34639 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30685 34640 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30686 34641 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30687 34642 armv7m.c:144 armv7m_restore_context():  
Debug: 30688 34643 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30689 34644 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30690 34645 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30691 34646 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30692 34647 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30693 34648 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30694 34649 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30695 34650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30696 34651 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30697 34652 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30698 34653 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30699 34654 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30700 34655 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30701 34656 cortex_m.c:548 cortex_m_poll():  
Debug: 30702 34656 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30703 34658 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30704 34660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30705 34661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30706 34662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30707 34663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30708 34665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30709 34667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30710 34668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30711 34669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30712 34670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30713 34671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30714 34672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30715 34673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30716 34675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30717 34676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30718 34677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30719 34678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30720 34679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30721 34680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30722 34682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30723 34684 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30724 34685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30725 34686 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30726 34687 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30727 34688 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30728 34689 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30729 34690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30730 34690 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30731 34691 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30732 34692 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30733 34693 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30734 34694 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30735 34694 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30736 34695 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30737 34696 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30738 34696 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30739 34697 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30740 34698 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30741 34699 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30742 34700 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30743 34701 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30744 34702 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00df 00dfd8b6 size 4
Debug: 30745 34703 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30746 34703 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30747 34704 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30748 34705 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30749 34705 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30750 34707 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30751 34708 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30752 34709 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30753 34709 armv7m.c:144 armv7m_restore_context():  
Debug: 30754 34710 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30755 34711 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30756 34712 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30757 34713 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30758 34714 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30759 34715 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30760 34716 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30761 34717 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30762 34718 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30763 34719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30764 34720 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30765 34721 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30766 34721 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30767 34722 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30768 34737 cortex_m.c:548 cortex_m_poll():  
Debug: 30769 34744 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30770 34746 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30771 34747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30772 34749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30773 34750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30774 34751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30775 34752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30776 34753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30777 34754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30778 34755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30779 34756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30780 34757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30781 34759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30782 34760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30783 34761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30784 34762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30785 34763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30786 34764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30787 34764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30788 34766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30789 34767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30790 34768 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30791 34769 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30792 34770 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30793 34771 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30794 34772 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30795 34773 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30796 34774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30797 34774 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30798 34775 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30799 34776 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30800 34776 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30801 34777 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30802 34778 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30803 34779 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30804 34780 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30805 34780 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30806 34781 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30807 34782 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30808 34782 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30809 34783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30810 34784 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30811 34785 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30812 34786 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30813 34786 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30814 34787 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30815 34788 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30816 34789 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30817 34789 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30818 34792 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30819 34793 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30820 34794 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30821 34794 armv7m.c:144 armv7m_restore_context():  
Debug: 30822 34795 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30823 34796 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30824 34797 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30825 34798 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30826 34799 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30827 34800 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30828 34802 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30829 34803 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30830 34803 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30831 34804 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30832 34805 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30833 34806 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30834 34807 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30835 34808 cortex_m.c:548 cortex_m_poll():  
Debug: 30836 34809 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30837 34810 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30838 34812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30839 34813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30840 34814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30841 34815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30842 34816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30843 34817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30844 34818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30845 34819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30846 34820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30847 34821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30848 34822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30849 34824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30850 34825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30851 34825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30852 34827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30853 34828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30854 34829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30855 34830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30856 34831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30857 34832 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30858 34833 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30859 34834 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30860 34836 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30861 34836 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30862 34837 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30863 34838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30864 34839 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30865 34840 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30866 34840 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30867 34841 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30868 34842 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30869 34843 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 30870 34843 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30871 34844 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30872 34845 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30873 34846 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30874 34846 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30875 34847 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30876 34848 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30877 34849 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30878 34850 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e0 00e0d8b6 size 4
Debug: 30879 34850 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 30880 34851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30881 34852 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 30882 34852 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 30883 34853 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 30884 34854 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30885 34855 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 30886 34856 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30887 34857 armv7m.c:144 armv7m_restore_context():  
Debug: 30888 34858 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30889 34859 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30890 34860 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30891 34861 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30892 34862 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30893 34863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30894 34864 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30895 34865 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30896 34866 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30897 34867 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30898 34868 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30899 34869 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30900 34870 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30901 34871 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 30902 34885 cortex_m.c:548 cortex_m_poll():  
Debug: 30903 34886 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30904 34887 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30905 34889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30906 34890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30907 34891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30908 34892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30909 34893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30910 34894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30911 34895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30912 34896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30913 34897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30914 34899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30915 34900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30916 34901 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30917 34902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30918 34903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30919 34904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30920 34905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30921 34906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30922 34907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30923 34909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30924 34909 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30925 34910 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30926 34912 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30927 34913 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30928 34913 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30929 34914 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30930 34915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30931 34916 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30932 34917 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 30933 34917 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 30934 34918 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 30935 34919 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 30936 34920 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 30937 34921 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30938 34921 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30939 34922 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 30940 34923 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 30941 34924 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 30942 34924 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 30943 34925 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30944 34926 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 30945 34927 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 30946 34928 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 30947 34928 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 30948 34929 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 30949 34930 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 30950 34930 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 30951 34931 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 30952 34934 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 30953 34935 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 30954 34936 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 30955 34936 armv7m.c:144 armv7m_restore_context():  
Debug: 30956 34937 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 30957 34938 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 30958 34939 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 30959 34940 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 30960 34941 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 30961 34942 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 30962 34943 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 30963 34944 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 30964 34944 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 30965 34945 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 30966 34946 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 30967 34947 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 30968 34948 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 30969 34949 cortex_m.c:548 cortex_m_poll():  
Debug: 30970 34949 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 30971 34951 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 30972 34952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 30973 34954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 30974 34955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 30975 34956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 30976 34957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 30977 34958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 30978 34959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 30979 34960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 30980 34961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 30981 34962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 30982 34963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 30983 34964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 30984 34965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 30985 34966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 30986 34967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 30987 34968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30988 34969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 30989 34970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 30990 34971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 30991 34972 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 30992 34973 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 30993 34975 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 30994 34976 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 30995 34976 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 30996 34977 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 30997 34978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 30998 34979 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 30999 34979 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31000 34980 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31001 34981 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31002 34982 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31003 34983 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31004 34984 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31005 34984 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31006 34985 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31007 34986 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31008 34987 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31009 34987 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31010 34988 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31011 34989 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31012 34990 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e1 00e1d8b6 size 4
Debug: 31013 34991 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31014 34991 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31015 34992 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31016 34993 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31017 34994 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31018 34995 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31019 34995 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31020 34996 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31021 34997 armv7m.c:144 armv7m_restore_context():  
Debug: 31022 34998 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31023 35000 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31024 35001 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31025 35002 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31026 35003 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31027 35004 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31028 35005 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31029 35006 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31030 35007 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31031 35008 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31032 35009 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31033 35010 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31034 35011 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31035 35012 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31036 35026 cortex_m.c:548 cortex_m_poll():  
Debug: 31037 35027 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31038 35028 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31039 35030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31040 35031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31041 35032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31042 35033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31043 35034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31044 35035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31045 35036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31046 35037 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31047 35038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31048 35039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31049 35040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31050 35041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31051 35042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31052 35043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31053 35044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31054 35046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31055 35047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31056 35048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31057 35049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31058 35051 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31059 35052 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31060 35053 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31061 35054 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31062 35055 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31063 35056 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31064 35057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31065 35058 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31066 35058 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31067 35059 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31068 35060 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31069 35061 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31070 35062 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31071 35063 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31072 35064 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31073 35065 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31074 35066 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31075 35066 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31076 35067 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31077 35068 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31078 35069 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31079 35070 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31080 35071 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31081 35072 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31082 35073 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31083 35074 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31084 35074 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31085 35075 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31086 35077 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31087 35080 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31088 35081 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31089 35082 armv7m.c:144 armv7m_restore_context():  
Debug: 31090 35082 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31091 35084 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31092 35085 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31093 35086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31094 35087 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31095 35088 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31096 35088 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31097 35090 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31098 35090 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31099 35091 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31100 35092 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31101 35093 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31102 35094 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31103 35095 cortex_m.c:548 cortex_m_poll():  
Debug: 31104 35095 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31105 35097 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31106 35099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31107 35101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31108 35102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31109 35103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31110 35104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31111 35105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31112 35106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31113 35107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31114 35108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31115 35109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31116 35110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31117 35111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31118 35112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31119 35113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31120 35114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31121 35115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31122 35117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31123 35118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31124 35119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31125 35120 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31126 35121 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31127 35122 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31128 35123 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31129 35125 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31130 35125 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31131 35126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31132 35126 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31133 35127 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31134 35128 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31135 35129 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31136 35130 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31137 35132 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31138 35132 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31139 35133 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31140 35134 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31141 35134 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31142 35135 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31143 35136 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31144 35137 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31145 35137 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31147 35138 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e2 00e2d8b6 size 4
Debug: 31148 35139 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31149 35140 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31150 35140 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31151 35141 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31152 35142 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31153 35143 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31154 35144 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31155 35145 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31156 35146 armv7m.c:144 armv7m_restore_context():  
Debug: 31157 35146 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31158 35148 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31159 35149 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31160 35150 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31161 35151 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31162 35152 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31163 35152 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31164 35153 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31165 35154 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31166 35155 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31167 35156 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31168 35157 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31169 35158 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31170 35159 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31171 35173 cortex_m.c:548 cortex_m_poll():  
Debug: 31172 35174 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31173 35175 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31174 35177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31175 35178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31176 35179 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31177 35180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31178 35181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31179 35184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31180 35185 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31181 35186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31182 35187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31183 35188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31184 35189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31185 35190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31186 35191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31187 35192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31188 35193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31189 35194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31190 35195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31191 35196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31192 35197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31193 35198 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31194 35200 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31195 35201 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31196 35202 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31197 35203 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31198 35204 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31199 35205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31200 35205 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31201 35206 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31202 35207 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31203 35208 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31204 35209 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31205 35210 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31206 35211 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31207 35211 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31208 35212 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31209 35213 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 31210 35213 psoc4.c:721 psoc4_write(): Downloaded 28928 of 32695 bytes
Debug: 31211 35214 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31212 35215 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31213 35216 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31214 35217 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31215 35218 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31216 35219 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31217 35220 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31218 35221 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31219 35221 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31220 35222 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31221 35223 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31222 35225 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31223 35226 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31224 35227 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31225 35228 armv7m.c:144 armv7m_restore_context():  
Debug: 31226 35229 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31227 35230 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31228 35231 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31229 35232 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31230 35233 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31231 35234 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31232 35235 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31233 35236 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31234 35237 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31235 35238 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31236 35239 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31237 35239 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31238 35240 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31239 35241 cortex_m.c:548 cortex_m_poll():  
Debug: 31240 35242 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31241 35243 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31242 35245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31243 35246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31244 35247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31245 35248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31246 35249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31247 35250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31248 35251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31249 35252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31250 35253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31251 35254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31252 35255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31253 35256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31254 35257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31255 35258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31256 35260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31257 35261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31258 35262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31259 35263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31260 35264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31261 35265 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31262 35266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31263 35268 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31264 35269 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31265 35269 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31266 35270 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31267 35271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31268 35272 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31269 35273 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31270 35274 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31271 35274 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31272 35275 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31273 35276 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31274 35277 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31275 35277 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31276 35278 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31277 35279 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31278 35280 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31279 35280 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31280 35281 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31281 35282 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31282 35283 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e3 00e3d8b6 size 4
Debug: 31283 35284 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31284 35285 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31285 35285 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31286 35286 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31287 35287 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31288 35288 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31289 35289 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31290 35290 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31291 35291 armv7m.c:144 armv7m_restore_context():  
Debug: 31292 35291 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31293 35293 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31294 35294 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31295 35295 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31296 35295 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31297 35296 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31298 35297 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31299 35298 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31300 35299 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31301 35301 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31302 35302 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31303 35303 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31304 35304 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31305 35305 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31306 35319 cortex_m.c:548 cortex_m_poll():  
Debug: 31307 35320 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31308 35322 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31309 35323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31310 35324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31311 35325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31312 35326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31313 35327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31314 35328 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31315 35329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31316 35330 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31317 35331 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31318 35332 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31319 35333 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31320 35335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31321 35336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31322 35337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31323 35338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31324 35339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31325 35340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31326 35341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31327 35342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31328 35343 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31329 35344 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31330 35345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31331 35346 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31332 35347 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31333 35348 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31334 35349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31335 35349 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31336 35350 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31337 35351 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31338 35352 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31339 35353 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31340 35354 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31341 35354 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31342 35355 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31343 35356 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31344 35356 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31345 35357 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31346 35358 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31347 35359 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31348 35359 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31349 35360 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31350 35361 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31351 35362 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31352 35363 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31353 35363 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31354 35364 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31355 35365 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31356 35367 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31357 35368 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31358 35369 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31359 35370 armv7m.c:144 armv7m_restore_context():  
Debug: 31360 35371 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31361 35372 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31362 35373 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31363 35374 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31364 35375 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31365 35376 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31366 35376 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31367 35377 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31368 35378 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31369 35379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31370 35380 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31371 35381 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31372 35382 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31373 35383 cortex_m.c:548 cortex_m_poll():  
Debug: 31374 35384 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31375 35385 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31376 35387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31377 35388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31378 35389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31379 35390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31380 35391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31381 35392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31382 35393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31383 35394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31384 35395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31385 35396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31386 35397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31387 35398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31388 35400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31389 35401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31390 35402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31391 35403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31392 35404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31393 35405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31394 35406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31395 35407 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31396 35408 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31397 35409 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31398 35410 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31399 35411 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31400 35411 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31401 35413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31402 35413 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31403 35414 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31404 35415 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31405 35415 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31406 35417 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31407 35417 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31408 35418 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31409 35419 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31410 35419 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31411 35420 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31412 35421 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31413 35422 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31414 35422 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31415 35423 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31416 35424 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e4 00e4d8b6 size 4
Debug: 31417 35425 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31418 35426 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31419 35426 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31420 35427 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31421 35428 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31422 35430 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31423 35431 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31424 35432 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31425 35433 armv7m.c:144 armv7m_restore_context():  
Debug: 31426 35434 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31427 35435 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31428 35436 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31429 35437 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31430 35438 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31431 35439 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31432 35439 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31433 35441 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31434 35441 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31435 35442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31436 35443 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31437 35444 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31438 35445 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31439 35446 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31440 35460 cortex_m.c:548 cortex_m_poll():  
Debug: 31441 35461 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31442 35463 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31443 35464 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31444 35465 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31445 35466 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31446 35468 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31447 35469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31448 35470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31449 35471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31450 35472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31451 35473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31452 35474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31453 35475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31454 35476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31455 35477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31456 35478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31457 35479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31458 35480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31459 35481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31460 35482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31461 35483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31462 35484 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31463 35485 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31464 35486 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31465 35487 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31466 35488 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31467 35489 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31468 35490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31469 35491 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31470 35491 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31471 35494 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31472 35495 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31473 35496 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31474 35497 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31475 35498 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31476 35498 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31477 35499 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31478 35500 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31479 35501 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31480 35501 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31481 35502 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31482 35503 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31483 35504 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31484 35505 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31485 35506 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31486 35506 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31487 35507 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31488 35508 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31489 35508 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31490 35511 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31491 35512 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31492 35513 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31493 35514 armv7m.c:144 armv7m_restore_context():  
Debug: 31494 35514 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31495 35516 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31496 35517 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31497 35518 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31498 35519 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31499 35520 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31500 35521 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31501 35522 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31502 35523 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31503 35524 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31504 35525 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31505 35526 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31506 35526 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31507 35527 cortex_m.c:548 cortex_m_poll():  
Debug: 31508 35528 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31509 35530 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31510 35532 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31511 35533 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31512 35534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31513 35535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31514 35537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31515 35538 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31516 35539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31517 35540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31518 35541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31519 35542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31520 35543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31521 35544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31522 35545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31523 35546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31524 35547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31525 35548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31526 35550 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31527 35551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31528 35552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31529 35553 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31530 35554 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31531 35555 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31532 35556 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31533 35557 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31534 35557 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31535 35559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31536 35559 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31537 35560 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31538 35561 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31539 35561 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31540 35563 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31541 35563 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31542 35564 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31543 35565 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31544 35566 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31545 35567 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31546 35568 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31547 35569 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31548 35570 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31549 35570 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31550 35571 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e5 00e5d8b6 size 4
Debug: 31551 35572 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31552 35573 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31553 35573 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31554 35574 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31555 35575 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31556 35576 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31557 35577 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31558 35578 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31559 35579 armv7m.c:144 armv7m_restore_context():  
Debug: 31560 35579 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31561 35582 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31562 35583 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31563 35584 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31564 35585 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31565 35586 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31566 35587 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31567 35588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31568 35589 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31569 35590 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31570 35591 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31571 35592 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31572 35592 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31573 35593 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31574 35608 cortex_m.c:548 cortex_m_poll():  
Debug: 31575 35608 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31576 35610 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31577 35612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31578 35613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31579 35614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31580 35617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31581 35619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31582 35620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31583 35621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31584 35622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31585 35623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31586 35625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31587 35626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31588 35627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31589 35628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31590 35629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31591 35630 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31592 35632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31593 35634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31594 35635 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31595 35636 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31596 35637 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31597 35638 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31598 35639 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31599 35640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31600 35641 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31601 35642 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31602 35644 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31603 35644 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31604 35645 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31605 35646 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31606 35646 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31607 35648 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31608 35649 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31609 35649 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31610 35650 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31611 35651 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31612 35651 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31613 35652 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31614 35653 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31615 35654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31616 35654 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31617 35655 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31618 35656 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31619 35657 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31620 35658 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31621 35659 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31622 35659 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31623 35660 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31624 35662 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31625 35663 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31626 35665 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31627 35665 armv7m.c:144 armv7m_restore_context():  
Debug: 31628 35666 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31629 35668 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31630 35669 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31631 35670 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31632 35670 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31633 35671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31634 35672 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31635 35673 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31636 35674 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31637 35675 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31638 35676 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31639 35676 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31640 35677 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31641 35678 cortex_m.c:548 cortex_m_poll():  
Debug: 31642 35679 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31643 35681 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31644 35682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31645 35684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31646 35685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31647 35686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31648 35687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31649 35688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31650 35689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31651 35690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31652 35691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31653 35692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31654 35693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31655 35694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31656 35695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31657 35696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31658 35697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31659 35698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31660 35699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31661 35700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31662 35701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31663 35703 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31664 35704 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31665 35705 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31666 35706 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31667 35706 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31668 35707 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31669 35708 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31670 35709 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31671 35710 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31672 35710 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31673 35711 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31674 35712 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31675 35713 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31676 35714 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31677 35714 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31678 35715 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31679 35716 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31680 35717 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31681 35718 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31682 35718 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31683 35719 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31685 35720 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e6 00e6d8b6 size 4
Debug: 31686 35721 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31687 35721 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31688 35722 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31689 35723 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31690 35724 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31691 35725 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31692 35726 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31693 35727 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31694 35727 armv7m.c:144 armv7m_restore_context():  
Debug: 31695 35728 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31696 35730 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31697 35730 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31698 35732 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31699 35732 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31700 35733 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31701 35734 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31702 35735 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31703 35736 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31704 35737 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31705 35738 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31706 35739 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31707 35739 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31708 35740 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31709 35755 cortex_m.c:548 cortex_m_poll():  
Debug: 31710 35756 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31711 35757 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31712 35759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31713 35760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31714 35761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31715 35762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31716 35763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31717 35764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31718 35765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31719 35766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31720 35767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31721 35768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31722 35769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31723 35770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31724 35771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31725 35772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31726 35773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31727 35774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31728 35775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31729 35777 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31730 35778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31731 35779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31732 35780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31733 35781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31734 35782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31735 35782 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31736 35783 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31737 35784 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31738 35785 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31739 35786 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31740 35786 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31741 35787 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31742 35788 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31743 35789 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31744 35790 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31745 35790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31746 35791 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31747 35792 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 31748 35793 psoc4.c:721 psoc4_write(): Downloaded 29440 of 32695 bytes
Debug: 31749 35793 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31750 35794 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31751 35795 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31752 35795 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31753 35796 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31754 35797 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31755 35798 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31756 35799 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31757 35800 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31758 35801 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31759 35802 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31760 35804 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31761 35806 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31762 35807 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31763 35807 armv7m.c:144 armv7m_restore_context():  
Debug: 31764 35808 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31765 35810 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31766 35811 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31767 35812 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31768 35812 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31769 35813 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31770 35815 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31771 35816 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31772 35817 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31773 35818 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31774 35819 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31775 35820 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31776 35820 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31777 35821 cortex_m.c:548 cortex_m_poll():  
Debug: 31778 35822 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31779 35824 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31780 35826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31781 35827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31782 35828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31783 35829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31784 35830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31785 35831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31786 35833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31787 35834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31788 35835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31789 35837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31790 35838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31791 35839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31792 35840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31793 35841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31794 35842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31795 35843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31796 35844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31797 35845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31798 35846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31799 35847 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31800 35848 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31801 35849 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31802 35850 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31803 35851 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31804 35852 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31805 35853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31806 35853 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31807 35854 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31808 35855 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31809 35856 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31810 35857 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31811 35857 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31812 35858 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31813 35859 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31814 35860 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31815 35860 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31816 35861 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31817 35862 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31818 35862 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31819 35863 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31820 35864 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e7 00e7d8b6 size 4
Debug: 31821 35865 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31822 35866 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31823 35867 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31824 35867 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31825 35868 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31826 35869 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31827 35870 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31828 35871 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31829 35872 armv7m.c:144 armv7m_restore_context():  
Debug: 31830 35873 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31831 35874 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31832 35875 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31833 35876 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31834 35877 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31835 35878 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31836 35879 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31837 35880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31838 35880 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31839 35881 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31840 35882 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31841 35883 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31842 35884 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31843 35885 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31844 35899 cortex_m.c:548 cortex_m_poll():  
Debug: 31845 35900 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31846 35902 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31847 35903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31848 35904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31849 35906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31850 35907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31851 35908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31852 35909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31853 35910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31854 35911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31855 35912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31856 35913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31857 35914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31858 35915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31859 35916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31860 35917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31861 35918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31862 35919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31863 35920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31864 35921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31865 35922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31866 35923 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31867 35924 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31868 35925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31869 35926 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31870 35926 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31871 35927 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31872 35928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31873 35929 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31874 35930 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31875 35930 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31876 35931 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31877 35932 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31878 35933 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 31879 35934 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31880 35934 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31881 35935 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31882 35936 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31883 35936 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 31884 35937 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31885 35938 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31886 35939 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31887 35939 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31888 35940 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 31889 35941 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 31890 35942 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31891 35942 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 31892 35943 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 31893 35944 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 31894 35946 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31895 35947 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 31896 35948 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31897 35949 armv7m.c:144 armv7m_restore_context():  
Debug: 31898 35950 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31899 35951 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31900 35952 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31901 35953 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31902 35954 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31903 35955 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31904 35955 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31905 35956 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31906 35957 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31907 35958 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31908 35959 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31909 35960 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31910 35960 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31911 35961 cortex_m.c:548 cortex_m_poll():  
Debug: 31912 35962 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31913 35964 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31914 35965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31915 35966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31916 35967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31917 35968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31918 35970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31919 35971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31920 35972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31921 35973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31922 35974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31923 35975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31924 35976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31925 35977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31926 35978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31927 35979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31928 35980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31929 35981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31930 35982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31931 35983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31932 35984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 31933 35985 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 31934 35986 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 31935 35987 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 31936 35988 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 31937 35989 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 31938 35989 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 31939 35990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31940 35991 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 31941 35992 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 31942 35992 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 31943 35993 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 31944 35994 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 31945 35995 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 31946 35996 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31947 35996 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31948 35997 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 31949 35998 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 31950 35999 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 31951 35999 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31952 36000 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 31953 36001 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 31954 36002 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e8 00e8d8b6 size 4
Debug: 31955 36002 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 31956 36003 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 31957 36004 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 31958 36005 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 31959 36005 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 31960 36006 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 31961 36007 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 31962 36008 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 31963 36009 armv7m.c:144 armv7m_restore_context():  
Debug: 31964 36010 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 31965 36011 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 31966 36012 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 31967 36013 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 31968 36014 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 31969 36015 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 31970 36015 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 31971 36016 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 31972 36017 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 31973 36018 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 31974 36019 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 31975 36020 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 31976 36021 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 31977 36022 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 31978 36036 cortex_m.c:548 cortex_m_poll():  
Debug: 31979 36037 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 31980 36039 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 31981 36040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 31982 36041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 31983 36042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 31984 36043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 31985 36044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 31986 36045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 31987 36047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 31988 36048 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 31989 36049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 31990 36050 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 31991 36051 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 31992 36052 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 31993 36053 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 31994 36054 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 31995 36055 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 31996 36056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 31997 36057 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 31998 36058 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 31999 36059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32000 36060 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32001 36061 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32002 36062 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32003 36063 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32004 36064 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32005 36065 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32006 36066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32007 36066 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32008 36067 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32009 36068 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32010 36069 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32011 36070 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32012 36070 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32013 36071 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32014 36072 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32015 36072 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32016 36073 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32017 36074 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32018 36074 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32019 36075 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32020 36076 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32021 36076 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32022 36078 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32023 36078 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32024 36079 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32025 36080 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32026 36081 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32027 36081 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32028 36084 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32029 36085 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32030 36086 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32031 36087 armv7m.c:144 armv7m_restore_context():  
Debug: 32032 36087 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32033 36089 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32034 36090 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32035 36091 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32036 36091 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32037 36092 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32038 36093 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32039 36094 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32040 36095 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32041 36096 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32042 36097 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32043 36097 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32044 36098 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32045 36099 cortex_m.c:548 cortex_m_poll():  
Debug: 32046 36100 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32047 36102 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32048 36103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32049 36104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32050 36105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32051 36106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32052 36107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32053 36109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32054 36110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32055 36111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32056 36112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32057 36113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32058 36114 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32059 36115 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32060 36116 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32061 36117 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32062 36118 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32063 36119 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32064 36120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32065 36121 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32066 36122 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32067 36124 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32068 36125 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32069 36126 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32070 36127 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32071 36127 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32072 36128 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32073 36129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32074 36130 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32075 36131 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32076 36131 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32077 36132 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32078 36133 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32079 36134 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32080 36135 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32081 36135 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32082 36136 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32083 36137 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32084 36137 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32085 36138 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32086 36139 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32087 36140 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32088 36141 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00e9 00e9d8b6 size 4
Debug: 32089 36141 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32090 36142 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32091 36143 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32092 36143 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32093 36144 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32094 36145 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32095 36146 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32096 36147 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32097 36148 armv7m.c:144 armv7m_restore_context():  
Debug: 32098 36149 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32099 36150 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32100 36151 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32101 36152 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32102 36153 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32103 36154 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32104 36154 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32105 36155 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32106 36156 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32107 36157 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32108 36158 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32109 36159 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32110 36160 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32111 36161 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32112 36177 cortex_m.c:548 cortex_m_poll():  
Debug: 32113 36185 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32114 36187 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32115 36188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32116 36189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32117 36191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32118 36192 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32119 36193 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32120 36194 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32121 36195 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32122 36196 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32123 36197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32124 36198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32125 36200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32126 36201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32127 36202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32128 36203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32129 36205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32130 36206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32131 36208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32132 36209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32133 36210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32134 36211 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32135 36212 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32136 36213 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32137 36215 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32138 36215 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32139 36216 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32140 36217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32141 36218 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32142 36219 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32143 36220 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32144 36220 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32145 36222 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32146 36222 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32147 36223 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32148 36224 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32149 36225 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32150 36225 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32151 36226 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32152 36227 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32153 36227 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32154 36228 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32155 36229 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32156 36230 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32157 36231 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32158 36232 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32159 36232 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32160 36233 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32161 36234 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32162 36237 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32163 36238 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32164 36239 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32165 36240 armv7m.c:144 armv7m_restore_context():  
Debug: 32166 36241 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32167 36242 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32168 36243 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32169 36244 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32170 36245 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32171 36246 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32172 36246 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32173 36247 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32174 36248 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32175 36249 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32176 36250 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32177 36251 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32178 36252 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32179 36253 cortex_m.c:548 cortex_m_poll():  
Debug: 32180 36253 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32181 36255 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32182 36257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32183 36258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32184 36259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32185 36260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32186 36261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32187 36262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32188 36263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32189 36264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32190 36265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32191 36266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32192 36267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32193 36268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32194 36269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32195 36270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32196 36271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32197 36272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32198 36273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32199 36274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32200 36275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32201 36276 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32202 36277 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32203 36279 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32204 36280 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32205 36280 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32206 36281 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32207 36282 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32208 36283 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32209 36284 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32210 36284 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32211 36285 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32212 36286 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32213 36287 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32214 36288 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32215 36288 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32216 36289 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32217 36290 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32218 36291 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32219 36291 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32220 36292 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32221 36293 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32223 36294 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ea 00ead8b6 size 4
Debug: 32224 36295 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32225 36295 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32226 36296 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32227 36297 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32228 36298 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32229 36299 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32230 36300 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32231 36301 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32232 36302 armv7m.c:144 armv7m_restore_context():  
Debug: 32233 36303 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32234 36304 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32235 36305 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32236 36306 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32237 36307 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32238 36308 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32239 36308 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32240 36309 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32241 36310 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32242 36311 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32243 36312 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32244 36313 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32245 36313 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32246 36314 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32247 36583 cortex_m.c:548 cortex_m_poll():  
Debug: 32248 36584 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32249 36586 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32250 36587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32251 36588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32252 36589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32253 36590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32254 36591 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32255 36592 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32256 36593 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32257 36594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32258 36595 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32259 36596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32260 36597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32261 36598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32262 36599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32263 36600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32264 36601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32265 36602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32266 36603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32267 36604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32268 36605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32269 36606 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32270 36607 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32271 36609 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32272 36610 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32273 36611 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32274 36612 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32275 36616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32276 36622 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32277 36624 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32278 36625 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32279 36626 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32280 36627 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32281 36628 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32282 36629 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32283 36630 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32284 36630 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32285 36631 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 32286 36633 psoc4.c:721 psoc4_write(): Downloaded 29952 of 32695 bytes
Debug: 32287 36634 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32288 36635 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32289 36635 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32290 36636 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32291 36637 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32292 36638 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32293 36639 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32294 36640 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32295 36644 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32296 36646 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32297 36646 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32298 36649 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32299 36650 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32300 36651 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32301 36652 armv7m.c:144 armv7m_restore_context():  
Debug: 32302 36653 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32303 36655 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32304 36655 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32305 36656 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32306 36657 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32307 36658 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32308 36659 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32309 36660 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32310 36661 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32311 36662 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32312 36663 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32313 36664 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32314 36664 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32315 36665 cortex_m.c:548 cortex_m_poll():  
Debug: 32316 36666 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32317 36668 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32318 36669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32319 36670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32320 36671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32321 36672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32322 36673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32323 36674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32324 36675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32325 36676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32326 36677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32327 36678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32328 36680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32329 36681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32330 36682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32331 36683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32332 36684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32333 36685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32334 36686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32335 36687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32336 36688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32337 36689 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32338 36690 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32339 36692 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32340 36693 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32341 36694 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32342 36694 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32343 36695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32344 36696 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32345 36697 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32346 36698 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32347 36698 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32348 36700 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32349 36701 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32350 36701 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32351 36702 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32352 36703 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32353 36704 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32354 36704 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32355 36705 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32356 36706 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32357 36706 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32358 36707 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00eb 00ebd8b6 size 4
Debug: 32359 36708 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32360 36709 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32361 36710 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32362 36710 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32363 36711 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32364 36712 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32365 36713 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32366 36714 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32367 36715 armv7m.c:144 armv7m_restore_context():  
Debug: 32368 36716 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32369 36717 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32370 36718 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32371 36719 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32372 36720 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32373 36721 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32374 36722 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32375 36723 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32376 36723 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32377 36724 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32378 36725 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32379 36726 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32380 36727 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32381 36728 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32382 36742 cortex_m.c:548 cortex_m_poll():  
Debug: 32383 36743 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32384 36745 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32385 36747 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32386 36748 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32387 36749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32388 36750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32389 36751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32390 36752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32391 36753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32392 36754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32393 36755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32394 36756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32395 36757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32396 36758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32397 36759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32398 36760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32399 36761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32400 36762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32401 36763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32402 36764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32403 36765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32404 36766 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32405 36767 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32406 36769 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32407 36771 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32408 36771 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32409 36772 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32410 36773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32411 36774 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32412 36775 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32413 36775 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32414 36776 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32415 36777 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32416 36778 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32417 36779 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32418 36779 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32419 36780 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32420 36781 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32421 36781 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32422 36782 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32423 36783 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32424 36784 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32425 36784 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32426 36786 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32427 36786 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32428 36787 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32429 36788 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32430 36789 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32431 36789 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32432 36792 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32433 36793 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32434 36794 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32435 36795 armv7m.c:144 armv7m_restore_context():  
Debug: 32436 36795 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32437 36797 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32438 36798 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32439 36799 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32440 36800 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32441 36801 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32442 36802 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32443 36803 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32444 36804 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32445 36805 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32446 36806 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32447 36807 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32448 36807 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32449 36809 cortex_m.c:548 cortex_m_poll():  
Debug: 32450 36809 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32451 36811 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32452 36812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32453 36814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32454 36815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32455 36816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32456 36817 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32457 36818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32458 36819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32459 36820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32460 36821 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32461 36822 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32462 36823 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32463 36824 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32464 36825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32465 36826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32466 36827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32467 36828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32468 36829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32469 36830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32470 36831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32471 36832 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32472 36833 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32473 36834 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32474 36835 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32475 36836 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32476 36837 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32477 36838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32478 36838 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32479 36839 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32480 36840 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32481 36841 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32482 36842 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32483 36842 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32484 36843 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32485 36844 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32486 36845 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32487 36845 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32488 36846 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32489 36847 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32490 36847 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32491 36848 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32492 36849 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ec 00ecd8b6 size 4
Debug: 32493 36850 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32494 36851 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32495 36852 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32496 36852 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32497 36853 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32498 36854 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32499 36855 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32500 36856 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32501 36857 armv7m.c:144 armv7m_restore_context():  
Debug: 32502 36857 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32503 36859 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32504 36860 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32505 36861 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32506 36861 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32507 36863 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32508 36863 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32509 36865 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32510 36865 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32511 36867 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32512 36868 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32513 36868 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32514 36869 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32515 36870 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32516 36884 cortex_m.c:548 cortex_m_poll():  
Debug: 32517 36885 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32518 36887 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32519 36888 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32520 36889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32521 36891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32522 36892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32523 36893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32524 36894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32525 36895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32526 36896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32527 36897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32528 36898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32529 36899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32530 36900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32531 36902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32532 36903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32533 36904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32534 36905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32535 36906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32536 36907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32537 36908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32538 36909 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32539 36910 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32540 36911 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32541 36912 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32542 36913 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32543 36914 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32544 36915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32545 36916 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32546 36916 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32547 36917 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32548 36918 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32549 36919 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32550 36920 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32551 36920 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32552 36921 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32553 36922 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32554 36922 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32555 36923 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32556 36924 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32557 36925 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32558 36925 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32559 36926 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32560 36927 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32561 36928 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32562 36929 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32563 36929 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32564 36930 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32565 36931 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32566 36933 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32567 36934 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32568 36935 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32569 36936 armv7m.c:144 armv7m_restore_context():  
Debug: 32570 36937 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32571 36938 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32572 36939 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32573 36940 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32574 36941 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32575 36942 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32576 36943 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32577 36944 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32578 36944 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32579 36945 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32580 36946 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32581 36947 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32582 36948 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32583 36949 cortex_m.c:548 cortex_m_poll():  
Debug: 32584 36950 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32585 36951 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32586 36953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32587 36954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32588 36955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32589 36956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32590 36957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32591 36958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32592 36959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32593 36960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32594 36961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32595 36962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32596 36963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32597 36964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32598 36965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32599 36966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32600 36968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32601 36969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32602 36970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32603 36971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32604 36972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32605 36973 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32606 36974 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32607 36975 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32608 36976 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32609 36977 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32610 36977 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32611 36978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32612 36979 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32613 36980 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32614 36981 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32615 36981 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32616 36982 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32617 36983 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32618 36984 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32619 36985 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32620 36985 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32621 36986 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32622 36987 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32623 36987 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32624 36988 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32625 36989 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32626 36990 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ed 00edd8b6 size 4
Debug: 32627 36991 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32628 36992 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32629 36992 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32630 36993 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32631 36994 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32632 36995 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32633 36996 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32634 36997 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32635 36998 armv7m.c:144 armv7m_restore_context():  
Debug: 32636 36999 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32637 37000 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32638 37001 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32639 37002 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32640 37003 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32641 37004 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32642 37004 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32643 37005 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32644 37006 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32645 37007 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32646 37008 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32647 37009 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32648 37010 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32649 37011 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32650 37025 cortex_m.c:548 cortex_m_poll():  
Debug: 32651 37026 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32652 37027 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32653 37029 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32654 37030 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32655 37031 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32656 37032 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32657 37033 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32658 37034 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32659 37035 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32660 37036 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32661 37038 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32662 37039 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32663 37040 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32664 37041 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32665 37042 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32666 37043 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32667 37044 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32668 37045 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32669 37046 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32670 37047 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32671 37049 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32672 37050 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32673 37051 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32674 37052 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32675 37053 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32676 37054 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32677 37054 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32678 37056 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32679 37056 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32680 37057 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32681 37058 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32682 37059 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32683 37060 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32684 37060 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32685 37061 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32686 37062 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32687 37062 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32688 37063 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32689 37064 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32690 37065 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32691 37066 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32692 37066 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32693 37067 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32694 37068 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32695 37069 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32696 37069 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32697 37070 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32698 37071 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32699 37072 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32700 37074 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32701 37075 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32702 37076 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32703 37077 armv7m.c:144 armv7m_restore_context():  
Debug: 32704 37077 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32705 37079 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32706 37080 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32707 37081 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32708 37081 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32709 37082 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32710 37083 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32711 37084 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32712 37085 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32713 37086 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32714 37087 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32715 37088 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32716 37089 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32717 37090 cortex_m.c:548 cortex_m_poll():  
Debug: 32718 37090 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32719 37092 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32720 37094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32721 37095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32722 37096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32723 37097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32724 37098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32725 37099 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32726 37100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32727 37101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32728 37103 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32729 37104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32730 37105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32731 37106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32732 37107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32733 37108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32734 37109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32735 37110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32736 37111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32737 37112 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32738 37113 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32739 37114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32740 37115 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32741 37116 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32742 37117 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32743 37118 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32744 37119 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32745 37120 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32746 37121 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32747 37121 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32748 37122 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32749 37123 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32750 37124 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32751 37125 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32752 37125 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32753 37126 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32754 37127 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32755 37127 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32756 37128 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32757 37129 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32758 37130 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32759 37130 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32760 37131 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ee 00eed8b6 size 4
Debug: 32761 37132 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32762 37133 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32763 37133 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32764 37134 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32765 37135 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32767 37136 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32768 37137 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32769 37138 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32770 37139 armv7m.c:144 armv7m_restore_context():  
Debug: 32771 37140 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32772 37141 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32773 37142 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32774 37143 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32775 37144 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32776 37145 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32777 37145 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32778 37146 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32779 37147 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32780 37148 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32781 37149 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32782 37150 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32783 37151 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32784 37152 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32785 37166 cortex_m.c:548 cortex_m_poll():  
Debug: 32786 37167 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32787 37169 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32788 37170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32789 37172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32790 37173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32791 37174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32792 37175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32793 37176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32794 37177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32795 37178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32796 37179 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32797 37180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32798 37182 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32799 37183 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32800 37184 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32801 37186 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32802 37187 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32803 37188 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32804 37189 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32805 37190 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32806 37191 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32807 37192 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32808 37193 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32809 37194 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32810 37196 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32811 37196 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32812 37197 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32813 37198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32814 37199 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32815 37200 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32816 37201 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32817 37202 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32818 37203 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32819 37203 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32820 37204 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32821 37205 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32822 37206 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32823 37206 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 32824 37207 psoc4.c:721 psoc4_write(): Downloaded 30464 of 32695 bytes
Debug: 32825 37208 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32826 37208 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32827 37209 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32828 37210 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32829 37211 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32830 37212 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32831 37212 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32832 37213 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32833 37214 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32834 37215 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32835 37215 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32836 37218 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32837 37219 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32838 37220 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32839 37221 armv7m.c:144 armv7m_restore_context():  
Debug: 32840 37222 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32841 37223 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32842 37224 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32843 37225 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32844 37226 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32845 37227 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32846 37227 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32847 37228 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32848 37229 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32849 37230 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32850 37231 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32851 37232 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32852 37233 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32853 37234 cortex_m.c:548 cortex_m_poll():  
Debug: 32854 37234 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32855 37236 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32856 37237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32857 37239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32858 37240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32859 37241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32860 37242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32861 37243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32862 37244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32863 37245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32864 37246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32865 37247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32866 37248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32867 37249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32868 37250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32869 37251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32870 37252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32871 37254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32872 37255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32873 37256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32874 37257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32875 37259 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32876 37260 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32877 37261 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32878 37262 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32879 37263 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32880 37263 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32881 37265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32882 37266 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32883 37267 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32884 37267 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32885 37268 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32886 37269 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32887 37270 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 32888 37271 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32889 37271 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32890 37272 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32891 37273 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32892 37274 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32893 37274 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32894 37275 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32895 37276 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32896 37277 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ef 00efd8b6 size 4
Debug: 32897 37278 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 32898 37278 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32899 37279 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 32900 37280 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 32901 37280 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 32902 37281 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32903 37283 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 32904 37284 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32905 37285 armv7m.c:144 armv7m_restore_context():  
Debug: 32906 37285 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32907 37287 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32908 37288 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32909 37289 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32910 37289 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32911 37291 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32912 37291 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32913 37292 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32914 37293 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32915 37294 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32916 37295 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32917 37296 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32918 37296 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32919 37297 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 32920 37312 cortex_m.c:548 cortex_m_poll():  
Debug: 32921 37313 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32922 37315 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32923 37317 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32924 37318 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32925 37319 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32926 37320 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32927 37321 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32928 37322 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32929 37323 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32930 37324 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32931 37325 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32932 37326 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 32933 37327 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 32934 37329 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 32935 37335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 32936 37337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 32937 37338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 32938 37339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32939 37340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 32940 37341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 32941 37343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 32942 37344 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 32943 37345 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 32944 37346 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 32945 37347 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 32946 37348 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 32947 37349 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 32948 37350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 32949 37351 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 32950 37351 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 32951 37352 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 32952 37353 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 32953 37354 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 32954 37355 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 32955 37356 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32956 37356 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32957 37357 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 32958 37358 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 32959 37359 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 32960 37359 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 32961 37360 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32962 37361 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 32963 37362 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 32964 37363 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 32965 37364 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 32966 37366 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 32967 37367 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 32968 37368 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 32969 37369 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 32970 37371 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 32971 37373 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 32972 37374 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 32973 37375 armv7m.c:144 armv7m_restore_context():  
Debug: 32974 37375 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 32975 37377 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 32976 37378 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 32977 37379 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 32978 37380 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 32979 37381 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 32980 37382 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 32981 37383 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 32982 37384 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 32983 37385 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 32984 37386 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 32985 37387 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 32986 37387 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 32987 37388 cortex_m.c:548 cortex_m_poll():  
Debug: 32988 37389 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 32989 37391 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 32990 37392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 32991 37394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 32992 37395 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 32993 37396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 32994 37397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 32995 37398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 32996 37400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 32997 37401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 32998 37402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 32999 37403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33000 37404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33001 37405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33002 37406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33003 37407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33004 37408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33005 37409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33006 37410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33007 37411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33008 37412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33009 37413 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33010 37414 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33011 37415 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33012 37416 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33013 37417 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33014 37418 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33015 37419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33016 37420 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33017 37421 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33018 37421 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33019 37422 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33020 37423 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33021 37424 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33022 37424 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33023 37425 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33024 37426 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33025 37427 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33026 37427 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33027 37428 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33028 37429 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33029 37430 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33030 37431 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f0 00f0d8b6 size 4
Debug: 33031 37431 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33032 37432 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33033 37433 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33034 37434 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33035 37434 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33036 37435 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33037 37436 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33038 37437 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33039 37438 armv7m.c:144 armv7m_restore_context():  
Debug: 33040 37439 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33041 37440 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33042 37441 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33043 37442 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33044 37443 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33045 37444 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33046 37445 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33047 37446 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33048 37446 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33049 37447 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33050 37448 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33051 37449 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33052 37450 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33053 37451 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33054 37465 cortex_m.c:548 cortex_m_poll():  
Debug: 33055 37466 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33056 37468 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33057 37469 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33058 37470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33059 37471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33060 37473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33061 37474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33062 37475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33063 37476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33064 37477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33065 37478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33066 37479 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33067 37480 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33068 37481 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33069 37482 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33070 37483 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33071 37484 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33072 37485 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33073 37486 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33074 37487 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33075 37488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33076 37489 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33077 37490 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33078 37491 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33079 37492 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33080 37493 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33081 37494 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33082 37495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33083 37496 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33084 37497 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33085 37497 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33086 37498 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33087 37499 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33088 37500 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33089 37501 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33090 37502 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33091 37502 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33092 37503 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33093 37504 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33094 37505 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33095 37505 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33096 37506 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33097 37507 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33098 37508 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33099 37509 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33100 37509 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33101 37510 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33102 37511 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33103 37511 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33104 37514 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33105 37515 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33106 37516 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33107 37516 armv7m.c:144 armv7m_restore_context():  
Debug: 33108 37517 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33109 37519 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33110 37520 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33111 37521 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33112 37522 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33113 37523 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33114 37524 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33115 37525 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33116 37526 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33117 37527 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33118 37528 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33119 37529 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33120 37529 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33121 37530 cortex_m.c:548 cortex_m_poll():  
Debug: 33122 37531 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33123 37533 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33124 37534 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33125 37535 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33126 37536 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33127 37537 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33128 37539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33129 37540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33130 37541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33131 37542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33132 37543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33133 37544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33134 37545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33135 37546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33136 37547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33137 37551 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33138 37552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33139 37553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33140 37555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33141 37556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33142 37557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33143 37558 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33144 37559 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33145 37560 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33146 37561 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33147 37562 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33148 37563 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33149 37564 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33150 37564 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33151 37565 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33152 37566 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33153 37567 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33154 37568 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33155 37569 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33156 37569 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33157 37570 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33158 37571 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33159 37571 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33160 37572 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33161 37573 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33162 37573 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33163 37574 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33164 37575 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f1 00f1d8b6 size 4
Debug: 33165 37576 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33166 37577 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33167 37577 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33168 37578 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33169 37579 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33170 37580 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33171 37581 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33172 37582 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33173 37583 armv7m.c:144 armv7m_restore_context():  
Debug: 33174 37584 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33175 37585 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33176 37586 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33177 37587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33178 37587 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33179 37588 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33180 37589 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33181 37590 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33182 37591 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33183 37592 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33184 37593 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33185 37594 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33186 37594 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33187 37595 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33188 37610 cortex_m.c:548 cortex_m_poll():  
Debug: 33189 37611 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33190 37613 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33191 37615 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33192 37616 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33193 37617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33194 37618 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33195 37619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33196 37620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33197 37621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33198 37622 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33199 37623 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33200 37624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33201 37625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33202 37626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33203 37627 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33204 37628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33205 37629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33206 37631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33207 37632 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33208 37633 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33209 37634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33210 37635 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33211 37636 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33212 37637 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33213 37638 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33214 37639 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33215 37640 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33216 37641 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33217 37642 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33218 37642 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33219 37643 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33220 37644 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33221 37645 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33222 37645 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33223 37646 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33224 37647 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33225 37648 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33226 37648 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33227 37649 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33228 37650 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33229 37650 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33230 37651 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33231 37652 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33232 37653 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33233 37654 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33234 37654 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33235 37655 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33236 37656 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33237 37657 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33238 37659 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33239 37660 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33240 37661 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33241 37662 armv7m.c:144 armv7m_restore_context():  
Debug: 33242 37663 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33243 37664 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33244 37665 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33245 37666 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33246 37667 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33247 37668 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33248 37668 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33249 37669 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33250 37670 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33251 37671 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33252 37672 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33253 37673 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33254 37674 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33255 37675 cortex_m.c:548 cortex_m_poll():  
Debug: 33256 37675 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33257 37677 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33258 37678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33259 37679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33260 37681 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33261 37683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33262 37684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33263 37685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33264 37686 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33265 37687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33266 37688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33267 37689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33268 37690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33269 37691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33270 37692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33271 37693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33272 37694 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33273 37695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33274 37696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33275 37698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33276 37699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33277 37700 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33278 37701 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33279 37702 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33280 37703 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33281 37704 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33282 37705 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33283 37706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33284 37707 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33285 37708 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33286 37708 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33287 37709 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33289 37710 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33290 37711 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33291 37712 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33292 37712 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33293 37713 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33294 37714 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33295 37714 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33296 37715 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33297 37716 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33298 37717 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33299 37718 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f2 00f2d8b6 size 4
Debug: 33300 37719 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33301 37719 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33302 37720 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33303 37721 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33304 37721 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33305 37722 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33306 37723 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33307 37724 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33308 37726 armv7m.c:144 armv7m_restore_context():  
Debug: 33309 37727 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33310 37728 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33311 37729 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33312 37730 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33313 37731 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33314 37732 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33315 37732 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33316 37733 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33317 37734 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33318 37735 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33319 37736 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33320 37737 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33321 37738 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33322 37739 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33323 37753 cortex_m.c:548 cortex_m_poll():  
Debug: 33324 37754 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33325 37755 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33326 37757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33327 37758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33328 37759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33329 37760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33330 37761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33331 37762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33332 37763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33333 37764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33334 37765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33335 37766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33336 37768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33337 37769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33338 37770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33339 37771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33340 37772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33341 37773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33342 37774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33343 37775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33344 37776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33345 37778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33346 37779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33347 37780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33348 37781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33349 37781 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33350 37782 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33351 37783 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33352 37784 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33353 37785 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33354 37786 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33355 37786 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33356 37787 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33357 37788 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33358 37789 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33359 37790 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33360 37790 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33361 37791 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 33362 37792 psoc4.c:721 psoc4_write(): Downloaded 30976 of 32695 bytes
Debug: 33363 37792 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33364 37793 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33365 37794 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33366 37795 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33367 37795 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33368 37796 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33369 37797 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33370 37798 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33371 37800 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33372 37801 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33373 37802 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33374 37805 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33375 37806 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33376 37807 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33377 37807 armv7m.c:144 armv7m_restore_context():  
Debug: 33378 37808 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33379 37810 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33380 37810 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33381 37812 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33382 37812 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33383 37813 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33384 37814 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33385 37815 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33386 37816 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33387 37817 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33388 37818 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33389 37819 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33390 37820 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33391 37821 cortex_m.c:548 cortex_m_poll():  
Debug: 33392 37822 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33393 37823 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33394 37825 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33395 37826 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33396 37827 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33397 37828 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33398 37829 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33399 37830 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33400 37831 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33401 37832 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33402 37833 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33403 37834 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33404 37835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33405 37837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33406 37838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33407 37839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33408 37840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33409 37841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33410 37842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33411 37843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33412 37844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33413 37845 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33414 37846 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33415 37848 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33416 37849 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33417 37850 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33418 37851 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33419 37852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33420 37853 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33421 37854 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33422 37855 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33423 37855 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33424 37856 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33425 37857 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33426 37858 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33427 37859 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33428 37859 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33429 37860 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33430 37861 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33431 37861 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33432 37862 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33433 37863 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33434 37864 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f3 00f3d8b6 size 4
Debug: 33435 37865 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33436 37867 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33437 37868 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33438 37868 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33439 37869 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33440 37870 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33441 37871 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33442 37872 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33443 37873 armv7m.c:144 armv7m_restore_context():  
Debug: 33444 37874 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33445 37875 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33446 37876 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33447 37877 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33448 37878 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33449 37879 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33450 37879 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33451 37880 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33452 37881 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33453 37882 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33454 37883 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33455 37884 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33456 37885 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33457 37886 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33458 37900 cortex_m.c:548 cortex_m_poll():  
Debug: 33459 37901 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33460 37902 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33461 37904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33462 37905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33463 37906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33464 37907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33465 37908 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33466 37909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33467 37910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33468 37911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33469 37913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33470 37914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33471 37915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33472 37916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33473 37918 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33474 37919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33475 37920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33476 37921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33477 37922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33478 37923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33479 37924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33480 37925 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33481 37927 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33482 37929 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33483 37930 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33484 37931 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33485 37932 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33486 37933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33487 37934 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33488 37935 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33489 37936 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33490 37937 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33491 37938 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33492 37939 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33493 37940 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33494 37941 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33495 37941 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33496 37942 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33497 37943 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33498 37944 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33499 37944 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33500 37945 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33501 37946 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33502 37947 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33503 37948 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33504 37949 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33505 37949 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33506 37950 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33507 37951 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33508 37953 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33509 37955 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33510 37956 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33511 37957 armv7m.c:144 armv7m_restore_context():  
Debug: 33512 37957 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33513 37959 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33514 37960 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33515 37961 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33516 37961 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33517 37963 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33518 37963 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33519 37964 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33520 37967 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33521 37968 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33522 37969 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33523 37970 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33524 37971 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33525 37972 cortex_m.c:548 cortex_m_poll():  
Debug: 33526 37972 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33527 37974 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33528 37976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33529 37977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33530 37978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33531 37979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33532 37980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33533 37981 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33534 37982 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33535 37983 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33536 37984 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33537 37985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33538 37986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33539 37987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33540 37998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33541 38000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33542 38001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33543 38002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33544 38004 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33545 38005 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33546 38006 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33547 38007 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33548 38008 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33549 38009 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33550 38010 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33551 38011 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33552 38012 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33553 38013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33554 38014 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33555 38014 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33556 38015 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33557 38016 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33558 38017 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33559 38018 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33560 38019 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33561 38020 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33562 38020 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33563 38021 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33564 38022 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33565 38022 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33566 38023 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33567 38024 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33568 38025 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f4 00f4d8b6 size 4
Debug: 33569 38026 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33570 38026 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33571 38027 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33572 38028 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33573 38029 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33574 38030 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33575 38031 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33576 38032 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33577 38033 armv7m.c:144 armv7m_restore_context():  
Debug: 33578 38033 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33579 38035 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33580 38035 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33581 38037 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33582 38037 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33583 38039 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33584 38039 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33585 38040 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33586 38041 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33587 38042 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33588 38043 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33589 38044 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33590 38044 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33591 38045 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33592 38060 cortex_m.c:548 cortex_m_poll():  
Debug: 33593 38061 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33594 38062 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33595 38064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33596 38065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33597 38066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33598 38067 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33599 38068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33600 38069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33601 38070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33602 38071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33603 38072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33604 38073 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33605 38074 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33606 38076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33607 38077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33608 38078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33609 38079 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33610 38080 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33611 38081 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33612 38082 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33613 38083 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33614 38084 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33615 38085 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33616 38086 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33617 38088 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33618 38088 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33619 38089 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33620 38090 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33621 38091 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33622 38091 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33623 38092 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33624 38093 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33625 38094 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33626 38095 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33627 38095 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33628 38096 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33629 38097 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33630 38098 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33631 38098 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33632 38099 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33633 38100 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33634 38101 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33635 38101 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33636 38102 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33637 38103 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33638 38104 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33639 38104 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33640 38105 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33641 38106 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33642 38108 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33643 38109 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33644 38110 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33645 38111 armv7m.c:144 armv7m_restore_context():  
Debug: 33646 38112 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33647 38113 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33648 38114 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33649 38115 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33650 38116 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33651 38117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33652 38118 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33653 38119 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33654 38120 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33655 38121 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33656 38122 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33657 38122 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33658 38123 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33659 38124 cortex_m.c:548 cortex_m_poll():  
Debug: 33660 38125 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33661 38126 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33662 38128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33663 38129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33664 38130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33665 38132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33666 38133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33667 38134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33668 38135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33669 38136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33670 38137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33671 38138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33672 38139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33673 38140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33674 38141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33675 38142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33676 38143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33677 38144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33678 38145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33679 38146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33680 38147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33681 38148 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33682 38149 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33683 38151 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33684 38152 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33685 38152 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33686 38153 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33687 38154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33688 38155 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33689 38156 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33690 38156 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33691 38157 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33692 38158 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33693 38159 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33694 38159 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33695 38160 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33696 38161 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33697 38162 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33698 38162 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33699 38163 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33700 38164 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33701 38165 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33702 38166 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f5 00f5d8b6 size 4
Debug: 33703 38166 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33704 38167 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33705 38168 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33706 38169 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33707 38169 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33708 38170 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33709 38171 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33710 38172 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33711 38173 armv7m.c:144 armv7m_restore_context():  
Debug: 33712 38174 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33713 38175 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33714 38176 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33715 38177 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33716 38178 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33717 38179 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33718 38180 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33719 38181 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33720 38181 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33721 38183 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33722 38184 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33723 38184 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33724 38185 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33725 38186 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33726 38200 cortex_m.c:548 cortex_m_poll():  
Debug: 33727 38201 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33728 38203 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33729 38204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33730 38205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33731 38206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33732 38207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33733 38208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33734 38209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33735 38210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33736 38211 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33737 38212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33738 38214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33739 38215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33740 38216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33741 38217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33742 38218 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33743 38219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33744 38220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33745 38221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33746 38222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33747 38223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33748 38224 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33749 38225 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33750 38226 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33751 38227 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33752 38228 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33753 38228 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33754 38229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33755 38230 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33756 38231 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33757 38232 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33758 38233 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33759 38234 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33760 38235 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33761 38235 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33762 38236 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33763 38237 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33764 38237 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33765 38238 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33766 38239 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33767 38240 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33768 38240 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33769 38241 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33770 38242 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33771 38243 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33772 38243 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33773 38244 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33774 38245 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33775 38246 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33776 38248 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33777 38249 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33778 38250 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33779 38251 armv7m.c:144 armv7m_restore_context():  
Debug: 33780 38251 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33781 38253 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33782 38254 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33783 38255 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33784 38255 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33785 38257 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33786 38257 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33787 38258 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33788 38259 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33789 38260 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33790 38261 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33791 38262 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33792 38262 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33793 38263 cortex_m.c:548 cortex_m_poll():  
Debug: 33794 38264 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33795 38266 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33796 38267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33797 38269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33798 38270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33799 38271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33800 38272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33801 38273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33802 38274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33803 38275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33804 38276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33805 38277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33806 38278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33807 38279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33808 38280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33809 38281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33810 38282 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33811 38283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33812 38284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33813 38285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33814 38286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33815 38287 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33816 38288 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33817 38289 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33818 38290 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33819 38291 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33820 38292 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33822 38293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33823 38294 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33824 38294 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33825 38295 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33826 38296 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33827 38297 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33828 38298 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33829 38299 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33830 38301 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33831 38301 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33832 38302 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33833 38303 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33834 38304 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33835 38305 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33836 38305 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33837 38306 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f6 00f6d8b6 size 4
Debug: 33838 38307 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33839 38308 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33840 38308 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33841 38309 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33842 38310 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33843 38311 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33844 38312 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33845 38313 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33846 38314 armv7m.c:144 armv7m_restore_context():  
Debug: 33847 38314 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33848 38316 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33849 38317 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33850 38318 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33851 38319 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33852 38320 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33853 38320 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33854 38322 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33855 38322 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33856 38323 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33857 38324 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33858 38325 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33859 38326 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33860 38327 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33861 38341 cortex_m.c:548 cortex_m_poll():  
Debug: 33862 38342 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33863 38344 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33864 38345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33865 38346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33866 38347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33867 38348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33868 38349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33869 38350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33870 38351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33871 38352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33872 38353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33873 38355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33874 38356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33875 38357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33876 38358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33877 38359 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33878 38360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33879 38361 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33880 38362 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33881 38363 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33882 38364 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33883 38365 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33884 38366 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33885 38368 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33886 38369 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33887 38369 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33888 38370 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33889 38371 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33890 38372 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33891 38372 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33892 38373 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33893 38374 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33894 38375 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33895 38376 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 33896 38377 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33897 38377 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33898 38378 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33899 38379 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 33900 38379 psoc4.c:721 psoc4_write(): Downloaded 31488 of 32695 bytes
Debug: 33901 38380 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 33902 38381 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33903 38382 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33904 38382 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33905 38383 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33906 38384 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 33907 38385 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 33908 38386 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33909 38386 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 33910 38387 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 33911 38388 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 33912 38390 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33913 38391 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 33914 38392 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33915 38393 armv7m.c:144 armv7m_restore_context():  
Debug: 33916 38394 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33917 38395 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33918 38396 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33919 38397 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33920 38398 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33921 38399 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33922 38400 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33923 38401 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33924 38402 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33925 38403 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33926 38404 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33927 38404 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33928 38405 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33929 38406 cortex_m.c:548 cortex_m_poll():  
Debug: 33930 38407 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33931 38408 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33932 38410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 33933 38411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 33934 38412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 33935 38414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 33936 38415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 33937 38416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 33938 38417 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 33939 38418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 33940 38419 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 33941 38420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 33942 38421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 33943 38422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 33944 38423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 33945 38424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 33946 38425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 33947 38426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33948 38427 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 33949 38428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 33950 38429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 33951 38430 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 33952 38431 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 33953 38433 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 33954 38434 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 33955 38435 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 33956 38435 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 33957 38437 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 33958 38437 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 33959 38438 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 33960 38439 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 33961 38439 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 33962 38441 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 33963 38441 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 33964 38442 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33965 38443 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33966 38443 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 33967 38444 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 33968 38445 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 33969 38445 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33970 38446 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 33971 38447 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 33972 38448 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f7 00f7d8b6 size 4
Debug: 33973 38449 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 33974 38450 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 33975 38451 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 33976 38451 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 33977 38452 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 33978 38453 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 33979 38454 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 33980 38455 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 33981 38456 armv7m.c:144 armv7m_restore_context():  
Debug: 33982 38457 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 33983 38458 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 33984 38459 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 33985 38460 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 33986 38460 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 33987 38462 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 33988 38462 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 33989 38463 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 33990 38464 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 33991 38465 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 33992 38466 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 33993 38467 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 33994 38467 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 33995 38468 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 33996 38484 cortex_m.c:548 cortex_m_poll():  
Debug: 33997 38485 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 33998 38486 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 33999 38488 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34000 38489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34001 38490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34002 38491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34003 38495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34004 38498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34005 38499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34006 38500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34007 38502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34008 38503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34009 38504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34010 38506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34011 38507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34012 38508 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34013 38509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34014 38510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34015 38511 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34016 38512 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34017 38513 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34018 38514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34019 38515 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34020 38516 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34021 38517 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34022 38518 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34023 38519 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34024 38520 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34025 38521 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34026 38522 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34027 38522 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34028 38523 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34029 38524 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34030 38525 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34031 38526 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34032 38526 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34033 38527 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34034 38528 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34035 38529 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34036 38529 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34037 38530 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34038 38531 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34039 38531 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34040 38533 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34041 38534 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34042 38534 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34043 38535 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34044 38536 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34045 38537 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34046 38542 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34047 38543 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34048 38546 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34049 38547 armv7m.c:144 armv7m_restore_context():  
Debug: 34050 38548 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34051 38555 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34052 38556 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34053 38558 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34054 38558 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34055 38560 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34056 38560 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34057 38561 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34058 38562 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34059 38563 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34060 38564 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34061 38565 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34062 38566 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34063 38567 cortex_m.c:548 cortex_m_poll():  
Debug: 34064 38567 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34065 38569 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34066 38571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34067 38572 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34068 38573 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34069 38574 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34070 38575 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34071 38576 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34072 38577 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34073 38578 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34074 38579 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34075 38580 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34076 38581 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34077 38582 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34078 38583 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34079 38584 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34080 38585 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34081 38587 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34082 38588 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34083 38589 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34084 38590 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34085 38591 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34086 38592 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34087 38593 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34088 38594 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34089 38594 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34090 38595 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34091 38596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34092 38597 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34093 38598 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34094 38599 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34095 38599 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34096 38601 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34097 38601 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34098 38602 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34099 38603 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34100 38603 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34101 38604 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34102 38605 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34103 38606 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34104 38606 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34105 38607 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34106 38608 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f8 00f8d8b6 size 4
Debug: 34107 38609 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34108 38609 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34109 38610 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34110 38611 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34111 38612 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34112 38613 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34113 38614 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34114 38615 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34115 38615 armv7m.c:144 armv7m_restore_context():  
Debug: 34116 38616 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34117 38618 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34118 38618 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34119 38619 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34120 38620 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34121 38621 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34122 38622 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34123 38623 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34124 38623 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34125 38625 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34126 38626 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34127 38626 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34128 38627 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34129 38628 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34130 38642 cortex_m.c:548 cortex_m_poll():  
Debug: 34131 38643 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34132 38645 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34133 38646 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34134 38647 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34135 38648 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34136 38650 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34137 38651 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34138 38652 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34139 38653 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34140 38654 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34141 38655 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34142 38656 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34143 38657 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34144 38658 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34145 38659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34146 38660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34147 38661 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34148 38662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34149 38663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34150 38664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34151 38665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34152 38666 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34153 38667 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34154 38668 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34155 38669 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34156 38670 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34157 38670 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34158 38671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34159 38672 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34160 38673 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34161 38674 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34162 38674 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34163 38677 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34164 38678 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34165 38678 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34166 38679 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34167 38680 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34168 38681 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34169 38682 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34170 38683 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34171 38684 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34172 38684 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34173 38685 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34174 38686 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34175 38687 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34176 38688 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34177 38688 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34178 38689 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34179 38690 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34180 38692 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34181 38693 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34182 38694 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34183 38695 armv7m.c:144 armv7m_restore_context():  
Debug: 34184 38696 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34185 38697 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34186 38698 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34187 38699 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34188 38700 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34189 38701 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34190 38702 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34191 38703 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34192 38704 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34193 38705 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34194 38706 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34195 38707 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34196 38707 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34197 38708 cortex_m.c:548 cortex_m_poll():  
Debug: 34198 38709 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34199 38711 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34200 38712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34201 38713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34202 38714 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34203 38715 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34204 38717 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34205 38718 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34206 38719 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34207 38720 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34208 38721 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34209 38722 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34210 38723 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34211 38724 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34212 38725 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34213 38726 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34214 38727 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34215 38728 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34216 38729 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34217 38730 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34218 38731 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34219 38732 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34220 38734 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34221 38735 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34222 38736 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34223 38736 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34224 38737 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34225 38738 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34226 38739 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34227 38740 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34228 38741 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34229 38741 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34230 38742 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34231 38743 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34232 38744 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34233 38745 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34234 38746 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34235 38746 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34236 38747 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34237 38748 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34238 38748 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34239 38749 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34240 38750 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00f9 00f9d8b6 size 4
Debug: 34241 38751 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34242 38752 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34243 38752 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34244 38753 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34245 38754 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34246 38755 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34247 38756 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34248 38757 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34249 38758 armv7m.c:144 armv7m_restore_context():  
Debug: 34250 38759 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34251 38760 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34252 38761 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34253 38762 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34254 38762 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34255 38763 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34256 38764 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34257 38765 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34258 38766 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34259 38767 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34260 38768 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34261 38769 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34262 38769 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34263 38770 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34264 38782 cortex_m.c:548 cortex_m_poll():  
Debug: 34265 38783 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34266 38784 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34267 38786 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34268 38787 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34269 38788 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34270 38789 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34271 38790 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34272 38791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34273 38792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34274 38793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34275 38795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34276 38796 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34277 38797 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34278 38798 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34279 38799 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34280 38800 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34281 38801 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34282 38803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34283 38804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34284 38805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34285 38806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34286 38807 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34287 38808 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34288 38809 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34289 38810 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34290 38810 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34291 38811 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34292 38812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34293 38813 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34294 38814 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34295 38814 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34296 38815 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34297 38816 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34298 38817 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34299 38818 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34300 38818 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34301 38819 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34302 38820 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34303 38820 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34304 38821 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34305 38822 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34306 38822 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34307 38823 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34308 38824 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34309 38825 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34310 38826 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34311 38826 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34312 38827 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34313 38828 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34314 38830 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34315 38831 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34316 38832 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34317 38833 armv7m.c:144 armv7m_restore_context():  
Debug: 34318 38834 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34319 38835 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34320 38836 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34321 38837 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34322 38838 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34323 38839 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34324 38839 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34325 38840 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34326 38841 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34327 38842 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34328 38843 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34329 38844 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34330 38845 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34331 38846 cortex_m.c:548 cortex_m_poll():  
Debug: 34332 38846 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34333 38848 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34334 38849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34335 38850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34336 38851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34337 38853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34338 38854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34339 38855 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34340 38856 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34341 38857 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34342 38858 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34343 38859 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34344 38860 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34345 38861 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34346 38862 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34347 38863 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34348 38864 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34349 38865 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34350 38866 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34351 38867 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34352 38868 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34353 38869 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34354 38870 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34355 38871 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34356 38872 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34357 38873 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34358 38874 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34359 38875 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34360 38875 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34361 38876 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34362 38877 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34363 38878 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34364 38879 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34365 38879 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34366 38880 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34367 38881 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34368 38881 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34369 38882 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34370 38883 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34371 38884 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34372 38884 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34373 38885 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34375 38886 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fa 00fad8b6 size 4
Debug: 34376 38887 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34377 38888 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34378 38888 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34379 38889 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34380 38890 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34381 38891 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34382 38892 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34383 38893 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34384 38893 armv7m.c:144 armv7m_restore_context():  
Debug: 34385 38894 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34386 38896 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34387 38896 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34388 38897 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34389 38898 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34390 38899 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34391 38900 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34392 38901 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34393 38901 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34394 38902 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34395 38903 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34396 38904 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34397 38905 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34398 38906 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34399 38917 cortex_m.c:548 cortex_m_poll():  
Debug: 34400 38918 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34401 38920 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34402 38921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34403 38922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34404 38923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34405 38924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34406 38926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34407 38927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34408 38928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34409 38929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34410 38930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34411 38931 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34412 38932 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34413 38933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34414 38935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34415 38936 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34416 38937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34417 38938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34418 38939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34419 38939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34420 38941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34421 38942 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34422 38943 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34423 38944 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34424 38945 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34425 38945 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34426 38946 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34427 38947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34428 38948 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34429 38949 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34430 38949 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34431 38950 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34432 38951 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34433 38952 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34434 38953 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34435 38953 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34436 38954 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34437 38955 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 34438 38955 psoc4.c:721 psoc4_write(): Downloaded 32000 of 32695 bytes
Debug: 34439 38956 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34440 38957 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34441 38958 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34442 38958 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34443 38959 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34444 38960 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34445 38961 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34446 38961 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34447 38962 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34448 38963 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34449 38964 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34450 38966 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34451 38967 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34452 38968 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34453 38969 armv7m.c:144 armv7m_restore_context():  
Debug: 34454 38969 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34455 38971 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34456 38971 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34457 38973 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34458 38973 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34459 38974 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34460 38975 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34461 38976 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34462 38977 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34463 38978 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34464 38979 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34465 38979 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34466 38980 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34467 38981 cortex_m.c:548 cortex_m_poll():  
Debug: 34468 38982 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34469 38983 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34470 38985 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34471 38986 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34472 38987 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34473 38988 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34474 38989 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34475 38990 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34476 38991 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34477 38992 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34478 38994 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34479 38995 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34480 38996 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34481 38997 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34482 38998 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34483 38999 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34484 39000 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34485 39001 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34486 39002 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34487 39003 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34488 39004 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34489 39005 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34490 39006 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34491 39007 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34492 39009 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34493 39009 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34494 39010 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34495 39011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34496 39012 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34497 39013 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34498 39013 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34499 39014 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34500 39015 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34501 39016 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34502 39017 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34503 39018 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34504 39018 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34505 39019 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34506 39020 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34507 39020 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34508 39021 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34509 39022 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34510 39023 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fb 00fbd8b6 size 4
Debug: 34511 39024 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34512 39024 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34513 39025 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34514 39026 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34515 39026 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34516 39027 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34517 39028 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34518 39029 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34519 39030 armv7m.c:144 armv7m_restore_context():  
Debug: 34520 39031 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34521 39032 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34522 39034 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34523 39035 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34524 39035 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34525 39036 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34526 39037 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34527 39038 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34528 39039 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34529 39040 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34530 39041 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34531 39042 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34532 39042 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34533 39043 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34534 39055 cortex_m.c:548 cortex_m_poll():  
Debug: 34535 39056 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34536 39057 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34537 39059 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34538 39060 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34539 39061 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34540 39062 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34541 39063 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34542 39064 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34543 39065 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34544 39066 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34545 39068 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34546 39069 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34547 39070 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34548 39071 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34549 39072 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34550 39073 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34551 39074 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34552 39075 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34553 39076 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34554 39077 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34555 39078 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34556 39079 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34557 39081 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34558 39082 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34559 39083 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34560 39084 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34561 39085 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34562 39086 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34563 39086 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34564 39087 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34565 39088 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34566 39088 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34567 39089 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34568 39090 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34569 39091 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34570 39092 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34571 39092 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34572 39093 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34573 39094 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34574 39094 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34575 39095 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34576 39096 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34577 39096 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34578 39097 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34579 39098 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34580 39099 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34581 39100 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34582 39100 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34583 39101 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34584 39104 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34585 39105 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34586 39106 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34587 39107 armv7m.c:144 armv7m_restore_context():  
Debug: 34588 39107 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34589 39109 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34590 39110 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34591 39111 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34592 39112 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34593 39113 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34594 39114 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34595 39115 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34596 39116 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34597 39117 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34598 39118 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34599 39119 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34600 39120 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34601 39121 cortex_m.c:548 cortex_m_poll():  
Debug: 34602 39122 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34603 39123 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34604 39125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34605 39126 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34606 39127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34607 39128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34608 39129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34609 39130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34610 39131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34611 39132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34612 39133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34613 39134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34614 39135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34615 39136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34616 39137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34617 39139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34618 39140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34619 39141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34620 39142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34621 39143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34622 39144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34623 39145 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34624 39146 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34625 39147 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34626 39148 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34627 39149 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34628 39149 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34629 39150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34630 39151 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34631 39152 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34632 39153 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34633 39153 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34634 39154 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34635 39155 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34636 39156 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34637 39156 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34638 39157 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34639 39158 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34640 39159 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34641 39159 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34642 39160 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34643 39161 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34644 39162 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fc 00fcd8b6 size 4
Debug: 34645 39163 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34646 39163 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34647 39164 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34648 39165 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34649 39165 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34650 39166 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34651 39167 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34652 39168 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34653 39169 armv7m.c:144 armv7m_restore_context():  
Debug: 34654 39170 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34655 39171 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34656 39172 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34657 39173 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34658 39174 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34659 39175 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34660 39176 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34661 39177 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34662 39177 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34663 39178 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34664 39179 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34665 39180 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34666 39181 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34667 39182 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34668 39193 cortex_m.c:548 cortex_m_poll():  
Debug: 34669 39194 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34670 39196 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34671 39197 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34672 39198 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34673 39200 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34674 39201 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34675 39202 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34676 39203 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34677 39204 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34678 39205 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34679 39206 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34680 39207 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34681 39208 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34682 39209 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34683 39210 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34684 39212 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34685 39213 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34686 39214 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34687 39215 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34688 39216 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34689 39217 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34690 39218 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34691 39219 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34692 39220 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34693 39221 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34694 39222 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34695 39223 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34696 39224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34697 39225 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34698 39225 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34699 39226 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34700 39227 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34701 39228 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34702 39228 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34703 39229 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34704 39230 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34705 39230 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34706 39231 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34707 39232 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34708 39233 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34709 39233 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34710 39234 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34711 39235 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34712 39236 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34713 39237 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34714 39237 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34715 39238 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34716 39239 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34717 39239 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34718 39242 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34719 39244 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34720 39245 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34721 39246 armv7m.c:144 armv7m_restore_context():  
Debug: 34722 39246 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34723 39248 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34724 39249 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34725 39250 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34726 39250 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34727 39251 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34728 39252 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34729 39253 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34730 39254 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34731 39255 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34732 39256 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34733 39257 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34734 39257 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34735 39258 cortex_m.c:548 cortex_m_poll():  
Debug: 34736 39259 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34737 39260 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34738 39262 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34739 39263 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34740 39264 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34741 39265 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34742 39266 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34743 39267 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34744 39268 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34745 39269 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34746 39270 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34747 39271 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34748 39272 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34749 39273 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34750 39274 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34751 39275 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34752 39276 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34753 39277 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34754 39278 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34755 39279 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34756 39280 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34757 39281 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34758 39282 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34759 39284 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34760 39285 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34761 39285 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34762 39286 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34763 39287 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34764 39288 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34765 39288 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34766 39289 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34767 39290 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34768 39291 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34769 39292 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34770 39292 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34771 39293 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34772 39294 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34773 39295 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34774 39295 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34775 39296 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34776 39297 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34777 39297 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34778 39298 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fd 00fdd8b6 size 4
Debug: 34779 39299 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34780 39301 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34781 39302 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34782 39303 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34783 39303 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34784 39304 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34785 39305 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34786 39307 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34787 39307 armv7m.c:144 armv7m_restore_context():  
Debug: 34788 39308 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34789 39309 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34790 39310 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34791 39311 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34792 39312 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34793 39313 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34794 39314 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34795 39315 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34796 39315 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34797 39316 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34798 39317 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34799 39318 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34800 39319 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34801 39320 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34802 39331 cortex_m.c:548 cortex_m_poll():  
Debug: 34803 39332 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34804 39334 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34805 39335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34806 39336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34807 39337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34808 39338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34809 39339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34810 39340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34811 39341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34812 39342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34813 39343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34814 39344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34815 39345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34816 39346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34817 39347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34818 39348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34819 39349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34820 39350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34821 39351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34822 39352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34823 39353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34824 39354 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34825 39355 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34826 39356 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34827 39357 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34828 39358 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34829 39359 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34830 39360 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34831 39361 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34832 39361 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34833 39362 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34834 39363 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34835 39364 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34836 39365 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34837 39365 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34838 39366 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34839 39367 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34840 39368 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34841 39368 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 128
Debug: 34842 39369 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34843 39370 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34844 39370 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34845 39371 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34846 39372 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34847 39373 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34848 39373 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34849 39374 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34850 39375 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34851 39376 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34852 39378 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34853 39379 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34854 39380 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34855 39381 armv7m.c:144 armv7m_restore_context():  
Debug: 34856 39382 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34857 39383 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34858 39384 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34859 39385 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34860 39386 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34861 39387 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34862 39387 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34863 39388 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34864 39389 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34865 39390 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34866 39391 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34867 39392 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34868 39393 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34869 39394 cortex_m.c:548 cortex_m_poll():  
Debug: 34870 39395 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34871 39396 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34872 39398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34873 39399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34874 39400 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34875 39401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34876 39402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34877 39403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34878 39404 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34879 39405 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34880 39406 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34881 39407 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34882 39408 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34883 39409 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34884 39410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34885 39411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34886 39412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34887 39413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34888 39414 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34889 39415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34890 39416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34891 39417 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34892 39418 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34893 39419 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34894 39420 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34895 39421 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34896 39422 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34897 39423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34898 39423 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34899 39424 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34900 39425 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34901 39426 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34902 39427 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34903 39428 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 34904 39428 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34905 39429 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34906 39430 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34907 39430 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 34908 39431 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34909 39432 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34910 39432 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34911 39433 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34912 39434 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00fe 00fed8b6 size 4
Debug: 34913 39435 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 34914 39436 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34915 39436 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 34916 39437 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 34917 39438 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 34918 39439 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34919 39440 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 34920 39441 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34921 39442 armv7m.c:144 armv7m_restore_context():  
Debug: 34922 39442 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34923 39444 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34924 39444 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34925 39445 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34926 39446 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34927 39447 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34928 39448 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34929 39449 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 34930 39450 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 34931 39451 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 34932 39452 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 34933 39452 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 34934 39453 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 34935 39454 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 34937 39466 cortex_m.c:548 cortex_m_poll():  
Debug: 34938 39467 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 34939 39468 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 34940 39470 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 34941 39471 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 34942 39472 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 34943 39473 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 34944 39474 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 34945 39475 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 34946 39476 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 34947 39477 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 34948 39478 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 34949 39539 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 34950 39540 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 34951 39541 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 34952 39542 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 34953 39543 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 34954 39544 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 34955 39545 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34956 39546 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 34957 39547 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 34958 39548 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 34959 39549 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 34960 39551 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 34961 39552 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 34962 39553 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 34963 39554 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 34964 39554 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 34965 39556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 34966 39556 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 34967 39557 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 34968 39558 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 34969 39558 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 34970 39560 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 34971 39560 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 34972 39561 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34973 39562 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34974 39562 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 34975 39563 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 34976 39564 psoc4.c:721 psoc4_write(): Downloaded 32512 of 32695 bytes
Debug: 34977 39565 psoc4.c:694 psoc4_write(): offset / row: 0x00000000 / 0, size 55
Debug: 34978 39565 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 34979 39566 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34980 39567 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 34981 39567 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 34982 39569 psoc4.c:283 psoc4_sysreq(): SYSREQ 04 0000 0000d7b6 size 136
Debug: 34983 39569 target.c:1800 target_alloc_working_area_try(): allocated new working area of 136 bytes at address 0x20000104
Debug: 34984 39570 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 34985 39571 target.c:1662 print_wa_layout():  * 0x20000104-0x2000018b (136 bytes)
Debug: 34986 39572 target.c:1662 print_wa_layout():    0x2000018c-0x20000fff (3700 bytes)
Debug: 34987 39572 target.c:2067 target_write_buffer(): writing buffer of 136 byte at 0x20000104
Debug: 34988 39575 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 34989 39576 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000004
Debug: 34990 39577 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 34991 39578 armv7m.c:144 armv7m_restore_context():  
Debug: 34992 39578 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 34993 39580 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 34994 39581 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 34995 39582 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 34996 39582 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 34997 39584 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 34998 39584 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 34999 39585 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35000 39586 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35001 39587 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35002 39588 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35003 39589 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35004 39589 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35005 39590 cortex_m.c:548 cortex_m_poll():  
Debug: 35006 39591 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35007 39593 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35008 39594 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35009 39596 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35010 39597 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35011 39598 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35012 39599 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35013 39600 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35014 39601 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35015 39602 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35016 39603 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35017 39604 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35018 39605 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35019 39606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35020 39607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35021 39608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35022 39609 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35023 39610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35024 39611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35025 39612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35026 39613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35027 39614 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35028 39615 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35029 39617 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35030 39618 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35031 39619 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35032 39620 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35033 39621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35034 39621 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35035 39622 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35036 39623 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 35037 39623 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35038 39624 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35039 39625 target.c:1869 target_free_working_area_restore(): freed 136 bytes of working area at address 0x20000104
Debug: 35040 39626 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35041 39627 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35042 39627 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35043 39628 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35044 39629 target.c:1800 target_alloc_working_area_try(): allocated new working area of 260 bytes at address 0x20000000
Debug: 35045 39629 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35046 39630 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35047 39631 target.c:2067 target_write_buffer(): writing buffer of 2 byte at 0x20000000
Debug: 35048 39632 psoc4.c:283 psoc4_sysreq(): SYSREQ 05 00ff 00ffd8b6 size 4
Debug: 35049 39633 target.c:1800 target_alloc_working_area_try(): allocated new working area of 4 bytes at address 0x20000104
Debug: 35050 39633 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35051 39634 target.c:1662 print_wa_layout():  * 0x20000104-0x20000107 (4 bytes)
Debug: 35052 39635 target.c:1662 print_wa_layout():    0x20000108-0x20000fff (3832 bytes)
Debug: 35053 39635 target.c:2067 target_write_buffer(): writing buffer of 4 byte at 0x20000104
Debug: 35054 39637 target.c:2366 target_write_u32(): address: 0x40100008, value: 0x20000104
Debug: 35055 39638 target.c:2366 target_write_u32(): address: 0x40100004, value: 0xc0000005
Debug: 35056 39639 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35057 39640 armv7m.c:144 armv7m_restore_context():  
Debug: 35058 39640 armv7m.c:276 armv7m_write_core_reg(): write core reg 19 value 0x1
Debug: 35059 39642 cortex_m.c:1651 cortex_m_store_core_reg_u32(): write special reg 19 value 0x1 
Debug: 35060 39642 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35061 39644 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35062 39644 armv7m.c:276 armv7m_write_core_reg(): write core reg 16 value 0xa1000000
Debug: 35063 39646 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 16 value 0xa1000000
Debug: 35064 39647 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x20000000
Debug: 35065 39648 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x20000000
Debug: 35066 39649 armv7m.c:276 armv7m_write_core_reg(): write core reg 13 value 0x20000104
Debug: 35067 39650 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 13 value 0x20000104
Debug: 35068 39651 target.c:1547 target_call_event_callbacks(): target event 16 (debug-resumed)
Debug: 35069 39652 cortex_m.c:772 cortex_m_resume(): target debug resumed at 0x20000000
Debug: 35070 39652 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35071 39653 target.c:2924 target_wait_state(): waiting for target halted...
Debug: 35072 39668 cortex_m.c:548 cortex_m_poll():  
Debug: 35073 39669 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35074 39671 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35075 39672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35076 39675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35077 39676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35078 39677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35079 39679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35080 39680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35081 39682 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35082 39683 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35083 39684 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35084 39685 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35085 39687 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35086 39688 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35087 39689 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35088 39690 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20000104
Debug: 35089 39691 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35090 39692 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35091 39693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35092 39695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20000104
Debug: 35093 39696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35094 39697 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35095 39699 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35096 39700 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35097 39702 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35098 39702 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x20000000, target->state: halted
Debug: 35099 39703 target.c:1547 target_call_event_callbacks(): target event 15 (debug-halted)
Debug: 35100 39704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x20000000
Debug: 35101 39705 armv7m.c:510 armv7m_wait_algorithm(): restoring register primask with value 0x00000000
Debug: 35102 39706 armv7m.c:510 armv7m_wait_algorithm(): restoring register msp with value 0x20002000
Debug: 35103 39706 armv7m.c:510 armv7m_wait_algorithm(): restoring register pc with value 0x000041d4
Debug: 35104 39707 armv7m.c:510 armv7m_wait_algorithm(): restoring register sp with value 0x20001fe8
Debug: 35105 39708 target.c:2278 target_read_u32(): address: 0x40100008, value: 0xa0000000
Debug: 35106 39709 target.c:1869 target_free_working_area_restore(): freed 4 bytes of working area at address 0x20000104
Debug: 35107 39710 target.c:1662 print_wa_layout():  * 0x20000000-0x20000103 (260 bytes)
Debug: 35108 39711 target.c:1662 print_wa_layout():    0x20000104-0x20000fff (3836 bytes)
Debug: 35109 39711 target.c:1869 target_free_working_area_restore(): freed 260 bytes of working area at address 0x20000000
Debug: 35110 39712 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Info : 35111 39713 psoc4.c:732 psoc4_write(): Flash Download Completed
User : 35112 39714 command.c:544 command_print(): wrote 32695 bytes from file bin/Debug/MASTER_AXM0f2-GNU.elf in 36.656563s (0.871 KiB/s)
Debug: 35113 39808 gdb_server.c:2988 gdb_input_inner(): received packet: 'X0,0:<binary-data>'
Debug: 35114 39818 gdb_server.c:2988 gdb_input_inner(): received packet: 'X0,1000:<binary-data>'
Debug: 35115 39819 gdb_server.c:1544 gdb_write_memory_binary_packet(): addr: 0x0, len: 0x00001000
Debug: 35116 39819 target.c:2067 target_write_buffer(): writing buffer of 4096 byte at 0x00000000
Debug: 35117 39826 ftdi.c:1268 ftdi_swd_queue_cmd(): Increased SWD command queue to 266 elements
Debug: 35118 39827 ftdi.c:1339 ftdi_swd_switch_seq(): JTAG-to-SWD
Info : 35119 39828 adi_v5_swd.c:137 swd_connect(): SWD DPIDR 0x0bc11477
Error: 35120 39829 arm_adi_v5.c:430 mem_ap_write(): Failed to write memory at 0x00000000
Debug: 35121 39832 gdb_server.c:2988 gdb_input_inner(): received packet: 'X1000,1000:<binary-data>'
Debug: 35122 39833 gdb_server.c:1361 gdb_error(): Reporting -4 to GDB as generic error
Debug: 35123 39833 gdb_server.c:1544 gdb_write_memory_binary_packet(): addr: 0x1000, len: 0x00001000
Debug: 35124 39835 target.c:2067 target_write_buffer(): writing buffer of 4096 byte at 0x00001000
Debug: 35125 39846 ftdi.c:1268 ftdi_swd_queue_cmd(): Increased SWD command queue to 532 elements
Debug: 35126 39847 ftdi.c:1339 ftdi_swd_switch_seq(): JTAG-to-SWD
Info : 35127 39849 adi_v5_swd.c:137 swd_connect(): SWD DPIDR 0x0bc11477
Error: 35128 39850 arm_adi_v5.c:430 mem_ap_write(): Failed to write memory at 0x00001000
Debug: 35129 39955 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSymbol::'
Debug: 35130 39968 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35131 39983 gdb_server.c:2990 gdb_input_inner(): received packet: 'm41d4,4'
Debug: 35132 39984 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000041d4, len: 0x00000004
Debug: 35133 39985 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x000041d4
Debug: 35134 39996 gdb_server.c:2990 gdb_input_inner(): received packet: 'qSymbol::'
Debug: 35135 40008 gdb_server.c:2990 gdb_input_inner(): received packet: 'm41d4,4'
Debug: 35136 40008 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000041d4, len: 0x00000004
Debug: 35137 40009 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x000041d4
Debug: 35138 40069 gdb_server.c:2990 gdb_input_inner(): received packet: 'qRcmd,72657365742068616c74'
Debug: 35139 40070 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reset halt
Debug: 35140 40071 command.c:143 script_debug(): command - reset ocd_reset halt
Debug: 35142 40072 target.c:1565 target_call_reset_callbacks(): target reset 2 (halt)
Debug: 35143 40073 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_target names
Debug: 35144 40074 command.c:143 script_debug(): command - ocd_target ocd_target names
Debug: 35145 40074 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 35146 40075 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-pre
Debug: 35147 40076 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_ftdi acquire_psoc
Debug: 35148 40077 command.c:143 script_debug(): command - ocd_ftdi ocd_ftdi acquire_psoc
Debug: 35150 40088 ftdi.c:1496 ftdi_generic_acquire(): PSoC acquire needs 21 interface checks
Debug: 35151 40091 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_examine
Debug: 35152 40092 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_examine
Debug: 35153 40093 arm_adi_v5.c:670 dap_dp_init():  
Debug: 35154 40094 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 35155 40094 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 35156 40096 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 35157 40096 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 35158 40098 arm_adi_v5.c:853 dap_find_ap(): Found AHB-AP at AP index: 0 (IDR=0x04770031)
Debug: 35159 40100 arm_adi_v5.c:780 mem_ap_init(): MEM_AP Packed Transfers: disabled
Debug: 35160 40100 arm_adi_v5.c:791 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
Debug: 35161 40101 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 35162 40102 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-assert-post
Debug: 35163 40103 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 35164 40103 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-pre
Debug: 35165 40104 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_transport select
Debug: 35166 40105 command.c:143 script_debug(): command - ocd_transport ocd_transport select
Debug: 35167 40106 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_reset deassert 0
Debug: 35168 40107 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_reset deassert 0
Debug: 35169 40107 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 35170 40108 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35171 40109 cortex_m.c:1102 cortex_m_deassert_reset(): target->state: halted
Debug: 35172 40109 arm_adi_v5.c:670 dap_dp_init():  
Debug: 35173 40110 arm_adi_v5.c:703 dap_dp_init(): DAP: wait CDBGPWRUPACK
Debug: 35174 40111 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
Debug: 35175 40112 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
Debug: 35176 40113 arm_adi_v5.h:432 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
Debug: 35177 40115 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 35178 40115 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-deassert-post
Debug: 35179 40116 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate running 200
Debug: 35180 40117 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate running 200
Debug: 35181 40118 target.c:2924 target_wait_state(): waiting for target running...
Debug: 35182 40119 cortex_m.c:524 cortex_m_poll(): Exit from reset with dcb_dhcsr 0x40000
Debug: 35183 40120 cortex_m.c:228 cortex_m_endreset_event(): DCB_DEMCR = 0x00000000
Debug: 35184 40122 target.c:2366 target_write_u32(): address: 0xe0002000, value: 0x00000003
Debug: 35185 40123 target.c:2278 target_read_u32(): address: 0xe0002000, value: 0x00000041
Debug: 35186 40124 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 35187 40125 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 35188 40126 target.c:2366 target_write_u32(): address: 0xe0002010, value: 0x00000000
Debug: 35189 40127 target.c:2366 target_write_u32(): address: 0xe0002014, value: 0x00000000
Debug: 35190 40128 target.c:2366 target_write_u32(): address: 0xe0001020, value: 0x00000000
Debug: 35191 40129 target.c:2366 target_write_u32(): address: 0xe0001024, value: 0x00000000
Debug: 35192 40130 target.c:2366 target_write_u32(): address: 0xe0001028, value: 0x00000000
Debug: 35193 40131 target.c:2366 target_write_u32(): address: 0xe0001030, value: 0x00000000
Debug: 35194 40132 target.c:2366 target_write_u32(): address: 0xe0001034, value: 0x00000000
Debug: 35195 40133 target.c:2366 target_write_u32(): address: 0xe0001038, value: 0x00000000
Debug: 35196 40135 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_halt
Debug: 35197 40136 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_halt
Debug: 35198 40136 cortex_m.c:578 cortex_m_halt(): target->state: running
Debug: 35199 40137 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 35200 40138 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu arp_waitstate halted 1000
Debug: 35201 40139 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35202 40141 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 35203 40142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x40c0ff
Debug: 35204 40143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0x200000f1
Debug: 35205 40145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40030000
Debug: 35206 40146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x80000004
Debug: 35207 40147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x40110000
Debug: 35208 40148 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35209 40149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35210 40150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35211 40151 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35212 40152 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35213 40153 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35214 40154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35215 40155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35216 40156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001fe8
Debug: 35217 40157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x10000105
Debug: 35218 40158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x10000040
Debug: 35219 40159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0xa1000000
Debug: 35220 40160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001fe8
Debug: 35221 40161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35222 40162 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 35223 40163 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35224 40164 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35225 40165 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35226 40165 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x10000040, target->state: halted
Debug: 35227 40166 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35228 40167 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
User : 35229 40168 armv7m.c:556 armv7m_arch_state(): target halted due to debug-request, current mode: Thread 
xPSR: 0xa1000000 pc: 0x10000040 msp: 0x20001fe8
Debug: 35230 40168 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35231 40169 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu curstate
Debug: 35232 40170 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu curstate
Debug: 35233 40171 command.c:143 script_debug(): command - reg ocd_reg pc
Debug: 35235 40171 target.c:2743 handle_reg_command(): -
User : 35236 40172 command.c:544 command_print(): pc (/32): 0x10000040
Debug: 35237 40174 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg pc 16852
Debug: 35238 40174 command.c:143 script_debug(): command - reg ocd_reg pc 16852
Debug: 35240 40175 target.c:2743 handle_reg_command(): -
User : 35241 40176 command.c:544 command_print(): pc (/32): 0x000041D4
Debug: 35242 40177 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_reg msp 536879104
Debug: 35243 40178 command.c:143 script_debug(): command - reg ocd_reg msp 536879104
Debug: 35245 40178 target.c:2743 handle_reg_command(): -
User : 35246 40179 command.c:544 command_print(): msp (/32): 0x20002000
Debug: 35247 40180 command.c:143 script_debug(): command - ocd_command ocd_command type ocd_psoc4.cpu invoke-event reset-end
Debug: 35248 40181 command.c:143 script_debug(): command - ocd_psoc4.cpu ocd_psoc4.cpu invoke-event reset-end
Debug: 35249 40287 gdb_server.c:2990 gdb_input_inner(): received packet: 'm40fe,2'
Debug: 35250 40288 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000040fe, len: 0x00000002
Debug: 35251 40288 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x000040fe
Debug: 35252 40336 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4190,2'
Debug: 35253 40336 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004190, len: 0x00000002
Debug: 35254 40337 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x00004190
Debug: 35255 40417 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 35256 40417 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35257 40418 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 35258 40419 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 35259 40420 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 0, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35260 40421 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 0)
Debug: 35261 40427 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont?'
Debug: 35262 40438 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 35263 40438 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 35264 40439 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35265 40440 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 35266 40441 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35267 40441 armv7m.c:144 armv7m_restore_context():  
Debug: 35268 40442 armv7m.c:276 armv7m_write_core_reg(): write core reg 17 value 0x20002000
Debug: 35269 40443 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 17 value 0x20002000
Debug: 35270 40444 armv7m.c:276 armv7m_write_core_reg(): write core reg 15 value 0x41d4
Debug: 35271 40445 cortex_m.c:1595 cortex_m_store_core_reg_u32(): write core reg 15 value 0x41d4
Debug: 35272 40446 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35273 40446 cortex_m.c:768 cortex_m_resume(): target resumed at 0x41d4
Debug: 35274 40447 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35275 40448 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35276 40548 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35277 40550 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35278 40552 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 35279 40553 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 35280 40554 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 35281 40555 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x2
Debug: 35282 40556 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 35283 40557 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35284 40558 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35285 40559 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35286 40560 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35287 40561 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35288 40562 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35289 40563 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35290 40565 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35291 40566 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 35292 40567 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 35293 40568 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4190
Debug: 35294 40569 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 35295 40570 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 35296 40571 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35297 40572 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35298 40573 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35299 40574 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35300 40575 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35301 40576 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4190, target->state: halted
Debug: 35302 40577 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35303 40579 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 35304 40579 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35305 40581 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35306 40595 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4190,4'
Debug: 35307 40595 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004190, len: 0x00000004
Debug: 35308 40595 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004190
Debug: 35309 40605 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 35310 40618 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 35311 40619 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35312 40619 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 0, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35313 40620 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 35314 40621 breakpoints.c:307 breakpoint_free(): free BPID: 0 --> 0
Debug: 35315 42207 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d00,40'
Debug: 35316 42208 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d00, len: 0x00000040
Debug: 35317 42209 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x00004d00
Debug: 35318 42228 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d40,40'
Debug: 35319 42229 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d40, len: 0x00000040
Debug: 35320 42229 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x00004d40
Debug: 35321 42246 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d80,40'
Debug: 35322 42247 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d80, len: 0x00000040
Debug: 35323 42247 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x00004d80
Debug: 35324 42260 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35325 42261 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35326 42261 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35327 42270 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35328 42271 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35329 42272 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35330 42282 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4208,4'
Debug: 35331 42283 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004208, len: 0x00000004
Debug: 35332 42284 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004208
Debug: 35333 42291 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35334 42292 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35335 42293 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35336 42303 gdb_server.c:2990 gdb_input_inner(): received packet: 'm41d4,2'
Debug: 35337 42304 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000041d4, len: 0x00000002
Debug: 35338 42305 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x000041d4
Debug: 35339 42314 gdb_server.c:2990 gdb_input_inner(): received packet: 'm420c,4'
Debug: 35340 42315 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000420c, len: 0x00000004
Debug: 35341 42316 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000420c
Debug: 35342 42325 gdb_server.c:2990 gdb_input_inner(): received packet: 'm41d6,2'
Debug: 35343 42326 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000041d6, len: 0x00000002
Debug: 35344 42327 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x000041d6
Debug: 35345 42335 gdb_server.c:2990 gdb_input_inner(): received packet: 'm41d8,2'
Debug: 35346 42336 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000041d8, len: 0x00000002
Debug: 35347 42337 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x000041d8
Debug: 35348 42345 gdb_server.c:2990 gdb_input_inner(): received packet: 'm40fc,2'
Debug: 35349 42345 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000040fc, len: 0x00000002
Debug: 35350 42346 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x000040fc
Debug: 35351 42356 gdb_server.c:2990 gdb_input_inner(): received packet: 'm40fe,2'
Debug: 35352 42357 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000040fe, len: 0x00000002
Debug: 35353 42358 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x000040fe
Debug: 35354 42365 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4100,2'
Debug: 35355 42366 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004100, len: 0x00000002
Debug: 35356 42367 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x00004100
Debug: 35357 42375 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4102,2'
Debug: 35358 42376 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004102, len: 0x00000002
Debug: 35359 42376 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x00004102
Debug: 35360 42385 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ff8,4'
Debug: 35361 42386 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ff8, len: 0x00000004
Debug: 35362 42387 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ff8
Debug: 35363 42397 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35364 42397 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35365 42399 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35366 42406 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35367 42407 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35368 42407 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35369 42418 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35370 42418 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35371 42419 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35372 42428 gdb_server.c:2990 gdb_input_inner(): received packet: 'p11'
Debug: 35373 42438 gdb_server.c:2990 gdb_input_inner(): received packet: 'p12'
Debug: 35374 42448 gdb_server.c:2990 gdb_input_inner(): received packet: 'p13'
Debug: 35375 42458 gdb_server.c:2990 gdb_input_inner(): received packet: 'p14'
Debug: 35376 42468 gdb_server.c:2990 gdb_input_inner(): received packet: 'p15'
Debug: 35377 42478 gdb_server.c:2990 gdb_input_inner(): received packet: 'p16'
Debug: 35378 43156 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 35379 43157 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 35380 43157 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 35381 43166 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 35382 43167 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 35383 43168 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 35384 43176 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 35385 43176 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 35386 43177 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 35387 43186 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 35388 43186 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 35389 43187 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 35390 43196 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 35391 43196 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 35392 43197 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 35393 43207 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 35394 43207 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 35395 43208 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 35396 43216 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 35397 43216 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 35398 43217 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 35399 43226 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 35400 43226 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 35401 43227 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 35402 43236 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 35403 43237 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 35404 43238 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 35405 43247 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 35406 43248 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 35407 43249 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 35408 43256 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 35409 43257 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 35410 43258 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 35411 43266 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 35412 43267 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 35413 43268 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 35414 43276 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 35415 43277 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 35416 43277 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 35417 43286 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 35418 43286 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 35419 43287 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 35420 43296 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 35421 43297 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 35422 43297 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 35423 43306 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 35424 43307 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 35425 43307 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 35426 44114 gdb_server.c:2990 gdb_input_inner(): received packet: 'm40c0,40'
Debug: 35427 44116 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000040c0, len: 0x00000040
Debug: 35428 44117 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x000040c0
Debug: 35429 44128 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4100,40'
Debug: 35430 44129 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004100, len: 0x00000040
Debug: 35431 44130 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x00004100
Debug: 35432 44172 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4140,40'
Debug: 35433 44173 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004140, len: 0x00000040
Debug: 35434 44174 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x00004140
Debug: 35435 44191 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4180,40'
Debug: 35436 44191 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004180, len: 0x00000040
Debug: 35437 44192 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x00004180
Debug: 35438 44207 gdb_server.c:2990 gdb_input_inner(): received packet: 'm41c0,40'
Debug: 35439 44207 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x00000000000041c0, len: 0x00000040
Debug: 35440 44208 target.c:2129 target_read_buffer(): reading buffer of 64 byte at 0x000041c0
Debug: 35441 44222 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ff8,4'
Debug: 35442 44223 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ff8, len: 0x00000004
Debug: 35443 44223 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ff8
Debug: 35444 44233 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35445 44233 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35446 44234 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35447 44243 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35448 44244 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35449 44244 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35450 44253 gdb_server.c:2990 gdb_input_inner(): received packet: 'm20001ffc,4'
Debug: 35451 44254 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000020001ffc, len: 0x00000004
Debug: 35452 44255 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x20001ffc
Debug: 35453 45725 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 35454 45726 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 35455 45726 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 35456 45735 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 35457 45735 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 35458 45736 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 35459 45745 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 35460 45745 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 35461 45746 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 35462 45755 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 35463 45755 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 35464 45756 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 35465 45766 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 35466 45767 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 35467 45767 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 35468 45776 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 35469 45776 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 35470 45777 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 35471 45786 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 35472 45786 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 35473 45787 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 35474 45796 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 35475 45796 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 35476 45797 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 35477 45806 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 35478 45807 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 35479 45807 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 35480 45816 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 35481 45817 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 35482 45818 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 35483 45826 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 35484 45826 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 35485 45827 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 35486 45837 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 35487 45838 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 35488 45838 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 35489 45846 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 35490 45846 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 35491 45847 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 35492 45857 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 35493 45858 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 35494 45858 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 35495 45868 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 35496 45869 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 35497 45869 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 35498 45877 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 35499 45878 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 35500 45878 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 35501 49218 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c:0'
Debug: 35502 49219 gdb_server.c:2668 gdb_handle_vcont_packet(): request to step current core only
Debug: 35503 49220 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 35504 49221 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35505 49222 target.c:2302 target_read_u16(): address: 0x00004190, value: 0x3305
Debug: 35506 49223 armv7m.c:144 armv7m_restore_context():  
Debug: 35507 49223 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35508 49224 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 35509 49225 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 35510 49226 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 1, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35511 49227 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 1)
Debug: 35512 49227 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 35513 49229 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 1, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35514 49230 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 35515 49231 breakpoints.c:307 breakpoint_free(): free BPID: 1 --> 0
Debug: 35516 49233 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 35517 49234 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35518 49236 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35519 49238 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 35520 49239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 35521 49240 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 35522 49241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 35523 49242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 35524 49243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35525 49244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35526 49245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35527 49246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35528 49247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35529 49249 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35530 49250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35531 49251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35532 49252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 35533 49253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 35534 49255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4192
Debug: 35535 49256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x1000000
Debug: 35536 49257 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 35537 49258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35538 49259 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35539 49260 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35540 49261 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35541 49262 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35542 49263 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4192, target->state: halted
Debug: 35543 49264 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35544 49265 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 35545 49265 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35546 49266 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 35547 49270 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35548 49286 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4192,4'
Debug: 35549 49287 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004192, len: 0x00000004
Debug: 35550 49288 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004192
Debug: 35551 49295 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 35552 50262 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 35553 50263 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 35554 50264 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 35555 50272 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 35556 50272 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 35557 50273 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 35558 50282 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 35559 50283 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 35560 50283 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 35561 50292 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 35562 50293 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 35563 50294 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 35564 50302 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 35565 50303 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 35566 50304 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 35567 50312 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 35568 50312 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 35569 50313 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 35570 50322 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 35571 50322 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 35572 50323 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 35573 50332 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 35574 50333 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 35575 50333 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 35576 50342 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 35577 50342 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 35578 50343 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 35579 50352 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 35580 50352 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 35581 50353 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 35582 50362 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 35583 50363 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 35584 50363 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 35585 50372 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 35586 50373 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 35587 50374 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 35588 50383 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 35589 50384 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 35590 50384 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 35591 50393 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 35592 50393 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 35593 50394 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 35594 50403 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 35595 50403 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 35596 50404 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 35597 50413 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 35598 50413 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 35599 50414 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 35600 50729 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 35601 50729 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35602 50769 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 35603 50770 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 35604 50770 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 2, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35605 50771 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 2)
Debug: 35606 50780 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 35607 50781 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 35608 50782 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35609 50783 armv7m.c:144 armv7m_restore_context():  
Debug: 35610 50784 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35611 50785 cortex_m.c:859 cortex_m_step(): Stepping over next instruction with interrupts disabled
Debug: 35612 50787 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 35613 50788 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35614 50789 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 35615 50791 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x7
Debug: 35616 50792 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 35617 50793 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 35618 50794 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 35619 50795 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 35620 50796 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35621 50797 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35622 50799 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35623 50800 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35624 50802 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35625 50803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35626 50804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35627 50805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35628 50806 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 35629 50807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 35630 50808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4194
Debug: 35631 50809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x1000000
Debug: 35632 50811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 35633 50812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35634 50813 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35635 50814 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35636 50816 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35637 50817 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35638 50818 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4194, target->state: halted
Debug: 35639 50819 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35640 50820 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 35641 50820 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35642 50821 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 35643 50830 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35644 50844 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4194,4'
Debug: 35645 50844 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004194, len: 0x00000004
Debug: 35646 50845 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004194
Debug: 35647 50854 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 35648 50866 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 35649 50867 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35650 50867 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 2, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35651 50868 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 35652 50869 breakpoints.c:307 breakpoint_free(): free BPID: 2 --> 0
Debug: 35653 51719 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 35654 51720 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 35655 51721 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 35656 51729 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 35657 51730 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 35658 51730 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 35659 51739 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 35660 51740 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 35661 51740 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 35662 51751 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 35663 51752 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 35664 51752 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 35665 51759 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 35666 51760 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 35667 51760 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 35668 51770 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 35669 51771 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 35670 51771 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 35671 51780 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 35672 51780 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 35673 51781 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 35674 51790 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 35675 51791 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 35676 51791 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 35677 51800 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 35678 51801 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 35679 51802 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 35680 51810 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 35681 51811 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 35682 51811 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 35683 51820 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 35684 51821 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 35685 51821 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 35686 51830 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 35687 51831 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 35688 51832 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 35689 51840 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 35690 51840 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 35691 51841 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 35692 51851 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 35693 51852 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 35694 51853 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 35695 51860 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 35696 51860 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 35697 51861 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 35698 51871 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 35699 51872 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 35700 51873 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 35701 51932 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 35702 51933 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35703 51934 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 35704 51935 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 35705 51936 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 3, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35706 51937 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 3)
Debug: 35707 51943 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 35708 51944 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 35709 51944 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35710 51945 armv7m.c:144 armv7m_restore_context():  
Debug: 35711 51946 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35712 51946 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004195
Debug: 35713 51947 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004195
Debug: 35714 51948 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 4, Type: 0, Address: 0x00004194 Length: 2 (set=2)
Debug: 35715 51949 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004194 of length 0x00000002, (BPID: 4)
Debug: 35716 51950 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 35717 51952 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 4, Type: 0, Address: 0x00004194 Length: 2 (set=2)
Debug: 35718 51953 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 35719 51954 breakpoints.c:307 breakpoint_free(): free BPID: 4 --> 0
Debug: 35720 51955 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 35721 51956 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35722 51958 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35723 51959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x7
Debug: 35724 51960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 35725 51961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 35726 51962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 35727 51964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 35728 51965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35729 51966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35730 51968 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35731 51969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35732 51971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35733 51972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35734 51973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35735 51974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35736 51975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 35737 51976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4199
Debug: 35738 51977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4d04
Debug: 35739 51978 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x1000000
Debug: 35740 51979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 35741 51980 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35742 51981 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35743 51982 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35744 51984 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35745 51985 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35746 51986 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4d04, target->state: halted
Debug: 35747 51987 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35748 51988 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 35749 51988 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35750 51989 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 35751 51993 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35752 52007 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d04,4'
Debug: 35753 52007 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d04, len: 0x00000004
Debug: 35754 52008 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004d04
Debug: 35755 52017 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4198,4'
Debug: 35756 52018 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004198, len: 0x00000004
Debug: 35757 52018 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004198
Debug: 35758 52027 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4198,2'
Debug: 35759 52027 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004198, len: 0x00000002
Debug: 35760 52028 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x00004198
Debug: 35761 52037 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4198,2'
Debug: 35762 52037 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35763 52038 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004199
Debug: 35764 52039 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004199
Debug: 35765 52040 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 5, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 35766 52041 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004198 of length 0x00000002, (BPID: 5)
Debug: 35767 52047 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 35768 52047 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 35769 52048 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 35770 52049 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 35771 52050 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 35772 52050 armv7m.c:144 armv7m_restore_context():  
Debug: 35773 52052 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35774 52052 cortex_m.c:768 cortex_m_resume(): target resumed at 0x4d04
Debug: 35775 52053 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 35776 52054 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35777 52158 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35778 52160 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35779 52161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 35780 52162 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 35781 52163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40070000
Debug: 35782 52164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 35783 52165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 35784 52166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35785 52167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35786 52168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35787 52169 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35788 52171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35789 52172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35790 52173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35791 52174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35792 52175 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 35793 52176 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4d23
Debug: 35794 52177 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4198
Debug: 35795 52178 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 35796 52180 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 35797 52181 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35798 52182 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 35799 52183 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35800 52184 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35801 52185 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35802 52186 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4198, target->state: halted
Debug: 35803 52187 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35804 52187 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 35805 52188 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35806 52191 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35807 52206 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4198,4'
Debug: 35808 52207 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004198, len: 0x00000004
Debug: 35809 52208 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004198
Debug: 35810 52215 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4198,2'
Debug: 35811 52216 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35812 52216 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 5, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 35813 52217 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 35814 52218 breakpoints.c:307 breakpoint_free(): free BPID: 5 --> 0
Debug: 35815 52225 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 35816 52236 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 35817 52237 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35818 52237 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 3, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35819 52238 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 35820 52239 breakpoints.c:307 breakpoint_free(): free BPID: 3 --> 0
Debug: 35821 54618 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 35822 54619 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 35823 54619 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 35824 54628 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 35825 54629 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 35826 54629 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 35827 54640 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 35828 54640 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 35829 54641 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 35830 54649 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 35831 54650 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 35832 54651 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 35833 54659 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 35834 54659 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 35835 54660 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 35836 54670 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 35837 54671 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 35838 54672 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 35839 54680 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 35840 54680 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 35841 54681 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 35842 54690 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 35843 54691 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 35844 54691 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 35845 54701 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 35846 54702 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 35847 54702 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 35848 54712 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 35849 54713 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 35850 54713 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 35851 54722 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 35852 54723 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 35853 54723 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 35854 54732 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 35855 54733 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 35856 54734 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 35857 54742 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 35858 54743 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 35859 54743 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 35860 54752 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 35861 54753 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 35862 54753 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 35863 54762 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 35864 54763 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 35865 54763 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 35866 54775 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 35867 54776 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 35868 54776 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 35869 54865 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 35870 54866 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35871 54867 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 35872 54869 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 35873 54869 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 6, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35874 54870 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 6)
Debug: 35875 54875 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 35876 54875 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 35877 54876 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35878 54877 target.c:2302 target_read_u16(): address: 0x00004198, value: 0xb662
Debug: 35879 54878 armv7m.c:144 armv7m_restore_context():  
Debug: 35880 54879 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35881 54880 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004199
Debug: 35882 54881 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004199
Debug: 35883 54881 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 7, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 35884 54882 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004198 of length 0x00000002, (BPID: 7)
Debug: 35885 54883 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 35886 54885 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 7, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 35887 54886 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 35888 54887 breakpoints.c:307 breakpoint_free(): free BPID: 7 --> 0
Debug: 35889 54888 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 35890 54889 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35891 54891 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 35892 54892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 35893 54893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 35894 54894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40070000
Debug: 35895 54895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 35896 54896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 35897 54897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 35898 54899 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 35899 54900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 35900 54902 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 35901 54903 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 35902 54904 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 35903 54905 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 35904 54906 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 35905 54907 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 35906 54909 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4d23
Debug: 35907 54910 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x419a
Debug: 35908 54911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 35909 54912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 35910 54913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 35911 54914 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 35912 54915 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 35913 54916 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 35914 54918 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 35915 54919 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x419a, target->state: halted
Debug: 35916 54920 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 35917 54920 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 35918 54921 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 35919 54922 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 35920 54927 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 35921 54940 gdb_server.c:2990 gdb_input_inner(): received packet: 'm419a,4'
Debug: 35922 54941 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000419a, len: 0x00000004
Debug: 35923 54942 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000419a
Debug: 35924 54950 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 35925 54961 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 35926 54962 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35927 54962 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 6, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35928 54963 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 35929 54964 breakpoints.c:307 breakpoint_free(): free BPID: 6 --> 0
Debug: 35930 56112 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 35931 56113 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 35932 56149 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 35933 56162 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 35934 56163 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 35935 56163 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 35936 56172 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 35937 56173 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 35938 56173 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 35939 56182 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 35940 56183 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 35941 56183 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 35942 56193 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 35943 56194 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 35944 56194 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 35945 56204 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 35946 56205 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 35947 56205 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 35948 56214 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 35949 56215 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 35950 56215 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 35951 56224 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 35952 56225 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 35953 56225 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 35954 56234 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 35955 56235 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 35956 56235 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 35957 56244 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 35958 56245 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 35959 56245 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 35960 56255 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 35961 56256 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 35962 56257 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 35963 56265 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 35964 56266 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 35965 56269 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 35966 56276 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 35967 56277 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 35968 56277 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 35969 56287 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 35970 56288 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 35971 56288 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 35972 56297 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 35973 56298 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 35974 56298 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 35975 56307 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 35976 56308 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 35977 56308 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 35978 56379 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 35979 56380 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 35980 56380 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 35981 56383 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 35982 56384 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 8, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 35983 56385 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 8)
Debug: 35984 56390 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 35985 56391 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 35986 56392 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 35987 56392 armv7m.c:144 armv7m_restore_context():  
Debug: 35988 56393 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 35989 56394 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004199
Debug: 35990 56395 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004199
Debug: 35991 56396 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 9, Type: 0, Address: 0x0000419a Length: 2 (set=2)
Debug: 35992 56397 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000419a of length 0x00000002, (BPID: 9)
Debug: 35993 56397 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 35994 56400 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 9, Type: 0, Address: 0x0000419a Length: 2 (set=2)
Debug: 35995 56401 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 35996 56402 breakpoints.c:307 breakpoint_free(): free BPID: 9 --> 0
Debug: 35997 56405 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 35998 56405 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 35999 56407 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36000 56410 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 36001 56411 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36002 56412 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40070000
Debug: 36003 56413 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 36004 56415 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36005 56416 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36006 56418 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36007 56420 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36008 56421 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36009 56422 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36010 56423 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36011 56424 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36012 56425 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36013 56426 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36014 56428 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4d23
Debug: 36015 56429 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x417a
Debug: 36016 56430 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 36017 56432 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36018 56434 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36019 56437 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 36020 56438 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36021 56440 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36022 56441 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36023 56442 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x417a, target->state: halted
Debug: 36024 56443 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36025 56443 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36026 56444 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36027 56445 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36028 56457 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36029 56473 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417a,4'
Debug: 36030 56474 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417a, len: 0x00000004
Debug: 36031 56474 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000417a
Debug: 36032 56484 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36033 56496 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36034 56497 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36035 56497 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 8, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36036 56498 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36037 56499 breakpoints.c:307 breakpoint_free(): free BPID: 8 --> 0
Debug: 36038 57884 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36039 57885 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36040 57885 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36041 57894 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36042 57895 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36043 57895 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36044 57904 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36045 57905 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36046 57905 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36047 57914 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36048 57915 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36049 57917 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36050 57924 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36051 57925 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36052 57925 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36053 57935 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36054 57936 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36055 57936 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36056 57946 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36057 57946 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36058 57947 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36059 57955 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36060 57955 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36061 57956 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36062 57965 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36063 57965 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36064 57966 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36065 57975 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36066 57975 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36067 57976 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36068 57985 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36069 57985 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36070 57986 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36071 57995 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36072 57995 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36073 57996 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36074 58005 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36075 58005 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36076 58006 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36077 58015 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36078 58016 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36079 58017 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36080 58026 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36081 58026 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36082 58028 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36083 58036 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36084 58036 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36085 58037 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36086 58097 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36087 58098 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36088 58099 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36089 58100 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36090 58101 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 10, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36091 58102 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 10)
Debug: 36092 58109 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36093 58109 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36094 58110 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36095 58111 armv7m.c:144 armv7m_restore_context():  
Debug: 36096 58111 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36097 58112 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004179
Debug: 36098 58113 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004179
Debug: 36099 58114 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 11, Type: 0, Address: 0x0000417a Length: 2 (set=2)
Debug: 36100 58115 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000417a of length 0x00000002, (BPID: 11)
Debug: 36101 58115 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36102 58117 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 11, Type: 0, Address: 0x0000417a Length: 2 (set=2)
Debug: 36103 58118 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36104 58119 breakpoints.c:307 breakpoint_free(): free BPID: 11 --> 0
Debug: 36105 58121 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36106 58121 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36107 58123 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36108 58124 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 36109 58125 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36110 58127 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40070000
Debug: 36111 58128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 36112 58129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36113 58130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36114 58131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36115 58132 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36116 58133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36117 58134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36118 58135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36119 58136 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36120 58137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36121 58138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36122 58139 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x417f
Debug: 36123 58140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4d84
Debug: 36124 58141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 36125 58142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36126 58143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36127 58144 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 36128 58145 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36129 58146 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36130 58147 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36131 58148 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4d84, target->state: halted
Debug: 36132 58148 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36133 58149 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36134 58150 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36135 58150 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36136 58160 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36137 58174 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d84,4'
Debug: 36138 58174 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d84, len: 0x00000004
Debug: 36139 58175 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004d84
Debug: 36140 58186 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417e,4'
Debug: 36141 58187 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417e, len: 0x00000004
Debug: 36142 58187 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000417e
Debug: 36143 58196 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417e,2'
Debug: 36144 58197 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417e, len: 0x00000002
Debug: 36145 58197 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x0000417e
Debug: 36146 58206 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,417e,2'
Debug: 36147 58206 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36148 58207 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x8000417d
Debug: 36149 58208 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x8000417d
Debug: 36150 58209 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 12, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 36151 58210 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000417e of length 0x00000002, (BPID: 12)
Debug: 36152 58216 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 36153 58217 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 36154 58218 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 36155 58218 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 36156 58219 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 36157 58220 armv7m.c:144 armv7m_restore_context():  
Debug: 36158 58221 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36159 58222 cortex_m.c:768 cortex_m_resume(): target resumed at 0x4d84
Debug: 36160 58222 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 36161 58223 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36162 58331 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36163 58333 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36164 58335 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 36165 58336 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36166 58337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 36167 58338 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 36168 58339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36169 58340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36170 58341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36171 58342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36172 58343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36173 58344 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36174 58345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36175 58346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36176 58347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36177 58348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36178 58349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 36179 58350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x417e
Debug: 36180 58351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 36181 58352 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36182 58353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36183 58354 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 36184 58355 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36185 58356 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36186 58357 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36187 58357 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x417e, target->state: halted
Debug: 36188 58358 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36189 58359 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36190 58359 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36191 58369 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36192 58382 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417e,4'
Debug: 36193 58382 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417e, len: 0x00000004
Debug: 36194 58383 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000417e
Debug: 36195 58392 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,417e,2'
Debug: 36196 58392 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36197 58393 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 12, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 36198 58394 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36199 58395 breakpoints.c:307 breakpoint_free(): free BPID: 12 --> 0
Debug: 36200 58403 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36201 58414 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36202 58414 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36203 58415 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 10, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36204 58416 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36205 58417 breakpoints.c:307 breakpoint_free(): free BPID: 10 --> 0
Debug: 36206 59993 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36207 59994 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36208 59995 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36209 60003 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36210 60003 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36211 60004 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36212 60013 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36213 60013 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36214 60014 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36215 60023 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36216 60023 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36217 60024 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36218 60034 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36219 60035 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36220 60036 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36221 60043 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36222 60043 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36223 60044 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36224 60053 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36225 60053 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36226 60054 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36227 60063 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36228 60063 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36229 60064 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36230 60073 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36231 60073 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36232 60074 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36233 60083 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36234 60083 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36235 60084 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36236 60093 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36237 60093 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36238 60094 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36239 60104 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36240 60104 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36241 60105 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36242 60114 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36243 60114 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36244 60115 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36245 60124 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36246 60124 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36247 60125 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36248 60135 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36249 60135 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36250 60136 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36251 60144 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36252 60144 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36253 60145 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36254 61711 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36255 61712 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36256 61809 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36257 61810 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36258 61811 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 13, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36259 61811 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 13)
Debug: 36260 61818 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36261 61818 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36262 61819 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36263 61820 target.c:2302 target_read_u16(): address: 0x0000417e, value: 0xf3ef
Debug: 36264 61821 armv7m.c:144 armv7m_restore_context():  
Debug: 36265 61822 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36266 61823 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x8000417d
Debug: 36267 61824 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x8000417d
Debug: 36268 61824 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 14, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 36269 61825 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000417e of length 0x00000002, (BPID: 14)
Debug: 36270 61826 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36271 61827 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 14, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 36272 61828 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36273 61829 breakpoints.c:307 breakpoint_free(): free BPID: 14 --> 0
Debug: 36274 61831 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36275 61832 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36276 61834 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36277 61835 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 36278 61836 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36279 61837 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 36280 61838 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 36281 61839 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36282 61840 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36283 61841 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36284 61842 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36285 61843 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36286 61844 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36287 61845 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36288 61846 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36289 61847 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36290 61849 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36291 61850 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 36292 61851 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4182
Debug: 36293 61852 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 36294 61853 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36295 61854 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36296 61855 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 36297 61857 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36298 61858 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36299 61859 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36300 61860 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4182, target->state: halted
Debug: 36301 61861 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36302 61861 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36303 61862 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36304 61863 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36305 61868 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36306 61881 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4182,4'
Debug: 36307 61882 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004182, len: 0x00000004
Debug: 36308 61882 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004182
Debug: 36309 61892 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36310 61903 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36311 61904 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36312 61904 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 13, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36313 61905 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36314 61906 breakpoints.c:307 breakpoint_free(): free BPID: 13 --> 0
Debug: 36315 62914 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36316 62916 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36317 62916 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36318 62924 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36319 62924 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36320 62925 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36321 62934 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36322 62935 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36323 62936 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36324 62945 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36325 62946 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36326 62946 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36327 62954 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36328 62955 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36329 62955 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36330 62964 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36331 62964 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36332 62965 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36333 62974 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36334 62974 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36335 62975 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36336 62985 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36337 62985 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36338 62986 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36339 62995 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36340 62995 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36341 62996 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36342 63004 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36343 63004 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36344 63005 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36345 63014 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36346 63015 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36347 63015 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36348 63026 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36349 63026 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36350 63027 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36351 63035 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36352 63035 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36353 63036 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36354 63045 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36355 63045 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36356 63046 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36357 63056 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36358 63057 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36359 63057 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36360 63065 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36361 63066 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36362 63067 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36363 63127 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36364 63128 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36365 63128 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36366 63130 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36367 63131 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 15, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36368 63131 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 15)
Debug: 36369 63137 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36370 63138 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36371 63138 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36372 63139 armv7m.c:144 armv7m_restore_context():  
Debug: 36373 63140 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36374 63140 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004181
Debug: 36375 63141 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004181
Debug: 36376 63142 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 16, Type: 0, Address: 0x00004182 Length: 2 (set=2)
Debug: 36377 63143 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004182 of length 0x00000002, (BPID: 16)
Debug: 36378 63144 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36379 63145 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 16, Type: 0, Address: 0x00004182 Length: 2 (set=2)
Debug: 36380 63146 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36381 63147 breakpoints.c:307 breakpoint_free(): free BPID: 16 --> 0
Debug: 36382 63149 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36383 63150 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36384 63152 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36385 63154 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 36386 63155 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36387 63156 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 36388 63157 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 36389 63158 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36390 63159 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36391 63160 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36392 63161 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36393 63163 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36394 63164 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36395 63165 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36396 63166 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36397 63167 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36398 63168 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36399 63170 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 36400 63171 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4184
Debug: 36401 63172 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 36402 63173 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36403 63174 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36404 63175 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 36405 63176 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36406 63177 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36407 63178 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36408 63179 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4184, target->state: halted
Debug: 36409 63180 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36410 63181 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36411 63182 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36412 63183 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36413 63189 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36414 63204 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4184,4'
Debug: 36415 63205 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004184, len: 0x00000004
Debug: 36416 63206 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004184
Debug: 36417 63214 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36418 63226 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36419 63227 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36420 63227 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 15, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36421 63228 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36422 63229 breakpoints.c:307 breakpoint_free(): free BPID: 15 --> 0
Debug: 36423 64580 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36424 64581 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36425 64582 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36426 64589 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36427 64589 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36428 64590 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36429 64601 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36430 64602 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36431 64602 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36432 64610 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36433 64611 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36434 64612 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36435 64620 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36436 64621 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36437 64621 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36438 64630 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36439 64630 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36440 64631 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36441 64640 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36442 64641 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36443 64641 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36444 64651 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36445 64652 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36446 64652 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36447 64660 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36448 64660 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36449 64661 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36450 64670 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36451 64670 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36452 64671 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36453 64680 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36454 64681 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36455 64682 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36456 64690 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36457 64691 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36458 64692 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36459 64702 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36460 64702 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36461 64703 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36462 64711 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36463 64711 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36464 64712 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36465 64721 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36466 64721 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36467 64722 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36468 64731 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36469 64731 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36470 64732 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36471 64803 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36472 64852 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36473 64853 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36474 64854 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36475 64855 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 17, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36476 64856 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 17)
Debug: 36477 64863 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36478 64864 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36479 64864 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36480 64865 armv7m.c:144 armv7m_restore_context():  
Debug: 36481 64866 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36482 64867 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004185
Debug: 36483 64868 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004185
Debug: 36484 64869 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 18, Type: 0, Address: 0x00004184 Length: 2 (set=2)
Debug: 36485 64870 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004184 of length 0x00000002, (BPID: 18)
Debug: 36486 64871 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36487 64872 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 18, Type: 0, Address: 0x00004184 Length: 2 (set=2)
Debug: 36488 64873 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36489 64874 breakpoints.c:307 breakpoint_free(): free BPID: 18 --> 0
Debug: 36490 64876 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36491 64877 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36492 64879 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36493 64880 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 36494 64881 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36495 64883 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 36496 64884 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 36497 64885 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36498 64886 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36499 64887 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36500 64889 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36501 64890 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36502 64891 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36503 64892 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36504 64893 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36505 64894 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36506 64895 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36507 64896 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 36508 64897 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4186
Debug: 36509 64898 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 36510 64900 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36511 64901 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36512 64902 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 36513 64903 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36514 64904 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36515 64905 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36516 64906 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4186, target->state: halted
Debug: 36517 64907 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36518 64907 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36519 64908 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36520 64909 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36521 64914 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36522 64927 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4186,4'
Debug: 36523 64928 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004186, len: 0x00000004
Debug: 36524 64928 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004186
Debug: 36525 64937 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36526 64948 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36527 64949 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36528 64949 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 17, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36529 64950 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36530 64951 breakpoints.c:307 breakpoint_free(): free BPID: 17 --> 0
Debug: 36531 65886 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36532 65887 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36533 65888 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36534 65896 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36535 65896 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36536 65897 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36537 65906 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36538 65907 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36539 65907 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36540 65917 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36541 65918 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36542 65919 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36543 65927 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36544 65927 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36545 65928 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36546 65937 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36547 65937 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36548 65938 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36549 65949 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36550 65950 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36551 65950 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36552 65959 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36553 65959 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36554 65960 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36555 65970 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36556 65970 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36557 65971 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36558 65981 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36559 65982 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36560 65983 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36561 65990 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36562 65990 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36563 65991 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36564 66000 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36565 66001 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36566 66002 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36567 66010 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36568 66010 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36569 66011 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36570 66020 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36571 66020 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36572 66021 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36573 66030 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36574 66030 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36575 66031 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36576 66040 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36577 66040 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36578 66041 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36579 66729 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36580 66730 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36581 66769 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36582 66770 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36583 66771 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 19, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36584 66772 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 19)
Debug: 36585 66780 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36586 66780 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36587 66781 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36588 66783 armv7m.c:144 armv7m_restore_context():  
Debug: 36589 66783 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36590 66785 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004185
Debug: 36591 66786 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004185
Debug: 36592 66787 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 20, Type: 0, Address: 0x00004186 Length: 2 (set=2)
Debug: 36593 66787 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004186 of length 0x00000002, (BPID: 20)
Debug: 36594 66788 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36595 66790 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 20, Type: 0, Address: 0x00004186 Length: 2 (set=2)
Debug: 36596 66790 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36597 66792 breakpoints.c:307 breakpoint_free(): free BPID: 20 --> 0
Debug: 36598 66793 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36599 66794 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36600 66796 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36601 66797 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 36602 66799 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36603 66801 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 36604 66803 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 36605 66804 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36606 66805 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36607 66807 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36608 66808 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36609 66809 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36610 66810 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36611 66811 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36612 66812 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36613 66813 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36614 66814 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36615 66815 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 36616 66816 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x2820
Debug: 36617 66818 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 36618 66819 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36619 66820 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36620 66821 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 36621 66822 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36622 66823 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36623 66824 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36624 66824 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x2820, target->state: halted
Debug: 36625 66825 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36626 66826 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36627 66827 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36628 66828 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36629 66841 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36630 66854 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2820,4'
Debug: 36631 66854 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000002820, len: 0x00000004
Debug: 36632 66855 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00002820
Debug: 36633 66864 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418a,4'
Debug: 36634 66864 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418a, len: 0x00000004
Debug: 36635 66865 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418a
Debug: 36636 66875 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418a,2'
Debug: 36637 66875 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418a, len: 0x00000002
Debug: 36638 66876 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x0000418a
Debug: 36639 66885 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,418a,2'
Debug: 36640 66885 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36641 66886 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004189
Debug: 36642 66887 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004189
Debug: 36643 66888 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 21, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 36644 66889 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418a of length 0x00000002, (BPID: 21)
Debug: 36645 66895 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 36646 66895 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 36647 66896 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 36648 66897 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 36649 66898 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 36650 66898 armv7m.c:144 armv7m_restore_context():  
Debug: 36651 66899 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36652 66900 cortex_m.c:768 cortex_m_resume(): target resumed at 0x2820
Debug: 36653 66901 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 36654 66902 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36655 67002 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36656 67004 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36657 67005 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 36658 67006 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36659 67007 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 36660 67009 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x20000514
Debug: 36661 67010 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36662 67011 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36663 67012 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36664 67013 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36665 67014 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36666 67015 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36667 67016 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36668 67017 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36669 67018 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36670 67019 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36671 67020 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 36672 67021 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x418a
Debug: 36673 67022 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 36674 67023 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36675 67024 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36676 67025 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 36677 67026 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36678 67027 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36679 67028 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36680 67029 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x418a, target->state: halted
Debug: 36681 67030 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36682 67030 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36683 67031 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36684 67037 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36685 67049 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418a,4'
Debug: 36686 67050 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418a, len: 0x00000004
Debug: 36687 67050 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418a
Debug: 36688 67059 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,418a,2'
Debug: 36689 67059 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36690 67060 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 21, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 36691 67061 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36692 67062 breakpoints.c:307 breakpoint_free(): free BPID: 21 --> 0
Debug: 36693 67070 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36694 67080 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36695 67081 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36696 67081 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 19, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36697 67082 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36698 67083 breakpoints.c:307 breakpoint_free(): free BPID: 19 --> 0
Debug: 36699 67957 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36700 67958 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36701 67958 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36702 67968 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36703 67969 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36704 67969 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36705 67978 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36706 67979 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36707 67979 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36708 67988 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36709 67989 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36710 67989 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36711 67997 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36712 67998 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36713 67999 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36714 68007 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36715 68008 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36716 68008 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36717 68017 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36718 68018 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36719 68019 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36720 68027 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36721 68028 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36722 68028 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36723 68037 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36724 68038 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36725 68038 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36726 68048 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36727 68049 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36728 68049 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36729 68058 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36730 68059 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36731 68059 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36732 68070 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36733 68070 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36734 68071 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36735 68079 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36736 68079 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36737 68080 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36738 68089 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36739 68089 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36740 68090 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36741 68100 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36742 68100 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36743 68101 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36744 68110 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36745 68111 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36746 68112 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36747 68253 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36748 68254 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36749 68254 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36750 68256 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36751 68256 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 22, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36752 68257 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 22)
Debug: 36753 68264 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36754 68264 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36755 68265 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36756 68266 target.c:2302 target_read_u16(): address: 0x0000418a, value: 0x2302
Debug: 36757 68267 armv7m.c:144 armv7m_restore_context():  
Debug: 36758 68268 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36759 68269 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004189
Debug: 36760 68270 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004189
Debug: 36761 68271 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 23, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 36762 68272 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418a of length 0x00000002, (BPID: 23)
Debug: 36763 68273 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36764 68274 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 23, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 36765 68275 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36766 68276 breakpoints.c:307 breakpoint_free(): free BPID: 23 --> 0
Debug: 36767 68278 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36768 68278 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36769 68280 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36770 68281 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 36771 68283 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36772 68284 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 36773 68285 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x2
Debug: 36774 68286 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36775 68288 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36776 68289 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36777 68290 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36778 68291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36779 68292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36780 68293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36781 68294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36782 68295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36783 68296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36784 68297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 36785 68299 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x418c
Debug: 36786 68303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 36787 68304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36788 68305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36789 68307 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 36790 68308 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36791 68309 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36792 68310 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36793 68311 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x418c, target->state: halted
Debug: 36794 68312 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36795 68313 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36796 68314 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36797 68314 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36798 68324 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36799 68339 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418c,4'
Debug: 36800 68340 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418c, len: 0x00000004
Debug: 36801 68340 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418c
Debug: 36802 68349 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36803 68361 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36804 68362 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36805 68362 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 22, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36806 68363 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36807 68364 breakpoints.c:307 breakpoint_free(): free BPID: 22 --> 0
Debug: 36808 69406 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36809 69407 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36810 69408 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36811 69416 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36812 69417 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36813 69418 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36814 69425 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36815 69426 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36816 69426 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36817 69436 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36818 69437 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36819 69437 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36820 69448 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36821 69449 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36822 69450 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36823 69457 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36824 69458 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36825 69458 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36826 69467 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36827 69468 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36828 69469 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36829 69478 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36830 69479 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36831 69479 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36832 69487 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36833 69488 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36834 69488 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36835 69497 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36836 69498 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36837 69498 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36838 69508 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36839 69509 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36840 69509 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36841 69521 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36842 69522 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36843 69522 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36844 69530 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36845 69531 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36846 69531 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36847 69540 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36848 69541 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36849 69541 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36850 69550 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36851 69550 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36852 69552 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36853 69560 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36854 69560 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36855 69561 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36856 69632 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36857 69634 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36858 69635 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36859 69636 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36860 69637 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 24, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36861 69638 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 24)
Debug: 36862 69642 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36863 69642 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36864 69643 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36865 69644 armv7m.c:144 armv7m_restore_context():  
Debug: 36866 69645 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36867 69646 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x4000418d
Debug: 36868 69647 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x4000418d
Debug: 36869 69647 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 25, Type: 0, Address: 0x0000418c Length: 2 (set=2)
Debug: 36870 69648 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418c of length 0x00000002, (BPID: 25)
Debug: 36871 69649 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36872 69650 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 25, Type: 0, Address: 0x0000418c Length: 2 (set=2)
Debug: 36873 69652 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36874 69653 breakpoints.c:307 breakpoint_free(): free BPID: 25 --> 0
Debug: 36875 69655 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36876 69656 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36877 69657 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36878 69659 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 36879 69660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36880 69662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 36881 69663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x2
Debug: 36882 69664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36883 69665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36884 69666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36885 69667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36886 69668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36887 69670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36888 69671 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36889 69672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36890 69673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36891 69674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 36892 69675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 36893 69676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x418e
Debug: 36894 69677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 36895 69678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 36896 69680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 36897 69681 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 36898 69683 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 36899 69684 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 36900 69685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 36901 69686 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x418e, target->state: halted
Debug: 36902 69687 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 36903 69688 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 36904 69689 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 36905 69689 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 36906 69693 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 36907 69708 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418e,4'
Debug: 36908 69709 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418e, len: 0x00000004
Debug: 36909 69710 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418e
Debug: 36910 69720 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 36911 69731 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 36912 69732 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36913 69732 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 24, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36914 69733 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 36915 69734 breakpoints.c:307 breakpoint_free(): free BPID: 24 --> 0
Debug: 36916 70648 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 36917 70649 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 36918 70650 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 36919 70658 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 36920 70659 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 36921 70659 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 36922 70669 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 36923 70670 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 36924 70670 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 36925 70680 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 36926 70681 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 36927 70681 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 36928 70690 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 36929 70691 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 36930 70691 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 36931 70700 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 36932 70701 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 36933 70702 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 36934 70710 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 36935 70711 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 36936 70711 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 36937 70721 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 36938 70722 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 36939 70722 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 36940 70731 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 36941 70732 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 36942 70732 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 36943 70741 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 36944 70742 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 36945 70742 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 36946 70751 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 36947 70752 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 36948 70752 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 36949 70761 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 36950 70762 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 36951 70762 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 36952 70770 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 36953 70771 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 36954 70772 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 36955 70782 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 36956 70782 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 36957 70782 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 36958 70791 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 36959 70792 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 36960 70792 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 36961 70802 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 36962 70803 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 36963 70803 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 36964 70884 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 36965 70885 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 36966 70886 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 36967 70887 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 36968 70888 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 26, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 36969 70888 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 26)
Debug: 36970 70894 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 36971 70895 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 36972 70895 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 36973 70896 armv7m.c:144 armv7m_restore_context():  
Debug: 36974 70897 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 36975 70898 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x8000418d
Debug: 36976 70899 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x8000418d
Debug: 36977 70900 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 27, Type: 0, Address: 0x0000418e Length: 2 (set=2)
Debug: 36978 70901 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418e of length 0x00000002, (BPID: 27)
Debug: 36979 70902 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 36980 70903 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 27, Type: 0, Address: 0x0000418e Length: 2 (set=2)
Debug: 36981 70904 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 36982 70905 breakpoints.c:307 breakpoint_free(): free BPID: 27 --> 0
Debug: 36983 70907 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 36984 70908 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 36985 70909 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 36986 70911 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 36987 70912 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 36988 70913 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 36989 70914 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x2
Debug: 36990 70915 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 36991 70916 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 36992 70917 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 36993 70919 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 36994 70920 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 36995 70921 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 36996 70922 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 36997 70923 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 36998 70924 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 36999 70925 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37000 70926 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 37001 70927 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4190
Debug: 37002 70928 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 37003 70929 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37004 70930 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37005 70931 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 37006 70933 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37007 70934 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37008 70935 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37009 70936 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4190, target->state: halted
Debug: 37010 70936 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37011 70937 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37012 70938 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37013 70938 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37014 70945 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37015 70958 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4190,4'
Debug: 37016 70959 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004190, len: 0x00000004
Debug: 37017 70959 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004190
Debug: 37018 70971 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37019 70982 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37020 70983 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37021 70984 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 26, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37022 70984 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37023 70986 breakpoints.c:307 breakpoint_free(): free BPID: 26 --> 0
Debug: 37024 71835 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37025 71836 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37026 71888 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37027 71897 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37028 71897 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37029 71898 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37030 71906 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37031 71906 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37032 71907 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37033 71917 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37034 71918 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37035 71918 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37036 71926 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37037 71926 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37038 71927 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37039 71936 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37040 71936 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37041 71937 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37042 71946 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37043 71946 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37044 71947 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37045 71956 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37046 71956 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37047 71957 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37048 71966 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37049 71967 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37050 71967 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37051 71976 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37052 71977 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37053 71977 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37054 71986 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37055 71986 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37056 71987 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37057 71996 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37058 71996 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37059 71997 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37060 72006 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37061 72006 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37062 72007 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37063 72016 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37064 72017 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37065 72017 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37066 72026 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37067 72026 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37068 72027 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37069 72036 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37070 72036 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37071 72037 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37072 73914 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c:0'
Debug: 37073 73915 gdb_server.c:2668 gdb_handle_vcont_packet(): request to step current core only
Debug: 37074 73916 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37075 73917 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37076 73918 armv7m.c:144 armv7m_restore_context():  
Debug: 37077 73919 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37078 73919 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37079 73921 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37080 73921 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 28, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37081 73922 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 28)
Debug: 37082 73923 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 37083 73924 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 28, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37084 73925 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37085 73926 breakpoints.c:307 breakpoint_free(): free BPID: 28 --> 0
Debug: 37086 73928 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37087 73928 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37088 73931 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37089 73933 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 37090 73934 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37091 73935 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 37092 73937 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 37093 73938 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37094 73939 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37095 73940 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37096 73941 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37097 73942 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37098 73943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37099 73944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37100 73945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37101 73946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37102 73947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37103 73948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 37104 73950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4192
Debug: 37105 73951 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x1000000
Debug: 37106 73952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37107 73953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37108 73954 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 37109 73956 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37110 73957 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37111 73958 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37112 73959 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4192, target->state: halted
Debug: 37113 73959 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37114 73960 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37115 73961 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37116 73961 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37117 73964 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37118 73978 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4192,4'
Debug: 37119 73979 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004192, len: 0x00000004
Debug: 37120 73979 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004192
Debug: 37121 73990 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37122 74911 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37123 74912 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37124 74913 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37125 74921 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37126 74922 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37127 74923 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37128 74931 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37129 74932 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37130 74934 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37131 74942 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37132 74943 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37133 74943 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37134 74953 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37135 74954 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37136 74954 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37137 74963 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37138 74964 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37139 74964 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37140 74973 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37141 74974 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37142 74974 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37143 74983 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37144 74984 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37145 74984 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37146 74993 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37147 74994 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37148 74994 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37149 75003 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37150 75004 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37151 75004 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37152 75013 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37153 75014 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37154 75014 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37155 75023 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37156 75023 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37157 75024 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37158 75033 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37159 75034 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37160 75035 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37161 75043 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37162 75044 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37163 75044 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37164 75053 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37165 75053 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37166 75054 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37167 75063 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37168 75063 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37169 75064 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37170 85271 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 37171 85272 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37172 85272 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37173 85274 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37174 85274 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 29, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37175 85275 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 29)
Debug: 37176 85281 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 37177 85281 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37178 85282 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37179 85283 armv7m.c:144 armv7m_restore_context():  
Debug: 37180 85284 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37181 85285 cortex_m.c:859 cortex_m_step(): Stepping over next instruction with interrupts disabled
Debug: 37182 85287 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37183 85287 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37184 85289 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x1
Debug: 37185 85291 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x7
Debug: 37186 85292 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37187 85293 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 37188 85294 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 37189 85295 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37190 85296 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37191 85297 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37192 85298 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37193 85300 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37194 85301 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37195 85302 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37196 85303 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37197 85304 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37198 85305 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37199 85306 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 37200 85307 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4194
Debug: 37201 85309 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x1000000
Debug: 37202 85310 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37203 85311 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37204 85312 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 37205 85313 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37206 85314 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37207 85315 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37208 85316 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4194, target->state: halted
Debug: 37209 85317 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37210 85318 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37211 85319 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37212 85319 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37213 85323 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37214 85339 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4194,4'
Debug: 37215 85340 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004194, len: 0x00000004
Debug: 37216 85340 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004194
Debug: 37217 85350 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37218 85361 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37219 85362 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37220 85362 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 29, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37221 85363 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37222 85364 breakpoints.c:307 breakpoint_free(): free BPID: 29 --> 0
Debug: 37223 86261 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37224 86262 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37225 86263 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37226 86271 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37227 86272 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37228 86272 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37229 86281 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37230 86281 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37231 86283 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37232 86291 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37233 86291 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37234 86292 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37235 86302 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37236 86303 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37237 86304 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37238 86311 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37239 86312 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37240 86312 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37241 86321 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37242 86321 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37243 86322 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37244 86332 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37245 86333 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37246 86334 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37247 86343 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37248 86344 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37249 86344 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37250 86352 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37251 86353 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37252 86353 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37253 86363 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37254 86364 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37255 86365 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37256 86372 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37257 86372 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37258 86373 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37259 86383 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37260 86383 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37261 86384 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37262 86393 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37263 86394 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37264 86394 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37265 86403 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37266 86403 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37267 86404 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37268 86413 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37269 86413 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37270 86414 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37271 86727 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 37272 86728 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37273 86728 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37274 86729 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37275 86730 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 30, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37276 86731 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 30)
Debug: 37277 86737 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 37278 86738 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37279 86739 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37280 86739 armv7m.c:144 armv7m_restore_context():  
Debug: 37281 86740 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37282 86741 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004195
Debug: 37283 86742 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004195
Debug: 37284 86742 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 31, Type: 0, Address: 0x00004194 Length: 2 (set=2)
Debug: 37285 86743 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004194 of length 0x00000002, (BPID: 31)
Debug: 37286 86744 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 37287 86745 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 31, Type: 0, Address: 0x00004194 Length: 2 (set=2)
Debug: 37288 86746 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37289 86747 breakpoints.c:307 breakpoint_free(): free BPID: 31 --> 0
Debug: 37290 86749 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37291 86750 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37292 86752 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37293 86754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x7
Debug: 37294 86755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37295 86756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 37296 86757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 37297 86759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37298 86760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37299 86761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37300 86762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37301 86763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37302 86764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37303 86765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37304 86766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37305 86767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37306 86769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37307 86770 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4199
Debug: 37308 86771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4d04
Debug: 37309 86772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x1000000
Debug: 37310 86773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37311 86775 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37312 86776 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 37313 86777 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37314 86778 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37315 86779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37316 86779 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4d04, target->state: halted
Debug: 37317 86780 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37318 86781 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37319 86781 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37320 86782 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37321 86788 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37322 86802 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d04,4'
Debug: 37323 86803 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d04, len: 0x00000004
Debug: 37324 86803 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004d04
Debug: 37325 86812 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4198,4'
Debug: 37326 86812 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004198, len: 0x00000004
Debug: 37327 86813 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004198
Debug: 37328 86822 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4198,2'
Debug: 37329 86823 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004198, len: 0x00000002
Debug: 37330 86823 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x00004198
Debug: 37331 86832 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4198,2'
Debug: 37332 86833 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37333 86834 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004199
Debug: 37334 86835 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004199
Debug: 37335 86836 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 32, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 37336 86837 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004198 of length 0x00000002, (BPID: 32)
Debug: 37337 86843 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 37338 86843 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 37339 86844 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 37340 86845 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 37341 86846 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 37342 86846 armv7m.c:144 armv7m_restore_context():  
Debug: 37343 86847 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37344 86848 cortex_m.c:768 cortex_m_resume(): target resumed at 0x4d04
Debug: 37345 86849 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 37346 86850 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37347 86955 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37348 86957 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37349 86958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 37350 86960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37351 86961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 37352 86962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 37353 86963 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37354 86964 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37355 86965 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37356 86966 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37357 86967 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37358 86969 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37359 86970 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37360 86971 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37361 86972 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37362 86973 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37363 86974 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4199
Debug: 37364 86975 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4198
Debug: 37365 86976 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 37366 86977 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37367 86979 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37368 86980 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 37369 86982 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37370 86983 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37371 86984 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37372 86985 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4198, target->state: halted
Debug: 37373 86985 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37374 86986 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37375 86987 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37376 86996 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37377 87011 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4198,4'
Debug: 37378 87012 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004198, len: 0x00000004
Debug: 37379 87012 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004198
Debug: 37380 87020 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4198,2'
Debug: 37381 87020 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37382 87021 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 32, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 37383 87022 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37384 87023 breakpoints.c:307 breakpoint_free(): free BPID: 32 --> 0
Debug: 37385 87030 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37386 87041 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37387 87041 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37388 87042 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 30, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37389 87043 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37390 87044 breakpoints.c:307 breakpoint_free(): free BPID: 30 --> 0
Debug: 37391 88676 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37392 88677 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37393 88678 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37394 88686 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37395 88687 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37396 88687 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37397 88696 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37398 88697 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37399 88697 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37400 88707 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37401 88708 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37402 88708 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37403 88717 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37404 88718 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37405 88719 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37406 88726 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37407 88727 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37408 88727 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37409 88737 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37410 88738 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37411 88738 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37412 88748 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37413 88748 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37414 88749 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37415 88758 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37416 88759 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37417 88759 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37418 88768 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37419 88769 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37420 88769 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37421 88778 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37422 88779 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37423 88779 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37424 88788 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37425 88789 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37426 88789 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37427 88798 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37428 88799 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37429 88799 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37430 88809 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37431 88809 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37432 88810 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37433 88820 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37434 88821 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37435 88821 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37436 88830 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37437 88830 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37438 88831 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37439 89064 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 37440 89065 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37441 89066 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37442 89067 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37443 89069 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 33, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37444 89070 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 33)
Debug: 37445 89073 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 37446 89074 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37447 89074 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37448 89076 target.c:2302 target_read_u16(): address: 0x00004198, value: 0xb662
Debug: 37449 89076 armv7m.c:144 armv7m_restore_context():  
Debug: 37450 89077 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37451 89078 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004199
Debug: 37452 89079 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004199
Debug: 37453 89080 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 34, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 37454 89080 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004198 of length 0x00000002, (BPID: 34)
Debug: 37455 89081 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 37456 89083 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 34, Type: 0, Address: 0x00004198 Length: 2 (set=2)
Debug: 37457 89084 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37458 89085 breakpoints.c:307 breakpoint_free(): free BPID: 34 --> 0
Debug: 37459 89087 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37460 89087 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37461 89089 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37462 89091 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 37463 89092 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37464 89093 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 37465 89094 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 37466 89095 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37467 89096 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37468 89097 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37469 89098 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37470 89100 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37471 89101 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37472 89102 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37473 89104 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37474 89105 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37475 89106 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37476 89107 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4199
Debug: 37477 89108 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x419a
Debug: 37478 89109 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 37479 89110 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37480 89111 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37481 89112 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 37482 89113 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37483 89114 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37484 89117 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37485 89119 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x419a, target->state: halted
Debug: 37486 89121 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37487 89121 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37488 89122 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37489 89123 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37490 89138 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37491 89155 gdb_server.c:2990 gdb_input_inner(): received packet: 'm419a,4'
Debug: 37492 89156 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000419a, len: 0x00000004
Debug: 37493 89157 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000419a
Debug: 37494 89165 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37495 89177 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37496 89177 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37497 89178 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 33, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37498 89179 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37499 89180 breakpoints.c:307 breakpoint_free(): free BPID: 33 --> 0
Debug: 37500 90088 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37501 90089 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37502 90090 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37503 90098 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37504 90098 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37505 90099 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37506 90108 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37507 90109 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37508 90109 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37509 90118 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37510 90119 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37511 90120 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37512 90130 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37513 90130 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37514 90131 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37515 90140 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37516 90141 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37517 90141 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37518 90151 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37519 90152 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37520 90153 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37521 90162 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37522 90162 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37523 90163 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37524 90171 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37525 90171 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37526 90172 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37527 90181 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37528 90182 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37529 90183 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37530 90191 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37531 90191 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37532 90192 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37533 90201 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37534 90202 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37535 90203 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37536 90212 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37537 90212 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37538 90213 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37539 90222 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37540 90222 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37541 90223 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37542 90232 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37543 90232 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37544 90233 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37545 90242 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37546 90242 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37547 90243 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37548 90305 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 37549 90306 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37550 90359 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37551 90360 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37552 90361 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 35, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37553 90362 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 35)
Debug: 37554 90367 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 37555 90368 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37556 90369 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37557 90369 armv7m.c:144 armv7m_restore_context():  
Debug: 37558 90370 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37559 90371 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004199
Debug: 37560 90372 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004199
Debug: 37561 90373 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 36, Type: 0, Address: 0x0000419a Length: 2 (set=2)
Debug: 37562 90373 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000419a of length 0x00000002, (BPID: 36)
Debug: 37563 90374 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 37564 90375 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 36, Type: 0, Address: 0x0000419a Length: 2 (set=2)
Debug: 37565 90376 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37566 90377 breakpoints.c:307 breakpoint_free(): free BPID: 36 --> 0
Debug: 37567 90379 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37568 90380 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37569 90381 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37570 90383 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 37571 90384 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37572 90385 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 37573 90386 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 37574 90387 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37575 90388 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37576 90389 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37577 90390 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37578 90391 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37579 90392 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37580 90393 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37581 90394 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37582 90396 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37583 90397 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37584 90398 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4199
Debug: 37585 90399 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x417a
Debug: 37586 90401 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 37587 90402 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37588 90403 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37589 90404 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 37590 90405 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37591 90406 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37592 90407 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37593 90408 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x417a, target->state: halted
Debug: 37594 90409 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37595 90409 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37596 90410 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37597 90411 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37598 90416 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37599 90430 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417a,4'
Debug: 37600 90431 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417a, len: 0x00000004
Debug: 37601 90432 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000417a
Debug: 37602 90440 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37603 90452 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37604 90453 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37605 90453 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 35, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37606 90454 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37607 90455 breakpoints.c:307 breakpoint_free(): free BPID: 35 --> 0
Debug: 37608 91670 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37609 91671 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37610 91672 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37611 91681 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37612 91682 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37613 91683 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37614 91691 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37615 91691 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37616 91692 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37617 91701 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37618 91702 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37619 91703 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37620 91711 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37621 91712 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37622 91712 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37623 91721 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37624 91722 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37625 91722 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37626 91731 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37627 91731 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37628 91732 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37629 91741 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37630 91742 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37631 91742 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37632 91751 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37633 91751 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37634 91752 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37635 91761 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37636 91762 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37637 91762 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37638 91771 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37639 91772 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37640 91772 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37641 91781 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37642 91781 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37643 91782 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37644 91792 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37645 91793 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37646 91793 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37647 91803 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37648 91804 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37649 91804 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37650 91813 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37651 91813 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37652 91814 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37653 91823 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37654 91823 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37655 91824 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37656 92463 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 37657 92464 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37658 92464 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37659 92466 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37660 92467 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 37, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37661 92467 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 37)
Debug: 37662 92473 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 37663 92473 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37664 92474 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37665 92475 armv7m.c:144 armv7m_restore_context():  
Debug: 37666 92476 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37667 92476 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004179
Debug: 37668 92477 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004179
Debug: 37669 92478 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 38, Type: 0, Address: 0x0000417a Length: 2 (set=2)
Debug: 37670 92479 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000417a of length 0x00000002, (BPID: 38)
Debug: 37671 92480 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 37672 92481 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 38, Type: 0, Address: 0x0000417a Length: 2 (set=2)
Debug: 37673 92482 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37674 92483 breakpoints.c:307 breakpoint_free(): free BPID: 38 --> 0
Debug: 37675 92485 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37676 92486 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37677 92488 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37678 92489 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 37679 92490 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37680 92491 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 37681 92492 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 37682 92494 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37683 92495 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37684 92496 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37685 92497 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37686 92498 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37687 92499 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37688 92500 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37689 92502 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37690 92503 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37691 92504 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37692 92505 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x417f
Debug: 37693 92506 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4d84
Debug: 37694 92507 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 37695 92509 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37696 92510 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37697 92511 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 37698 92512 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37699 92513 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37700 92514 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37701 92515 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4d84, target->state: halted
Debug: 37702 92516 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37703 92517 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37704 92517 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37705 92519 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37706 92523 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37707 92540 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4d84,4'
Debug: 37708 92541 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004d84, len: 0x00000004
Debug: 37709 92542 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004d84
Debug: 37710 92553 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417e,4'
Debug: 37711 92554 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417e, len: 0x00000004
Debug: 37712 92555 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000417e
Debug: 37713 92563 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417e,2'
Debug: 37714 92564 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417e, len: 0x00000002
Debug: 37715 92564 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x0000417e
Debug: 37716 92574 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,417e,2'
Debug: 37717 92575 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37718 92576 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x8000417d
Debug: 37719 92577 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x8000417d
Debug: 37720 92577 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 39, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 37721 92578 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000417e of length 0x00000002, (BPID: 39)
Debug: 37722 92583 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 37723 92584 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 37724 92584 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 37725 92585 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 37726 92586 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 37727 92587 armv7m.c:144 armv7m_restore_context():  
Debug: 37728 92587 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37729 92588 cortex_m.c:768 cortex_m_resume(): target resumed at 0x4d84
Debug: 37730 92589 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 37731 92590 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37732 92690 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37733 92692 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37734 92693 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 37735 92695 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37736 92696 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 37737 92697 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 37738 92698 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37739 92699 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37740 92700 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37741 92701 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37742 92702 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37743 92703 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37744 92704 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37745 92705 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37746 92706 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37747 92707 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37748 92709 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 37749 92710 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x417e
Debug: 37750 92711 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 37751 92712 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37752 92713 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37753 92714 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 37754 92715 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37755 92716 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37756 92717 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37757 92718 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x417e, target->state: halted
Debug: 37758 92719 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37759 92720 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37760 92720 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37761 92726 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37762 92739 gdb_server.c:2990 gdb_input_inner(): received packet: 'm417e,4'
Debug: 37763 92740 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000417e, len: 0x00000004
Debug: 37764 92740 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000417e
Debug: 37765 92749 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,417e,2'
Debug: 37766 92750 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37767 92750 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 39, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 37768 92751 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37769 92753 breakpoints.c:307 breakpoint_free(): free BPID: 39 --> 0
Debug: 37770 92760 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37771 92771 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37772 92771 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37773 92771 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 37, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37774 92772 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37775 92773 breakpoints.c:307 breakpoint_free(): free BPID: 37 --> 0
Debug: 37776 94277 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37777 94278 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37778 94279 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37779 94287 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37780 94288 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37781 94288 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37782 94298 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37783 94298 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37784 94299 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37785 94307 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37786 94307 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37787 94308 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37788 94317 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37789 94317 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37790 94319 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37791 94327 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37792 94328 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37793 94328 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37794 94337 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37795 94337 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37796 94338 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37797 94347 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37798 94347 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37799 94348 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37800 94357 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37801 94357 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37802 94358 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37803 94367 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37804 94367 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37805 94368 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37806 94377 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37807 94378 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37808 94379 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37809 94387 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37810 94387 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37811 94388 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37812 94398 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37813 94398 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37814 94399 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37815 94407 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37816 94407 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37817 94408 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37818 94417 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37819 94417 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37820 94418 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37821 94428 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37822 94428 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37823 94429 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37824 95213 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 37825 95214 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37826 95214 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37827 95216 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37828 95217 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 40, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37829 95218 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 40)
Debug: 37830 95223 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 37831 95223 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37832 95224 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37833 95225 target.c:2302 target_read_u16(): address: 0x0000417e, value: 0xf3ef
Debug: 37834 95226 armv7m.c:144 armv7m_restore_context():  
Debug: 37835 95227 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37836 95228 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x8000417d
Debug: 37837 95229 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x8000417d
Debug: 37838 95230 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 41, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 37839 95230 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000417e of length 0x00000002, (BPID: 41)
Debug: 37840 95231 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 37841 95233 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 41, Type: 0, Address: 0x0000417e Length: 2 (set=2)
Debug: 37842 95233 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37843 95235 breakpoints.c:307 breakpoint_free(): free BPID: 41 --> 0
Debug: 37844 95237 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37845 95238 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37846 95239 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37847 95241 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 37848 95242 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37849 95243 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 37850 95244 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 37851 95245 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37852 95246 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37853 95247 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37854 95248 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37855 95250 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37856 95251 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37857 95252 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37858 95253 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37859 95254 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37860 95255 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37861 95256 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 37862 95258 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4182
Debug: 37863 95259 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 37864 95260 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37865 95261 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37866 95262 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x0
Debug: 37867 95263 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37868 95264 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37869 95266 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37870 95267 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4182, target->state: halted
Debug: 37871 95269 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37872 95270 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37873 95270 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37874 95271 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37875 95274 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37876 95289 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4182,4'
Debug: 37877 95290 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004182, len: 0x00000004
Debug: 37878 95290 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004182
Debug: 37879 95303 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37880 95314 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37881 95339 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37882 95340 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 40, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37883 95341 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37884 95342 breakpoints.c:307 breakpoint_free(): free BPID: 40 --> 0
Debug: 37885 96364 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37886 96365 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37887 96366 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37888 96375 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37889 96375 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37890 96376 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37891 96385 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 37892 96386 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 37893 96386 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 37894 96395 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 37895 96396 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 37896 96396 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 37897 96405 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 37898 96405 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 37899 96406 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 37900 96415 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 37901 96415 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 37902 96416 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 37903 96425 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 37904 96426 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 37905 96426 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 37906 96435 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 37907 96435 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 37908 96436 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 37909 96446 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 37910 96447 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 37911 96447 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 37912 96455 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 37913 96456 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 37914 96457 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 37915 96466 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 37916 96467 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 37917 96467 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 37918 96476 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 37919 96477 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 37920 96477 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 37921 96487 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 37922 96487 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 37923 96488 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 37924 96496 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 37925 96496 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 37926 96497 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 37927 96506 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 37928 96507 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 37929 96507 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 37930 96517 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 37931 96517 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 37932 96518 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 37933 96578 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 37934 96579 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37935 96580 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 37936 96581 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 37937 96582 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 42, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37938 96583 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 42)
Debug: 37939 96589 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 37940 96589 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 37941 96590 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 37942 96591 armv7m.c:144 armv7m_restore_context():  
Debug: 37943 96592 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 37944 96592 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004181
Debug: 37945 96593 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004181
Debug: 37946 96594 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 43, Type: 0, Address: 0x00004182 Length: 2 (set=2)
Debug: 37947 96595 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004182 of length 0x00000002, (BPID: 43)
Debug: 37948 96596 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 37949 96597 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 43, Type: 0, Address: 0x00004182 Length: 2 (set=2)
Debug: 37950 96598 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 37951 96600 breakpoints.c:307 breakpoint_free(): free BPID: 43 --> 0
Debug: 37952 96602 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 37953 96603 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 37954 96605 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 37955 96606 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 37956 96607 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 37957 96608 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 37958 96610 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 37959 96611 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 37960 96612 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 37961 96613 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 37962 96614 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 37963 96617 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 37964 96619 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 37965 96620 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 37966 96621 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 37967 96624 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 37968 96625 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 37969 96626 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 37970 96628 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4184
Debug: 37971 96629 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 37972 96631 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 37973 96634 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 37974 96636 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 37975 96637 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 37976 96639 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 37977 96640 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 37978 96641 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4184, target->state: halted
Debug: 37979 96642 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 37980 96643 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 37981 96644 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 37982 96645 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 37983 96649 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 37984 96664 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4184,4'
Debug: 37985 96665 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004184, len: 0x00000004
Debug: 37986 96666 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004184
Debug: 37987 96675 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 37988 96687 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 37989 96688 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 37990 96689 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 42, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 37991 96689 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 37992 96691 breakpoints.c:307 breakpoint_free(): free BPID: 42 --> 0
Debug: 37993 97976 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 37994 97977 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 37995 97977 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 37996 97987 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 37997 97988 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 37998 97989 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 37999 97997 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 38000 97997 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 38001 97999 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 38002 98007 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 38003 98008 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 38004 98009 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 38005 98020 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 38006 98021 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 38007 98021 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 38008 98030 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 38009 98030 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 38010 98031 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 38011 98040 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 38012 98040 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 38013 98041 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 38014 98050 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 38015 98051 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 38016 98051 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 38017 98060 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 38018 98060 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 38019 98061 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 38020 98070 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 38021 98070 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 38022 98071 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 38023 98080 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 38024 98081 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 38025 98082 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 38026 98090 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 38027 98091 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 38028 98092 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 38029 98100 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 38030 98101 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 38031 98101 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 38032 98110 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 38033 98110 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 38034 98111 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 38035 98120 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 38036 98121 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 38037 98122 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 38038 98130 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 38039 98130 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 38040 98131 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 38041 98191 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 38042 98192 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38043 98192 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 38044 98193 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 38045 98194 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 44, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38046 98195 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 44)
Debug: 38047 98202 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 38048 98202 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 38049 98203 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 38050 98204 armv7m.c:144 armv7m_restore_context():  
Debug: 38051 98205 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 38052 98205 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x40004185
Debug: 38053 98206 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x40004185
Debug: 38054 98207 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 45, Type: 0, Address: 0x00004184 Length: 2 (set=2)
Debug: 38055 98208 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004184 of length 0x00000002, (BPID: 45)
Debug: 38056 98209 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 38057 98210 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 45, Type: 0, Address: 0x00004184 Length: 2 (set=2)
Debug: 38058 98211 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 38059 98212 breakpoints.c:307 breakpoint_free(): free BPID: 45 --> 0
Debug: 38060 98214 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 38061 98215 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 38062 98217 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 38063 98219 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 38064 98220 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 38065 98221 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 38066 98222 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 38067 98223 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 38068 98224 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 38069 98226 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 38070 98227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 38071 98227 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 38072 98229 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 38073 98230 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 38074 98231 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 38075 98232 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 38076 98233 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 38077 98234 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x4dbf
Debug: 38078 98235 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4186
Debug: 38079 98236 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 38080 98237 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 38081 98239 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 38082 98240 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 38083 98241 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 38084 98242 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 38085 98243 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 38086 98244 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4186, target->state: halted
Debug: 38087 98245 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 38088 98246 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 38089 98247 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38090 98247 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 38091 98253 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 38092 98272 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4186,4'
Debug: 38093 98272 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004186, len: 0x00000004
Debug: 38094 98272 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004186
Debug: 38095 98281 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 38096 98293 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 38097 98294 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38098 98294 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 44, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38099 98295 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 38100 98296 breakpoints.c:307 breakpoint_free(): free BPID: 44 --> 0
Debug: 38101 99263 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 38102 99264 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 38103 99264 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 38104 99273 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 38105 99273 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 38106 99274 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 38107 99284 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 38108 99285 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 38109 99286 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 38110 99294 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 38111 99294 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 38112 99295 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 38113 99304 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 38114 99304 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 38115 99305 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 38116 99314 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 38117 99314 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 38118 99315 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 38119 99325 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 38120 99325 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 38121 99326 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 38122 99334 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 38123 99334 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 38124 99335 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 38125 99345 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 38126 99345 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 38127 99346 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 38128 99356 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 38129 99356 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 38130 99357 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 38131 99366 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 38132 99367 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 38133 99368 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 38134 99375 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 38135 99375 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 38136 99376 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 38137 99385 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 38138 99386 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 38139 99386 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 38140 99397 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 38141 99397 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 38142 99398 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 38143 99406 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 38144 99406 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 38145 99407 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 38146 99416 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 38147 99417 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 38148 99418 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 38149 99467 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 38150 99468 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38151 99469 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 38152 99470 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 38153 99471 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 46, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38154 99472 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 46)
Debug: 38155 99477 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 38156 99477 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 38157 99478 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 38158 99479 armv7m.c:144 armv7m_restore_context():  
Debug: 38159 99480 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 38160 99480 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004185
Debug: 38161 99481 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004185
Debug: 38162 99482 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 47, Type: 0, Address: 0x00004186 Length: 2 (set=2)
Debug: 38163 99483 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004186 of length 0x00000002, (BPID: 47)
Debug: 38164 99484 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 38165 99485 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 47, Type: 0, Address: 0x00004186 Length: 2 (set=2)
Debug: 38166 99486 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 38167 99487 breakpoints.c:307 breakpoint_free(): free BPID: 47 --> 0
Debug: 38168 99489 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 38169 99490 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 38170 99747 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 38171 99749 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x0
Debug: 38172 99750 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 38173 99751 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x40060200
Debug: 38174 99752 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x0
Debug: 38175 99753 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 38176 99754 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 38177 99755 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 38178 99756 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 38179 99757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 38180 99758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 38181 99759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 38182 99760 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 38183 99761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 38184 99762 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 38185 99763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 38186 99764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x2820
Debug: 38187 99765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 38188 99767 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 38189 99768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 38190 99769 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 38191 99770 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 38192 99771 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 38193 99772 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 38194 99773 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x2820, target->state: halted
Debug: 38195 99773 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 38196 99774 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 38197 99775 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38198 99776 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 38199 99783 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 38200 99797 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2820,4'
Debug: 38201 99797 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000002820, len: 0x00000004
Debug: 38202 99798 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00002820
Debug: 38203 99807 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418a,4'
Debug: 38204 99808 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418a, len: 0x00000004
Debug: 38205 99808 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418a
Debug: 38206 99818 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418a,2'
Debug: 38207 99818 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418a, len: 0x00000002
Debug: 38208 99819 target.c:2129 target_read_buffer(): reading buffer of 2 byte at 0x0000418a
Debug: 38209 99828 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,418a,2'
Debug: 38210 99828 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38211 99829 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004189
Debug: 38212 99830 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004189
Debug: 38213 99831 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 48, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 38214 99832 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418a of length 0x00000002, (BPID: 48)
Debug: 38215 99838 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;c'
Debug: 38216 99838 gdb_server.c:2599 gdb_handle_vcont_packet(): target psoc4.cpu continue
Debug: 38217 99839 target.c:1547 target_call_event_callbacks(): target event 3 (resume-start)
Debug: 38218 99840 target.c:1937 target_free_all_working_areas_restore(): freeing all working areas
Debug: 38219 99841 target.c:1662 print_wa_layout():    0x20000000-0x20000fff (4096 bytes)
Debug: 38220 99841 armv7m.c:144 armv7m_restore_context():  
Debug: 38221 99842 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 38222 99843 cortex_m.c:768 cortex_m_resume(): target resumed at 0x2820
Debug: 38223 99844 target.c:1547 target_call_event_callbacks(): target event 4 (resume-end)
Debug: 38224 99844 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 38225 99940 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 38226 99942 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 38227 99943 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 38228 99944 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 38229 99945 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 38230 99946 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x20000514
Debug: 38231 99947 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 38232 99948 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 38233 99949 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 38234 99950 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 38235 99952 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 38236 99953 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 38237 99954 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 38238 99955 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 38239 99956 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 38240 99957 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 38241 99958 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 38242 99959 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x418a
Debug: 38243 99960 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x61000000
Debug: 38244 99961 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 38245 99962 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 38246 99963 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 38247 99964 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 38248 99965 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 38249 99966 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 38250 99967 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x418a, target->state: halted
Debug: 38251 99968 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 38252 99968 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 38253 99969 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38254 99979 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 38255 99993 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418a,4'
Debug: 38256 99994 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418a, len: 0x00000004
Debug: 38257 99994 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418a
Debug: 38258 100003 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,418a,2'
Debug: 38259 100004 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38260 100004 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 48, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 38261 100005 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 38262 100006 breakpoints.c:307 breakpoint_free(): free BPID: 48 --> 0
Debug: 38263 100013 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 38264 100024 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 38265 100024 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38266 100025 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 46, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38267 100026 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 38268 100027 breakpoints.c:307 breakpoint_free(): free BPID: 46 --> 0
Debug: 38269 100917 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 38270 100918 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 38271 100919 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 38272 100928 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 38273 100928 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 38274 100929 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 38275 101189 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 38276 101190 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 38277 101191 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 38278 101200 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 38279 101200 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 38280 101201 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 38281 101210 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 38282 101210 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 38283 101211 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 38284 101220 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 38285 101220 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 38286 101221 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 38287 101230 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 38288 101230 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 38289 101231 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 38290 101241 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 38291 101241 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 38292 101242 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 38293 101251 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 38294 101251 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 38295 101252 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 38296 101261 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 38297 101261 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 38298 101262 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 38299 101271 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 38300 101271 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 38301 101272 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 38302 101281 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 38303 101282 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 38304 101282 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 38305 101291 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 38306 101292 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 38307 101292 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 38308 101303 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 38309 101304 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 38310 101304 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 38311 101314 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 38312 101315 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 38313 101315 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 38314 101324 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 38315 101324 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 38316 101325 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 38317 102100 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 38318 102101 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38319 102102 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 38320 102103 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 38321 102104 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 49, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38322 102105 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 49)
Debug: 38323 102110 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 38324 102111 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 38325 102112 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 38326 102113 target.c:2302 target_read_u16(): address: 0x0000418a, value: 0x2302
Debug: 38327 102114 armv7m.c:144 armv7m_restore_context():  
Debug: 38328 102114 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 38329 102115 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x80004189
Debug: 38330 102116 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x80004189
Debug: 38331 102117 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 50, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 38332 102118 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418a of length 0x00000002, (BPID: 50)
Debug: 38333 102119 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 38334 102120 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 50, Type: 0, Address: 0x0000418a Length: 2 (set=2)
Debug: 38335 102121 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 38336 102122 breakpoints.c:307 breakpoint_free(): free BPID: 50 --> 0
Debug: 38337 102124 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 38338 102125 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 38339 102126 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 38340 102128 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 38341 102129 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 38342 102130 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 38343 102131 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x2
Debug: 38344 102133 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 38345 102134 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 38346 102135 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 38347 102137 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 38348 102138 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 38349 102140 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 38350 102141 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 38351 102142 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 38352 102143 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 38353 102144 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 38354 102145 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 38355 102146 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x418c
Debug: 38356 102147 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 38357 102149 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 38358 102150 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 38359 102151 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 38360 102152 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 38361 102154 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 38362 102155 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 38363 102155 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x418c, target->state: halted
Debug: 38364 102156 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 38365 102157 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 38366 102158 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38367 102158 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 38368 102170 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 38369 102185 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418c,4'
Debug: 38370 102186 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418c, len: 0x00000004
Debug: 38371 102186 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418c
Debug: 38372 102195 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 38373 102207 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 38374 102208 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38375 102209 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 49, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38376 102209 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 38377 102211 breakpoints.c:307 breakpoint_free(): free BPID: 49 --> 0
Debug: 38378 103116 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 38379 103117 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 38380 103118 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 38381 103126 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 38382 103127 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 38383 103128 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 38384 103136 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 38385 103137 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 38386 103137 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 38387 103145 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 38388 103146 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 38389 103147 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 38390 103156 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 38391 103156 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 38392 103157 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 38393 103166 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 38394 103167 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 38395 103168 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 38396 103176 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 38397 103176 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 38398 103177 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 38399 103186 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 38400 103187 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 38401 103187 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 38402 103196 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 38403 103196 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 38404 103197 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 38405 103206 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 38406 103206 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 38407 103207 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 38408 103216 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 38409 103217 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 38410 103217 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 38411 103226 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 38412 103226 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 38413 103227 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 38414 103237 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 38415 103237 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 38416 103238 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 38417 103246 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 38418 103246 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 38419 103247 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 38420 103256 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 38421 103257 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 38422 103257 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 38423 103266 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 38424 103266 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 38425 103267 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 38426 103731 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 38427 103732 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38428 103733 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 38429 103734 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 38430 103735 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 51, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38431 103736 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 51)
Debug: 38432 103741 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 38433 103741 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 38434 103742 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 38435 103743 armv7m.c:144 armv7m_restore_context():  
Debug: 38436 103744 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 38437 103744 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x4000418d
Debug: 38438 103745 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x4000418d
Debug: 38439 103746 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 52, Type: 0, Address: 0x0000418c Length: 2 (set=2)
Debug: 38440 103747 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418c of length 0x00000002, (BPID: 52)
Debug: 38441 103748 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 38442 103749 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 52, Type: 0, Address: 0x0000418c Length: 2 (set=2)
Debug: 38443 103750 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 38444 103751 breakpoints.c:307 breakpoint_free(): free BPID: 52 --> 0
Debug: 38445 103753 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 38446 103754 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 38447 103756 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 38448 103757 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 38449 103758 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 38450 103759 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 38451 103761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x2
Debug: 38452 103761 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 38453 103763 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 38454 103764 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 38455 103765 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 38456 103766 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 38457 103768 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 38458 103769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 38459 103769 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 38460 103771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 38461 103771 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 38462 103772 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 38463 103773 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x418e
Debug: 38464 103774 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 38465 103776 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 38466 103778 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 38467 103779 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 38468 103780 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 38469 103781 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 38470 103782 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 38471 103783 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x418e, target->state: halted
Debug: 38472 103784 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 38473 103784 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 38474 103785 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38475 103786 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 38476 103793 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 38477 103809 gdb_server.c:2990 gdb_input_inner(): received packet: 'm418e,4'
Debug: 38478 103810 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000418e, len: 0x00000004
Debug: 38479 103811 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x0000418e
Debug: 38480 103821 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 38481 103831 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 38482 103832 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38483 103833 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 51, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38484 103834 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 38485 103835 breakpoints.c:307 breakpoint_free(): free BPID: 51 --> 0
Debug: 38486 104717 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 38487 104718 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 38488 104719 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 38489 104727 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 38490 104728 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 38491 104729 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 38492 104737 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 38493 104738 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 38494 104738 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 38495 104747 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 38496 104748 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 38497 104748 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 38498 104758 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 38499 104759 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 38500 104759 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 38501 104767 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 38502 104768 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 38503 104769 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 38504 104777 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 38505 104777 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 38506 104778 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 38507 104787 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 38508 104787 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 38509 104788 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 38510 104798 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 38511 104799 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 38512 104799 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 38513 104806 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 38514 104807 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 38515 104808 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 38516 104819 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 38517 104820 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 38518 104820 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 38519 104828 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 38520 104828 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 38521 104829 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 38522 104838 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 38523 104838 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 38524 104839 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 38525 104848 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 38526 104848 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 38527 104849 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 38528 104858 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 38529 104858 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 38530 104859 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 38531 104869 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 38532 104869 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 38533 104870 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 38534 106248 gdb_server.c:2990 gdb_input_inner(): received packet: 'Z0,4190,2'
Debug: 38535 106249 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38536 106309 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 38537 106310 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 38538 106311 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 53, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38539 106311 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 53)
Debug: 38540 106320 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c'
Debug: 38541 106320 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 38542 106321 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 38543 106322 armv7m.c:144 armv7m_restore_context():  
Debug: 38544 106323 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 38545 106324 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x8000418d
Debug: 38546 106325 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 1 fpcr_value 0x8000418d
Debug: 38547 106325 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 54, Type: 0, Address: 0x0000418e Length: 2 (set=2)
Debug: 38548 106326 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x0000418e of length 0x00000002, (BPID: 54)
Debug: 38549 106327 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 38550 106329 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 54, Type: 0, Address: 0x0000418e Length: 2 (set=2)
Debug: 38551 106329 target.c:2366 target_write_u32(): address: 0xe000200c, value: 0x00000000
Debug: 38552 106330 breakpoints.c:307 breakpoint_free(): free BPID: 54 --> 0
Debug: 38553 106333 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 38554 106334 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 38555 106336 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 38556 106337 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 38557 106339 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 38558 106340 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 38559 106341 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x2
Debug: 38560 106342 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 38561 106343 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 38562 106345 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 38563 106346 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 38564 106347 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 38565 106348 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 38566 106349 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 38567 106350 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 38568 106351 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 38569 106353 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 38570 106354 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 38571 106355 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4190
Debug: 38572 106356 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x21000000
Debug: 38573 106357 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 38574 106358 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 38575 106359 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 38576 106360 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 38577 106361 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 38578 106362 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 38579 106363 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4190, target->state: halted
Debug: 38580 106364 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 38581 106365 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 38582 106365 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38583 106366 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 38584 106370 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 38585 106385 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4190,4'
Debug: 38586 106385 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004190, len: 0x00000004
Debug: 38587 106386 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004190
Debug: 38588 106396 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 38589 106406 gdb_server.c:2990 gdb_input_inner(): received packet: 'z0,4190,2'
Debug: 38590 106406 gdb_server.c:1603 gdb_breakpoint_watchpoint_packet(): -
Debug: 38591 106407 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 53, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38592 106408 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 38593 106409 breakpoints.c:307 breakpoint_free(): free BPID: 53 --> 0
Debug: 38594 107369 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 38595 107370 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 38596 107371 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 38597 107379 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 38598 107380 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 38599 107380 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 38600 107389 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 38601 107390 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 38602 107390 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 38603 107399 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 38604 107400 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 38605 107401 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 38606 107409 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 38607 107409 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 38608 107410 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 38609 107419 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 38610 107419 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 38611 107420 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 38612 107429 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 38613 107429 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 38614 107430 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 38615 107439 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 38616 107439 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 38617 107440 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 38618 107450 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 38619 107450 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 38620 107451 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 38621 107459 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 38622 107459 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 38623 107460 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 38624 107469 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 38625 107470 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 38626 107471 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 38627 107480 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 38628 107480 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 38629 107481 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 38630 107491 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 38631 107491 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 38632 107492 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 38633 107500 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 38634 107500 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 38635 107501 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 38636 107511 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 38637 107511 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 38638 107512 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 38639 107520 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 38640 107521 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 38641 107521 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 38642 108642 gdb_server.c:2990 gdb_input_inner(): received packet: 'vCont;s:0;c:0'
Debug: 38643 108643 gdb_server.c:2668 gdb_handle_vcont_packet(): request to step current core only
Debug: 38644 108644 gdb_server.c:2676 gdb_handle_vcont_packet(): target psoc4.cpu single-step thread 0
Debug: 38645 108644 target.c:1547 target_call_event_callbacks(): target event 5 (gdb-start)
Debug: 38646 108645 armv7m.c:144 armv7m_restore_context():  
Debug: 38647 108646 target.c:1547 target_call_event_callbacks(): target event 2 (resumed)
Debug: 38648 108647 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x40004191
Debug: 38649 108648 cortex_m.c:1161 cortex_m_set_breakpoint(): fpc_num 0 fpcr_value 0x40004191
Debug: 38650 108649 cortex_m.c:1200 cortex_m_set_breakpoint(): BPID: 55, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38651 108650 breakpoints.c:104 breakpoint_add_internal(): added hardware breakpoint at 0x00004190 of length 0x00000002, (BPID: 55)
Debug: 38652 108651 cortex_m.c:879 cortex_m_step(): Starting core to serve pending interrupts
Debug: 38653 108652 cortex_m.c:1221 cortex_m_unset_breakpoint(): BPID: 55, Type: 0, Address: 0x00004190 Length: 2 (set=1)
Debug: 38654 108653 target.c:2366 target_write_u32(): address: 0xe0002008, value: 0x00000000
Debug: 38655 108655 breakpoints.c:307 breakpoint_free(): free BPID: 55 --> 0
Debug: 38656 108656 cortex_m.c:939 cortex_m_step(): target stepped dcb_dhcsr = 0x1030007 nvic_icsr = 0x0
Debug: 38657 108657 cortex_m.c:408 cortex_m_debug_entry():  
Debug: 38658 108659 cortex_m.c:162 cortex_m_clear_halt():  NVIC_DFSR 0x3
Debug: 38659 108660 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 0  value 0x1
Debug: 38660 108662 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 1  value 0xfff
Debug: 38661 108663 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 2  value 0x0
Debug: 38662 108664 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 3  value 0x7
Debug: 38663 108665 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 4  value 0x200007e4
Debug: 38664 108666 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 5  value 0xa0000000
Debug: 38665 108667 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 6  value 0xffff060
Debug: 38666 108668 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 7  value 0x0
Debug: 38667 108669 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 8  value 0x280
Debug: 38668 108670 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 9  value 0x10000
Debug: 38669 108672 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 10  value 0x8001000
Debug: 38670 108673 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 11  value 0xc841000
Debug: 38671 108674 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 12  value 0x308
Debug: 38672 108675 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 13  value 0x20001ff8
Debug: 38673 108676 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 14  value 0x418b
Debug: 38674 108677 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 15  value 0x4192
Debug: 38675 108678 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 16  value 0x1000000
Debug: 38676 108679 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 17  value 0x20001ff8
Debug: 38677 108680 cortex_m.c:1509 cortex_m_load_core_reg_u32(): load from core reg 18  value 0x10000408
Debug: 38678 108681 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 19 value 0x1
Debug: 38679 108682 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 20 value 0x0
Debug: 38680 108684 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 21 value 0x0
Debug: 38681 108685 cortex_m.c:1563 cortex_m_load_core_reg_u32(): load from special reg 22 value 0x0
Debug: 38682 108686 cortex_m.c:468 cortex_m_debug_entry(): entered debug state in core mode: Thread at PC 0x4192, target->state: halted
Debug: 38683 108687 target.c:1547 target_call_event_callbacks(): target event 0 (gdb-halt)
Debug: 38684 108687 target.c:1547 target_call_event_callbacks(): target event 1 (halted)
Debug: 38685 108688 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38686 108689 cortex_m.c:948 cortex_m_step(): target stepped dcb_dhcsr = 0x30003 nvic_icsr = 0x0
Debug: 38687 108693 gdb_server.c:2990 gdb_input_inner(): received packet: 'g'
Debug: 38688 108707 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4192,4'
Debug: 38689 108708 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000004192, len: 0x00000004
Debug: 38690 108708 target.c:2129 target_read_buffer(): reading buffer of 4 byte at 0x00004192
Debug: 38691 108717 gdb_server.c:2990 gdb_input_inner(): received packet: 'qXfer:threads:read::0,fff'
Debug: 38692 109667 gdb_server.c:2990 gdb_input_inner(): received packet: 'm0,1'
Debug: 38693 109668 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000000, len: 0x00000001
Debug: 38694 109669 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000000
Debug: 38695 109678 gdb_server.c:2990 gdb_input_inner(): received packet: 'm1,1'
Debug: 38696 109679 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000001, len: 0x00000001
Debug: 38697 109679 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000001
Debug: 38698 109688 gdb_server.c:2990 gdb_input_inner(): received packet: 'm2,1'
Debug: 38699 109688 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000002, len: 0x00000001
Debug: 38700 109689 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000002
Debug: 38701 109699 gdb_server.c:2990 gdb_input_inner(): received packet: 'm3,1'
Debug: 38702 109700 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000003, len: 0x00000001
Debug: 38703 109701 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000003
Debug: 38704 109708 gdb_server.c:2990 gdb_input_inner(): received packet: 'm4,1'
Debug: 38705 109709 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000004, len: 0x00000001
Debug: 38706 109709 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000004
Debug: 38707 109719 gdb_server.c:2990 gdb_input_inner(): received packet: 'm5,1'
Debug: 38708 109719 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000005, len: 0x00000001
Debug: 38709 109720 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000005
Debug: 38710 109729 gdb_server.c:2990 gdb_input_inner(): received packet: 'm6,1'
Debug: 38711 109729 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000006, len: 0x00000001
Debug: 38712 109730 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000006
Debug: 38713 109739 gdb_server.c:2990 gdb_input_inner(): received packet: 'm7,1'
Debug: 38714 109740 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000007, len: 0x00000001
Debug: 38715 109740 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000007
Debug: 38716 109749 gdb_server.c:2990 gdb_input_inner(): received packet: 'm8,1'
Debug: 38717 109749 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000008, len: 0x00000001
Debug: 38718 109750 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000008
Debug: 38719 109759 gdb_server.c:2990 gdb_input_inner(): received packet: 'm9,1'
Debug: 38720 109760 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x0000000000000009, len: 0x00000001
Debug: 38721 109761 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x00000009
Debug: 38722 109769 gdb_server.c:2990 gdb_input_inner(): received packet: 'ma,1'
Debug: 38723 109769 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000a, len: 0x00000001
Debug: 38724 109770 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000a
Debug: 38725 109779 gdb_server.c:2990 gdb_input_inner(): received packet: 'mb,1'
Debug: 38726 109779 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000b, len: 0x00000001
Debug: 38727 109780 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000b
Debug: 38728 109791 gdb_server.c:2990 gdb_input_inner(): received packet: 'mc,1'
Debug: 38729 109791 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000c, len: 0x00000001
Debug: 38730 109792 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000c
Debug: 38731 109801 gdb_server.c:2990 gdb_input_inner(): received packet: 'md,1'
Debug: 38732 109802 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000d, len: 0x00000001
Debug: 38733 109803 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000d
Debug: 38734 109812 gdb_server.c:2990 gdb_input_inner(): received packet: 'me,1'
Debug: 38735 109812 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000e, len: 0x00000001
Debug: 38736 109813 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000e
Debug: 38737 109822 gdb_server.c:2990 gdb_input_inner(): received packet: 'mf,1'
Debug: 38738 109822 gdb_server.c:1404 gdb_read_memory_packet(): addr: 0x000000000000000f, len: 0x00000001
Debug: 38739 109823 target.c:2129 target_read_buffer(): reading buffer of 1 byte at 0x0000000f
Debug: 38740 120452 gdb_server.c:2990 gdb_input_inner(): received packet: 'D'
Debug: 38741 120454 target.c:1547 target_call_event_callbacks(): target event 20 (gdb-detach)
Debug: 38742 120467 gdb_server.c:2990 gdb_input_inner(): received packet: '?'
Debug: 38743 120478 gdb_server.c:1040 gdb_connection_closed(): GDB Close, Target: psoc4.cpu, state: halted, gdb_actual_connections=0
Debug: 38744 120478 target.c:1547 target_call_event_callbacks(): target event 6 (gdb-end)
Debug: 38745 120479 target.c:1547 target_call_event_callbacks(): target event 20 (gdb-detach)
Info : 38746 120480 server.c:527 server_loop(): dropped 'gdb' connection
