<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../zxdos_c64_lx16.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../src/CtrlModule/CtrlModule/RTL/DualPortRam/DualPortRAM_Block.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../src/CtrlModule/CtrlModule/RTL/DualPortRam/DualPortRAM_Block.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="c64_zx2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="c64_zx2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="c64_zx2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="c64_zx2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="c64_zx2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="c64_zx2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="c64_zx2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="c64_zx2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="c64_zx2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="c64_zx2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="c64_zx2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="c64_zx2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="c64_zx2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="c64_zx2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="c64_zx2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="c64_zx2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="c64_zx2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="c64_zx2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="c64_zx2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="c64_zx2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="c64_zx2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="c64_zx2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="c64_zx2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="c64_zx2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="c64_zx2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="c64_zx2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="c64_zx2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="c64_zx2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="c64_zx2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="c64_zx2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="c64_zx2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="c64_zx2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="c64_zx2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="c64_zx2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="c64_zx2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="c64_zx2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="c64_zx2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="c64_zx2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1562140784" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1562140784">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1562140784" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5645302686478158691" xil_pn:start_ts="1562140784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562140785" xil_pn:in_ck="1427602979975824366" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4084753923696017593" xil_pn:start_ts="1562140784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/relojes.v"/>
      <outfile xil_pn:name="../src/CtrlModule/CtrlModule/RTL/DualPortRam/DualPortRAM_Block.ngc"/>
      <outfile xil_pn:name="../src/CtrlModule/CtrlModule/RTL/DualPortRam/DualPortRAM_Block.v"/>
    </transform>
    <transform xil_pn:end_ts="1562140785" xil_pn:in_ck="-1212176239582942740" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1562140785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562140785" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-619501230105771931" xil_pn:start_ts="1562140785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562140785" xil_pn:in_ck="-1212176239582942740" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1562140785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562140785" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2839058397370039491" xil_pn:start_ts="1562140785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562141058" xil_pn:in_ck="-7806792082676438418" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5593115620123969867" xil_pn:start_ts="1562140785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="c64_zx2.lso"/>
      <outfile xil_pn:name="c64_zx2.ngc"/>
      <outfile xil_pn:name="c64_zx2.ngr"/>
      <outfile xil_pn:name="c64_zx2.prj"/>
      <outfile xil_pn:name="c64_zx2.stx"/>
      <outfile xil_pn:name="c64_zx2.syr"/>
      <outfile xil_pn:name="c64_zx2.xst"/>
      <outfile xil_pn:name="c64_zx2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1562141058" xil_pn:in_ck="-5874643090681369657" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5881465078809687952" xil_pn:start_ts="1562141058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1562141082" xil_pn:in_ck="9080368350617856878" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4196931369843502310" xil_pn:start_ts="1562141058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="c64_zx2.bld"/>
      <outfile xil_pn:name="c64_zx2.ngd"/>
      <outfile xil_pn:name="c64_zx2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1562141455" xil_pn:in_ck="-4589530299846795218" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="8279520464107488229" xil_pn:start_ts="1562141082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="c64_zx2.pcf"/>
      <outfile xil_pn:name="c64_zx2_map.map"/>
      <outfile xil_pn:name="c64_zx2_map.mrp"/>
      <outfile xil_pn:name="c64_zx2_map.ncd"/>
      <outfile xil_pn:name="c64_zx2_map.ngm"/>
      <outfile xil_pn:name="c64_zx2_map.xrpt"/>
      <outfile xil_pn:name="c64_zx2_summary.xml"/>
      <outfile xil_pn:name="c64_zx2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1562141633" xil_pn:in_ck="2196111726003007687" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="7287610863686864138" xil_pn:start_ts="1562141455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="c64_zx2.ncd"/>
      <outfile xil_pn:name="c64_zx2.pad"/>
      <outfile xil_pn:name="c64_zx2.par"/>
      <outfile xil_pn:name="c64_zx2.ptwx"/>
      <outfile xil_pn:name="c64_zx2.unroutes"/>
      <outfile xil_pn:name="c64_zx2.xpi"/>
      <outfile xil_pn:name="c64_zx2_pad.csv"/>
      <outfile xil_pn:name="c64_zx2_pad.txt"/>
      <outfile xil_pn:name="c64_zx2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1562141722" xil_pn:in_ck="9065919954439540594" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1562141633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="c64_zx2.bgn"/>
      <outfile xil_pn:name="c64_zx2.bit"/>
      <outfile xil_pn:name="c64_zx2.drc"/>
      <outfile xil_pn:name="c64_zx2.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1562141633" xil_pn:in_ck="4671518178865329578" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1562141595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="c64_zx2.twr"/>
      <outfile xil_pn:name="c64_zx2.twx"/>
    </transform>
  </transforms>

</generated_project>
