{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759110892545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759110892546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 21:54:52 2025 " "Processing started: Sun Sep 28 21:54:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759110892546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110892546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSDAssignment3 -c DSDAssignment3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSDAssignment3 -c DSDAssignment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110892546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759110893260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759110893260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sp1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp1 " "Found entity 1: sp1" {  } { { "output_files/sp1.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759110905272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110905272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sp2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp2 " "Found entity 1: sp2" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759110905276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110905276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp3.v 1 1 " "Found 1 design units, including 1 entities, in source file sp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp3 " "Found entity 1: sp3" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759110905279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110905279 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F0 sp2.v(7) " "Verilog HDL Implicit Net warning at sp2.v(7): created implicit net for \"F0\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110905280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 sp2.v(8) " "Verilog HDL Implicit Net warning at sp2.v(8): created implicit net for \"F1\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110905280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 sp2.v(9) " "Verilog HDL Implicit Net warning at sp2.v(9): created implicit net for \"F2\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110905280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 sp2.v(10) " "Verilog HDL Implicit Net warning at sp2.v(10): created implicit net for \"F3\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110905280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sp3 " "Elaborating entity \"sp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759110905337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sp3.v(19) " "Verilog HDL assignment warning at sp3.v(19): truncated value with size 32 to match size of target (5)" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759110905338 "|sp3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759110906023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759110906670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110906670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759110906718 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759110906718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759110906718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759110906718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759110906747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 21:55:06 2025 " "Processing ended: Sun Sep 28 21:55:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759110906747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759110906747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759110906747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110906747 ""}
