(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2014.4 20150228
# Start time    : Thu Jul 28 07:34:36 PM CEST 2016
# Command line  : sds++ -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/madd.o -sds-hw madd madd.cpp -sds-end -MMD -MP -MFsrc/madd.d -MTsrc/madd.d -o src/madd.o ../src/madd.cpp -sds-pf zed
# Log file      : /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/reports/sds_madd.log
# Journal file  : /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/reports/sds_madd.jou
# Report file   : /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/reports/sds_madd.rpt
#-----------------------------------------------------------

INFO: [SDSoC 0-0] Performing accelerator source linting
sdslint -func madd /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/src/madd.cpp -- -c -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g -w   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/libc/usr/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include   -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__
INFO: [SDSoC 0-0] Create data motion intermediate representation
clang_wrapper -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g -w   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/libc/usr/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include   -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -emit-llvm -S /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/src/madd.cpp -o /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/.llvm/src/madd.s
INFO: [SDSoC 0-0] Performing pragma generation
pragma_gen  -func madd  -o /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls/src/madd.cpp  /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/src/madd.cpp  --  -c  -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g -w   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/libc/usr/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include    -I/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -I/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/src
INFO: [SDSoC 0-0] Moving function madd to Programmable Logic
/opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/bin/vivado_hls /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls/madd_run.tcl
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'trungnguyen' on host 'verratnix.zmk.uni-kl.de' (Linux_x86_64 version 2.6.32-573.18.1.el6.x86_64) on Thu Jul 28 19:34:37 CEST 2016
            in directory '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls'
@I [HLS-10] Creating and opening project '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls/madd'.
@I [HLS-10] Adding design file '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls/src/madd.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls/madd/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls/src/madd.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-541] Flattening a loop nest 'Loop-1' (/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDDebug/_sds/vhls/src/madd.cpp:18:8) in function 'madd'.
@I [HLS-111] Elapsed time: 0.63 seconds; current memory usage: 49.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'madd' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'madd' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_hls_label_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
@W [SCHED-71] Latency directive discarded for region madd since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 50 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'madd' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 50.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'madd' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'madd/A' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'madd/B' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'madd/C' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'madd' to 'ap_ctrl_hs'.
@W [RTGEN-101] Setting dangling out port 'madd/A_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'madd/A_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'madd/B_