{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733791215842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733791215843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 19:40:15 2024 " "Processing started: Mon Dec  9 19:40:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733791215843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791215843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wolfenstein -c wolfenstein " "Command: quartus_map --read_settings_files=on --write_settings_files=off wolfenstein -c wolfenstein" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791215843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733791216074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733791216074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_driver.v(51) " "Verilog HDL information at vga_driver.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "vga_driver.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/vga_driver.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733791220120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/vga_driver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733791220121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START wolfenstein.v(101) " "Verilog HDL Declaration information at wolfenstein.v(101): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "wolfenstein.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/wolfenstein.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733791220122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wolfenstein.v 1 1 " "Found 1 design units, including 1 entities, in source file wolfenstein.v" { { "Info" "ISGN_ENTITY_NAME" "1 wolfenstein " "Found entity 1: wolfenstein" {  } { { "wolfenstein.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/wolfenstein.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733791220122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/square.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733791220123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line.v 1 1 " "Found 1 design units, including 1 entities, in source file line.v" { { "Info" "ISGN_ENTITY_NAME" "1 line " "Found entity 1: line" {  } { { "line.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/line.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733791220124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid.v 1 1 " "Found 1 design units, including 1 entities, in source file grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid " "Found entity 1: grid" {  } { { "grid.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733791220125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220125 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"integer\";  expecting \"end\" move_limiter.v(114) " "Verilog HDL syntax error at move_limiter.v(114) near text: \"integer\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "output_files/move_limiter.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/output_files/move_limiter.v" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733791220126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START move_limiter.v(4) " "Verilog HDL Declaration information at move_limiter.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "output_files/move_limiter.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/output_files/move_limiter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733791220127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE move_limiter.v(5) " "Verilog HDL Declaration information at move_limiter.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "output_files/move_limiter.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/output_files/move_limiter.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733791220127 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "move_limiter move_limiter.v(1) " "Ignored design unit \"move_limiter\" at move_limiter.v(1) due to previous errors" {  } { { "output_files/move_limiter.v" "" { Text "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/output_files/move_limiter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1733791220127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/move_limiter.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/move_limiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mostyncr/Desktop/ece287-final-project/verilog/output_files/wolfenstein.map.smsg " "Generated suppressed messages file C:/Users/mostyncr/Desktop/ece287-final-project/verilog/output_files/wolfenstein.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733791220168 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  9 19:40:20 2024 " "Processing ended: Mon Dec  9 19:40:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733791220168 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733791220168 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733791220168 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220168 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733791220759 ""}
