{"vcs1":{"timestamp_begin":1745914591.136361597, "rt":0.98, "ut":0.26, "st":0.08}}
{"vcselab":{"timestamp_begin":1745914592.236694293, "rt":0.59, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1745914592.951717709, "rt":2.32, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745914590.948827800}
{"VCS_COMP_START_TIME": 1745914590.948827800}
{"VCS_COMP_END_TIME": 1745914595.385134109}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263952}}
{"vcselab": {"peak_mem": 140048}}
