git clone --depth 1 --no-tags https://github.com/abhaykn99/Mastering_Rtl_Realm.git f:/verilog_sva_gh_scraper/data/full_repos/689793024
git clone --depth 1 --no-tags https://github.com/yhwputin/ComputerOrganization-mips.git f:/verilog_sva_gh_scraper/data/full_repos/690679326
git clone --depth 1 --no-tags https://github.com/mschneiderman21/FPGA_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/690219091
git clone --depth 1 --no-tags https://github.com/isjcliu/PaillierChisel.git f:/verilog_sva_gh_scraper/data/full_repos/688759833
git clone --depth 1 --no-tags https://github.com/ruthvikkota/RTL-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/688006171
git clone --depth 1 --no-tags https://github.com/Tandeepdas70/Hardware_code.git f:/verilog_sva_gh_scraper/data/full_repos/690161312
git clone --depth 1 --no-tags https://github.com/MoefulYe/riscv-lab.git f:/verilog_sva_gh_scraper/data/full_repos/687045203
git clone --depth 1 --no-tags https://github.com/Sharathsv08/Shift-and-add-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/690392570
git clone --depth 1 --no-tags https://github.com/anuragranga/n_bit_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/690429277
git clone --depth 1 --no-tags https://github.com/Signal-processing-accelerator/Signal_processing_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/688944246
git clone --depth 1 --no-tags https://github.com/Syedhasan7/pes_pulse.git f:/verilog_sva_gh_scraper/data/full_repos/686264174
git clone --depth 1 --no-tags https://github.com/Likith025/Control_system_for_Automatic_washing_machine.git f:/verilog_sva_gh_scraper/data/full_repos/691386958
git clone --depth 1 --no-tags https://github.com/braxton/FPGA-Guessing-Game.git f:/verilog_sva_gh_scraper/data/full_repos/689138772
git clone --depth 1 --no-tags https://github.com/fleathlushby/tt04-ti-sbox.git f:/verilog_sva_gh_scraper/data/full_repos/689100118
git clone --depth 1 --no-tags https://github.com/kernekarina/AES128_RTLsynthesis.git f:/verilog_sva_gh_scraper/data/full_repos/691135043
git clone --depth 1 --no-tags https://github.com/Biggestapple/Nec_Reference.git f:/verilog_sva_gh_scraper/data/full_repos/690475007
git clone --depth 1 --no-tags https://github.com/DusaraG/UART-implemetation-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/691895963
git clone --depth 1 --no-tags https://github.com/YouKnowWho1998/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/685683826
git clone --depth 1 --no-tags https://github.com/achyuthem/Single_cycle_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/685633566
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/RISC_V_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/685674558
git clone --depth 1 --no-tags https://github.com/JBavitha/pes_seqdetect.git f:/verilog_sva_gh_scraper/data/full_repos/685898191
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/halfsubtractor.git f:/verilog_sva_gh_scraper/data/full_repos/685378301
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/N_bit_updown_counter.git f:/verilog_sva_gh_scraper/data/full_repos/685468460
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/RAM_project2.git f:/verilog_sva_gh_scraper/data/full_repos/685475503
git clone --depth 1 --no-tags https://github.com/sihuynh7302/verilog_sha256.git f:/verilog_sva_gh_scraper/data/full_repos/684901459
git clone --depth 1 --no-tags https://github.com/webber98008092/lab_sequential.git f:/verilog_sva_gh_scraper/data/full_repos/684938276
git clone --depth 1 --no-tags https://github.com/Abdelrahman-Sherif-Fayez/GithubActions.git f:/verilog_sva_gh_scraper/data/full_repos/685129824
git clone --depth 1 --no-tags https://github.com/YuHan0215/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/687026192
git clone --depth 1 --no-tags https://github.com/Ranpo98/FPGA-Based-Game-Design-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/686932045
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/HalfSubstractor.git f:/verilog_sva_gh_scraper/data/full_repos/686834495
git clone --depth 1 --no-tags https://github.com/ccasanueva7/Alu.git f:/verilog_sva_gh_scraper/data/full_repos/687219213
git clone --depth 1 --no-tags https://github.com/snehakj-2/Alarm_clock.git f:/verilog_sva_gh_scraper/data/full_repos/688356161
git clone --depth 1 --no-tags https://github.com/LOVE-PIKACHU/test_git.git f:/verilog_sva_gh_scraper/data/full_repos/687896869
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/Clock_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/687979633
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/7-segment-project.git f:/verilog_sva_gh_scraper/data/full_repos/687915808
git clone --depth 1 --no-tags https://github.com/EfelerGibi/DeltaTutorial.git f:/verilog_sva_gh_scraper/data/full_repos/687625033
git clone --depth 1 --no-tags https://github.com/ycwrdy/RISC-V-five-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/687007442
git clone --depth 1 --no-tags https://github.com/CroosJJSE/SparkLink_1.0_Task_2.git f:/verilog_sva_gh_scraper/data/full_repos/689661853
git clone --depth 1 --no-tags https://github.com/JonniiRingo/My-First-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/689527334
git clone --depth 1 --no-tags https://github.com/Armin-armin/Dadda-Tree-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/689290007
git clone --depth 1 --no-tags https://github.com/v81213/Full-Word-Barrett-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/689297831
git clone --depth 1 --no-tags https://github.com/stayhard0508/3.git f:/verilog_sva_gh_scraper/data/full_repos/689566103
git clone --depth 1 --no-tags https://github.com/rajdeepbanik123/simple_alu.git f:/verilog_sva_gh_scraper/data/full_repos/692382578
git clone --depth 1 --no-tags https://github.com/Srini-web/pes_pd.git f:/verilog_sva_gh_scraper/data/full_repos/692293598
git clone --depth 1 --no-tags https://github.com/TOBIASZHE/Image_multi_number.git f:/verilog_sva_gh_scraper/data/full_repos/691624011
git clone --depth 1 --no-tags https://github.com/ordinaryguy22/16-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/691113156
git clone --depth 1 --no-tags https://github.com/youmustcreate/lwip_echo_server.git f:/verilog_sva_gh_scraper/data/full_repos/691409528
git clone --depth 1 --no-tags https://github.com/HarineeRathod/fifo-design-and-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/691375273
git clone --depth 1 --no-tags https://github.com/wsl5300/ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/692474346
git clone --depth 1 --no-tags https://github.com/Siradmehr/Logic-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/692558957
git clone --depth 1 --no-tags https://github.com/gardeneeel/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/688066491
git clone --depth 1 --no-tags https://github.com/not-joosh/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/691340437
git clone --depth 1 --no-tags https://github.com/kymullin/labone.git f:/verilog_sva_gh_scraper/data/full_repos/688643156
git clone --depth 1 --no-tags https://github.com/nabeehdaouk/ECSE318_RTL_Design_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/688774952
git clone --depth 1 --no-tags https://github.com/TobyYang7/csc3050_toby.git f:/verilog_sva_gh_scraper/data/full_repos/691483692
git clone --depth 1 --no-tags https://github.com/andres-pg9/Sistemas-en-Chip.git f:/verilog_sva_gh_scraper/data/full_repos/691685357
git clone --depth 1 --no-tags https://github.com/Superbbbbbb/HUST-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685046429
git clone --depth 1 --no-tags https://github.com/ena-isme/Sogang-Courses.git f:/verilog_sva_gh_scraper/data/full_repos/687352486
git clone --depth 1 --no-tags https://github.com/radigianluca/tagged-token-delivery.git f:/verilog_sva_gh_scraper/data/full_repos/688169377
git clone --depth 1 --no-tags https://github.com/PrathikUmbarji/SingleCycleRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/691703957
git clone --depth 1 --no-tags https://github.com/Gauravmk343/RISC-V-microprocessor-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/688445847
git clone --depth 1 --no-tags https://github.com/sbr87644/Custom-Stopwatch-and-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/689168736
git clone --depth 1 --no-tags https://github.com/4n3m4i1/PG_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/691816581
git clone --depth 1 --no-tags https://github.com/AnonymousCITK/Xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/685892314
git clone --depth 1 --no-tags https://github.com/IUST-Computer-Organization/Fall-2023.git f:/verilog_sva_gh_scraper/data/full_repos/688661578
git clone --depth 1 --no-tags https://github.com/w772552092/computer-system-practice.git f:/verilog_sva_gh_scraper/data/full_repos/688377563
git clone --depth 1 --no-tags https://github.com/TylerJaacks/PocketHelloWorld.git f:/verilog_sva_gh_scraper/data/full_repos/689790584
git clone --depth 1 --no-tags https://github.com/R0B0T003/calc.git f:/verilog_sva_gh_scraper/data/full_repos/690134174
git clone --depth 1 --no-tags https://github.com/At0m0verr1de/CS-F342-Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/687734905
git clone --depth 1 --no-tags https://github.com/RaulprTech/Pseudo-Softmax-with-parameters.git f:/verilog_sva_gh_scraper/data/full_repos/688629336
git clone --depth 1 --no-tags https://github.com/harshasus/sure-trust-course.git f:/verilog_sva_gh_scraper/data/full_repos/685563555
git clone --depth 1 --no-tags https://github.com/vishnupriyapesu/pes_universal_shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/685893339
git clone --depth 1 --no-tags https://github.com/aaronghosh/pes_bupc.git f:/verilog_sva_gh_scraper/data/full_repos/685893590
git clone --depth 1 --no-tags https://github.com/ariya954/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/686329537
git clone --depth 1 --no-tags https://github.com/yuheng03712/ICcontest_pre_univ_2022.git f:/verilog_sva_gh_scraper/data/full_repos/687170310
git clone --depth 1 --no-tags https://github.com/Huihaojia/CgraDemo.git f:/verilog_sva_gh_scraper/data/full_repos/686719185
git clone --depth 1 --no-tags https://github.com/manav4code/MIPS-Multi-Cycle-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/686761447
git clone --depth 1 --no-tags https://github.com/sikeclown/my_rtl_designs.git f:/verilog_sva_gh_scraper/data/full_repos/685217059
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/685391005
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/fullsubtractor.git f:/verilog_sva_gh_scraper/data/full_repos/685379073
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/685381881
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/jk_flipflop_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685467867
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/gray_code_counter.git f:/verilog_sva_gh_scraper/data/full_repos/685471397
git clone --depth 1 --no-tags https://github.com/efabless/EF_PIN_MUX.git f:/verilog_sva_gh_scraper/data/full_repos/685040244
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-05-staging.git f:/verilog_sva_gh_scraper/data/full_repos/687028377
git clone --depth 1 --no-tags https://github.com/imadkhaleel/Udemy-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/688084431
git clone --depth 1 --no-tags https://github.com/joshamadsen/ECE3300.git f:/verilog_sva_gh_scraper/data/full_repos/688260284
git clone --depth 1 --no-tags https://github.com/LeeSungChan/uos-jjs.git f:/verilog_sva_gh_scraper/data/full_repos/689761712
git clone --depth 1 --no-tags https://github.com/HIRMA-Microcontroller/HIRMAatCADLAB.git f:/verilog_sva_gh_scraper/data/full_repos/691758438
git clone --depth 1 --no-tags https://github.com/p810105b/HDL_HW.git f:/verilog_sva_gh_scraper/data/full_repos/685841079
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/generic-register-file_str.git f:/verilog_sva_gh_scraper/data/full_repos/689603919
git clone --depth 1 --no-tags https://github.com/dsingla54/pes_pd.git f:/verilog_sva_gh_scraper/data/full_repos/689600716
git clone --depth 1 --no-tags https://github.com/Rabiyabasari/Five_stage_pipelined_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/689043060
git clone --depth 1 --no-tags https://github.com/Gauravmk343/Error-detection-Cyclic-redundancy-check-hardware-implementation-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/689565838
git clone --depth 1 --no-tags https://github.com/midyakartik/8-bit-ALU_Verilog-main.git f:/verilog_sva_gh_scraper/data/full_repos/688787683
git clone --depth 1 --no-tags https://github.com/CroosJJSE/SparkLink_1.0_Task_3.git f:/verilog_sva_gh_scraper/data/full_repos/689690464
git clone --depth 1 --no-tags https://github.com/NigelBrine/openfpga-defender.git f:/verilog_sva_gh_scraper/data/full_repos/689615019
git clone --depth 1 --no-tags https://github.com/chandanabgowda/32bitCLA.git f:/verilog_sva_gh_scraper/data/full_repos/689534456
git clone --depth 1 --no-tags https://github.com/Assem75/RISC-V-SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/691749654
git clone --depth 1 --no-tags https://github.com/KeshavGulati18/Digital-Car-Parking-System-.git f:/verilog_sva_gh_scraper/data/full_repos/692178306
