$date
	Sat Sep 27 11:33:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module display_4bits_counter_tb $end
$var wire 1 ! output_7_segment_display1_a_top_5 $end
$var wire 1 " output_7_segment_display1_b_upper_right_6 $end
$var wire 1 # output_7_segment_display1_c_lower_right_8 $end
$var wire 1 $ output_7_segment_display1_d_bottom_4 $end
$var wire 1 % output_7_segment_display1_e_lower_left_3 $end
$var wire 1 & output_7_segment_display1_f_upper_left_2 $end
$var wire 1 ' output_7_segment_display1_g_middle_1 $end
$var wire 1 ( output_7_segment_display1_dp_dot_7 $end
$var reg 8 ) display_pattern [7:0] $end
$var integer 32 * cycle_count [31:0] $end
$var integer 32 + pass_count [31:0] $end
$var integer 32 , test_count [31:0] $end
$scope module dut $end
$var wire 1 - and_313 $end
$var wire 1 . node_311 $end
$var wire 1 / node_312 $end
$var wire 1 0 node_315 $end
$var wire 1 1 node_316 $end
$var wire 1 2 node_317 $end
$var wire 1 3 node_318 $end
$var wire 1 4 node_319 $end
$var wire 1 5 node_320 $end
$var wire 1 6 node_321 $end
$var wire 1 7 node_322 $end
$var wire 1 8 node_323 $end
$var wire 1 9 node_324 $end
$var wire 1 : node_325 $end
$var wire 1 ; node_326 $end
$var wire 1 < node_327 $end
$var wire 1 = not_310 $end
$var wire 1 > not_314 $end
$var wire 1 ! output_7_segment_display1_a_top_5 $end
$var wire 1 " output_7_segment_display1_b_upper_right_6 $end
$var wire 1 # output_7_segment_display1_c_lower_right_8 $end
$var wire 1 $ output_7_segment_display1_d_bottom_4 $end
$var wire 1 ( output_7_segment_display1_dp_dot_7 $end
$var wire 1 % output_7_segment_display1_e_lower_left_3 $end
$var wire 1 & output_7_segment_display1_f_upper_left_2 $end
$var wire 1 ' output_7_segment_display1_g_middle_1 $end
$upscope $end
$scope task test_display_counter $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1>
1=
0<
0;
z:
z9
z8
07
06
05
04
z3
z2
z1
z0
0/
0.
0-
b0 ,
b0 +
b0 *
b0z0 )
z(
0'
0&
0%
0$
0#
0"
0!
$end
#100000
b1 ,
#200000
b10 ,
b1 +
#300000
b11 ,
b10 +
#400000
b11 +
#1400000
