<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-a-2.9.0/src/regs/sctlr_el1.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>sctlr_el1.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../cortex_a/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1"> 1</span>
<span id="2"> 2</span>
<span id="3"> 3</span>
<span id="4"> 4</span>
<span id="5"> 5</span>
<span id="6"> 6</span>
<span id="7"> 7</span>
<span id="8"> 8</span>
<span id="9"> 9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="comment">// SPDX-License-Identifier: Apache-2.0 OR MIT</span>
<span class="comment">//</span>
<span class="comment">// Copyright (c) 2018-2019 by the author(s)</span>
<span class="comment">//</span>
<span class="comment">// Author(s):</span>
<span class="comment">//   - Andre Richter &lt;andre.o.richter@gmail.com&gt;</span>

<span class="doccomment">//! System Control Register - EL1</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Provides top level control of the system, including its memory system, at EL1 and EL0.</span>

<span class="kw">use</span> <span class="ident">register</span>::{<span class="ident">cpu</span>::<span class="ident">RegisterReadWrite</span>, <span class="ident">register_bitfields</span>};

<span class="macro">register_bitfields</span><span class="macro">!</span> {<span class="ident">u32</span>,
    <span class="kw">pub</span> <span class="ident">SCTLR_EL1</span> [
        <span class="doccomment">/// Instruction access Cacheability control, for accesses at EL0 and</span>
        <span class="doccomment">/// EL1:</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 0 All instruction access to Normal memory from EL0 and EL1 are Non-cacheable for all</span>
        <span class="doccomment">///   levels of instruction and unified cache.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">///   If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&amp;0</span>
        <span class="doccomment">///   translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer</span>
        <span class="doccomment">///   Non-cacheable memory.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 1 This control has no effect on the Cacheability of instruction access to Normal memory</span>
        <span class="doccomment">///   from EL0 and EL1.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">///   If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&amp;0</span>
        <span class="doccomment">///   translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer</span>
        <span class="doccomment">///   Write-Through memory.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When the value of the HCR_EL2.DC bit is 1, then instruction access to Normal memory from</span>
        <span class="doccomment">/// EL0 and EL1 are Cacheable regardless of the value of the SCTLR_EL1.I bit.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When ARMv8.1-VHE is implemented, and the value of HCR_EL2.{E2H, TGE} is {1, 1}, this bit</span>
        <span class="doccomment">/// has no effect on the PE.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When this register has an architecturally-defined reset value, this field resets to 0.</span>
        <span class="ident">I</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NonCacheable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Cacheable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Cacheability control, for data accesses.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 0 All data access to Normal memory from EL0 and EL1, and all Normal memory accesses to</span>
        <span class="doccomment">///   the EL1&amp;0 stage 1 translation tables, are Non-cacheable for all levels of data and</span>
        <span class="doccomment">///   unified cache.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 1 This control has no effect on the Cacheability of:</span>
        <span class="doccomment">///   - Data access to Normal memory from EL0 and EL1.</span>
        <span class="doccomment">///   - Normal memory accesses to the EL1&amp;0 stage 1 translation tables.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When the value of the HCR_EL2.DC bit is 1, the PE ignores SCLTR.C. This means that</span>
        <span class="doccomment">/// Non-secure EL0 and Non-secure EL1 data accesses to Normal memory are Cacheable.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When ARMv8.1-VHE is implemented, and the value of HCR_EL2.{E2H, TGE} is {1, 1}, this bit</span>
        <span class="doccomment">/// has no effect on the PE.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When this register has an architecturally-defined reset value, this field resets to 0.</span>
        <span class="ident">C</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NonCacheable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Cacheable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// MMU enable for EL1 and EL0 stage 1 address translation. Possible values of this bit are:</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 0 EL1 and EL0 stage 1 address translation disabled.</span>
        <span class="doccomment">///   - See the SCTLR_EL1.I field for the behavior of instruction accesses to Normal memory.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// 1 EL1 and EL0 stage 1 address translation enabled.</span>
        <span class="ident">M</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ]
}

<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Reg</span>;

<span class="kw">impl</span> <span class="ident">RegisterReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">SCTLR_EL1</span>::<span class="ident">Register</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Reg</span> {
    <span class="macro">sys_coproc_read_raw</span><span class="macro">!</span>(<span class="ident">u32</span>, <span class="string">&quot;SCTLR_EL1&quot;</span>);
    <span class="macro">sys_coproc_write_raw</span><span class="macro">!</span>(<span class="ident">u32</span>, <span class="string">&quot;SCTLR_EL1&quot;</span>);
}

<span class="kw">pub</span> <span class="kw">static</span> <span class="ident">SCTLR_EL1</span>: <span class="ident">Reg</span> <span class="op">=</span> <span class="ident">Reg</span> {};
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "cortex_a";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>