$date
	Tue Feb 25 14:04:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module srff_tb $end
$var wire 1 ! o2 $end
$var wire 1 " o1 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$scope module s1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 % clk $end
$var wire 1 ! p $end
$var wire 1 " q $end
$var wire 1 $ r $end
$var wire 1 # s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
0%
0$
0#
x"
x!
$end
#10
