{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "design_src": "SBD",
      "device": "xc7z020clg400-1",
      "name": "bd_f60c",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2019.1.3"
    },
    "design_tree": {},
    "interface_ports": {
      "SLOT_0_AXI": {
        "mode": "Monitor",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "SLOT_0_AXI"
          },
          "ASSOCIATED_RESET": {
            "value": "resetn"
          }
        }
      },
      "probe0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe3": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "resetn": {
        "type": "rst",
        "direction": "I"
      }
    }
  }
}