xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
xst -intstyle ise -ifn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.xst" -ofn "C:/CS223_Hardware_Lab/Verilog_Assgn/Question_4/bit_8_divide_bit_4.syr" 
