{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368953296594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368953296597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 11:48:16 2013 " "Processing started: Sun May 19 11:48:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368953296597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368953296597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mds_img_manipulation -c mds_img_manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368953296597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1368953298190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mds_img_manipulation EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"mds_img_manipulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1368953298836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368953298863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1368953298863 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 8 3 0 0 " "Implementing clock multiplication of 8, clock division of 3, and phase shift of 0 degrees (0 ps) for global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1368953298891 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1368953298891 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1368953298891 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1368953298891 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1368953299170 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "88.27 1 0 4 " "Fitter is preserving placement for 88.27 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "" 0 -1 1368953299635 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368953299772 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1368953299772 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1368953299772 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 14958 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368953299787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 14959 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368953299787 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 14960 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1368953299787 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1368953299787 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368953299854 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "fpga_clk~clkctrl 0 fpga_clk " "Clock Control Block fpga_clk~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block fpga_clk. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 536 744 912 552 "fpga_clk" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12170 8288 9036 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1 1368953299970 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out~clkctrl 0 global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out " "Clock Control Block global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12172 8288 9036 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1 1368953299971 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out~clkctrl 0 global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out " "Clock Control Block global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12173 8288 9036 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1 1368953299973 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out~clkctrl 0 global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out " "Clock Control Block global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12174 8288 9036 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1 1368953299974 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k3n1 " "Entity dcfifo_k3n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe28\|dffe29a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe28\|dffe29a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368953300659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe22\|dffe23a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368953300659 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1368953300659 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368953300659 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1368953300659 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1368953300659 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1368953300659 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mds_img_manipulation.sdc " "Synopsys Design Constraints File file not found: 'mds_img_manipulation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1368953300778 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_clk " "Node: fpga_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1368953300800 "|sys_top|fpga_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1368953300852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1368953300852 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1368953300852 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1368953300852 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1368953300852 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368953300853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368953300853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368953300853 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1368953300853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Promoted node fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "fpga_clk~clkctrl Global Clock CLKCTRL_G2 " "Promoted fpga_clk~clkctrl to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 536 744 912 552 "fpga_clk" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12170 8288 9036 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301059 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { fpga_clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 536 744 912 552 "fpga_clk" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Promoted node global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301060 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301060 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Promoted node global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301061 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Promoted node global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301061 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out  " "Promoted node global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out~clkctrl Global Clock " "Promoted global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out~clkctrl to use location or clock signal Global Clock" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12174 8288 9036 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~3 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~3" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5775 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_ldqm~2 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_ldqm~2" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 60 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|dram_ldqm~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5776 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.WAIT_PRE_ST~0 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.WAIT_PRE_ST~0" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|current_state.WAIT_PRE_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5777 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.ACT_ST~0 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|current_state.ACT_ST~0" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|current_state.ACT_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5778 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~4 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~4" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5779 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|Selector15~0 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|Selector15~0" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 368 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5780 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~5 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~5" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5781 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~6 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|sig_proc~6" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|sig_proc~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 5782 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~1 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~1" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|dram_addr_r~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 6086 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~5 " "Destination node mds_top:inst16\|sdram_controller:sdr_ctrl\|dram_addr_r~5" {  } { { "../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|sdram_controller:sdr_ctrl|dram_addr_r~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 6090 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1368953301062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368953301062 ""}  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out  " "Promoted node global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out~clkctrl Global Clock " "Promoted global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out~clkctrl to use location or clock signal Global Clock" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12172 8288 9036 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr " "Destination node mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 167 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|disp_ctrl_top:disp_ctrl_inst|dc_fifo_aclr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 3369 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG2 " "Destination node LEDG2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG2 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG2" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 448 1368 1544 464 "LEDG2" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368953301068 ""}  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 4488 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out  " "Promoted node global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out~clkctrl Global Clock " "Promoted global_nets_top:inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out~clkctrl to use location or clock signal Global Clock" {  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 12173 8288 9036 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_mux_d2 " "Destination node mds_top:inst16\|disp_ctrl_top:disp_ctrl_inst\|vesa_mux_d2" {  } { { "../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd" 181 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:inst16|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 3373 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301071 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG3 " "Destination node LEDG3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG3 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG3" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 488 1368 1544 504 "LEDG3" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301071 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368953301071 ""}  } { { "../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 4486 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301071 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301073 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13020 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 14368 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 14449 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301073 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368953301073 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13962 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13370 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 14234 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368953301086 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13145 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1368953301091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13258 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13259 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13371 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1368953301091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1368953301091 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 0 { 0 ""} 0 13044 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1368953301091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1368953301852 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368953301860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1368953301861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368953301871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1368953301880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1368953301888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1368953301889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1368953301898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1368953301898 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll clk\[1\] clk_100_led " "PLL \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"clk_100_led\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 61 0 0 } } { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 95 0 0 } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 976 1184 704 "inst" "" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 152 1400 1576 168 "clk_100_led" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1368953302064 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll clk\[2\] clk_40 " "PLL \"global_nets_top:inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"clk_40\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/pll.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd" 153 0 0 } } { "../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd" 61 0 0 } } { "../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" "" { Text "P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd" 95 0 0 } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 560 976 1184 704 "inst" "" } } } } { "sys_top.bdf" "" { Schematic "P:/image-rotation-technion-ee/Quartus/sys_top.bdf" { { 528 1712 1888 544 "clk_40" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1368953302075 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368953302125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1368953303849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368953304517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1368953304570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1368953305815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368953305815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1368953306863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "87.48 " "Router is attempting to preserve 87.48 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1 1368953307811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "P:/image-rotation-technion-ee/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1368953309357 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1368953309357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368953310126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1368953310130 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1368953310130 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1368953310130 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368953310306 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "126 " "Found 126 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_out 0 " "Pin \"uart_serial_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_40 0 " "Pin \"clk_40\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG0 0 " "Pin \"LEDG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rx_path_cyc 0 " "Pin \"dbg_rx_path_cyc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_sdram_active 0 " "Pin \"dbg_sdram_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_disp_active 0 " "Pin \"dbg_disp_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icy_bus_taken 0 " "Pin \"dbg_icy_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icz_bus_taken 0 " "Pin \"dbg_icz_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG1 0 " "Pin \"LEDG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG2 0 " "Pin \"LEDG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG3 0 " "Pin \"LEDG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_in_led 0 " "Pin \"uart_serial_in_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_100_led 0 " "Pin \"clk_100_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[6\] 0 " "Pin \"7s_lsb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[5\] 0 " "Pin \"7s_lsb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[4\] 0 " "Pin \"7s_lsb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[3\] 0 " "Pin \"7s_lsb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[2\] 0 " "Pin \"7s_lsb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[1\] 0 " "Pin \"7s_lsb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_disp\[0\] 0 " "Pin \"7s_lsb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[6\] 0 " "Pin \"7s_lsb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[5\] 0 " "Pin \"7s_lsb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[4\] 0 " "Pin \"7s_lsb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[3\] 0 " "Pin \"7s_lsb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[2\] 0 " "Pin \"7s_lsb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[1\] 0 " "Pin \"7s_lsb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_mem\[0\] 0 " "Pin \"7s_lsb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[6\] 0 " "Pin \"7s_lsb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[5\] 0 " "Pin \"7s_lsb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[4\] 0 " "Pin \"7s_lsb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[3\] 0 " "Pin \"7s_lsb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[2\] 0 " "Pin \"7s_lsb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[1\] 0 " "Pin \"7s_lsb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_lsb_tx\[0\] 0 " "Pin \"7s_lsb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[6\] 0 " "Pin \"7s_msb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[5\] 0 " "Pin \"7s_msb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[4\] 0 " "Pin \"7s_msb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[3\] 0 " "Pin \"7s_msb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[2\] 0 " "Pin \"7s_msb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[1\] 0 " "Pin \"7s_msb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_disp\[0\] 0 " "Pin \"7s_msb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[6\] 0 " "Pin \"7s_msb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[5\] 0 " "Pin \"7s_msb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[4\] 0 " "Pin \"7s_msb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[3\] 0 " "Pin \"7s_msb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[2\] 0 " "Pin \"7s_msb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[1\] 0 " "Pin \"7s_msb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_mem\[0\] 0 " "Pin \"7s_msb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[6\] 0 " "Pin \"7s_msb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[5\] 0 " "Pin \"7s_msb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[4\] 0 " "Pin \"7s_msb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[3\] 0 " "Pin \"7s_msb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[2\] 0 " "Pin \"7s_msb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[1\] 0 " "Pin \"7s_msb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7s_msb_tx\[0\] 0 " "Pin \"7s_msb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[9\] 0 " "Pin \"BLUE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[8\] 0 " "Pin \"BLUE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[7\] 0 " "Pin \"BLUE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[6\] 0 " "Pin \"BLUE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[5\] 0 " "Pin \"BLUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[4\] 0 " "Pin \"BLUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[3\] 0 " "Pin \"BLUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[2\] 0 " "Pin \"BLUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[1\] 0 " "Pin \"BLUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[0\] 0 " "Pin \"BLUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[1\] 0 " "Pin \"dram_bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[0\] 0 " "Pin \"dram_bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[9\] 0 " "Pin \"GREEN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[8\] 0 " "Pin \"GREEN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[7\] 0 " "Pin \"GREEN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[6\] 0 " "Pin \"GREEN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[5\] 0 " "Pin \"GREEN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[4\] 0 " "Pin \"GREEN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[3\] 0 " "Pin \"GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[2\] 0 " "Pin \"GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[1\] 0 " "Pin \"GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[0\] 0 " "Pin \"GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[9\] 0 " "Pin \"RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[8\] 0 " "Pin \"RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[7\] 0 " "Pin \"RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[6\] 0 " "Pin \"RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[5\] 0 " "Pin \"RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[4\] 0 " "Pin \"RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[3\] 0 " "Pin \"RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[2\] 0 " "Pin \"RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[1\] 0 " "Pin \"RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[0\] 0 " "Pin \"RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1368953310441 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1368953310441 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368953311004 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1368953311508 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1368953312199 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1368953312759 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1368953312855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/image-rotation-technion-ee/Quartus/output_files/mds_img_manipulation.fit.smsg " "Generated suppressed messages file P:/image-rotation-technion-ee/Quartus/output_files/mds_img_manipulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1368953313792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368953317163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 11:48:37 2013 " "Processing ended: Sun May 19 11:48:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368953317163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368953317163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368953317163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368953317163 ""}
