<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2104-3-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>1.00</TargetClockPeriod>
        <ClockUncertainty>0.27</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>17698970</Best-caseLatency>
            <Average-caseLatency>17698970</Average-caseLatency>
            <Worst-caseLatency>17698970</Worst-caseLatency>
            <Best-caseRealTimeLatency>25.982 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>25.982 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>25.982 ms</Worst-caseRealTimeLatency>
            <Interval-min>17698971</Interval-min>
            <Interval-max>17698971</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <TripCount>32</TripCount>
                <Latency>33888</Latency>
                <AbsoluteTimeLatency>49747</AbsoluteTimeLatency>
                <IterationLatency>1059</IterationLatency>
                <InstanceList/>
            </Loop1>
            <Loop2>
                <TripCount>1568</TripCount>
                <Latency>11750592</Latency>
                <AbsoluteTimeLatency>17249869</AbsoluteTimeLatency>
                <IterationLatency>7494</IterationLatency>
                <InstanceList/>
            </Loop2>
            <Loop3>
                <TripCount>200</TripCount>
                <Latency>750000</Latency>
                <AbsoluteTimeLatency>1101000</AbsoluteTimeLatency>
                <IterationLatency>3750</IterationLatency>
                <InstanceList/>
            </Loop3>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>16</DSP>
            <FF>10505</FF>
            <LUT>25732</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>arg_2</name>
            <Object>arg_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_3</name>
            <Object>arg_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_3_ap_vld</name>
            <Object>arg_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_4</name>
            <Object>arg_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_4_ap_vld</name>
            <Object>arg_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_5</name>
            <Object>arg_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_5_ap_vld</name>
            <Object>arg_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_6</name>
            <Object>arg_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_6_ap_vld</name>
            <Object>arg_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_7</name>
            <Object>arg_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_7_ap_vld</name>
            <Object>arg_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_8</name>
            <Object>arg_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_8_ap_vld</name>
            <Object>arg_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_9</name>
            <Object>arg_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_9_ap_vld</name>
            <Object>arg_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_10</name>
            <Object>arg_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_10_ap_vld</name>
            <Object>arg_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_11</name>
            <Object>arg_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_11_ap_vld</name>
            <Object>arg_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_12</name>
            <Object>arg_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_12_ap_vld</name>
            <Object>arg_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_13</name>
            <Object>arg_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_13_ap_vld</name>
            <Object>arg_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_14</name>
            <Object>arg_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_14_ap_vld</name>
            <Object>arg_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_15</name>
            <Object>arg_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_15_ap_vld</name>
            <Object>arg_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_16</name>
            <Object>arg_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_16_ap_vld</name>
            <Object>arg_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_17</name>
            <Object>arg_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_17_ap_vld</name>
            <Object>arg_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_18</name>
            <Object>arg_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_18_ap_vld</name>
            <Object>arg_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_19</name>
            <Object>arg_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_19_ap_vld</name>
            <Object>arg_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_20</name>
            <Object>arg_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_20_ap_vld</name>
            <Object>arg_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_21</name>
            <Object>arg_21</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_21_ap_vld</name>
            <Object>arg_21</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_22</name>
            <Object>arg_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_22_ap_vld</name>
            <Object>arg_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_23</name>
            <Object>arg_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_23_ap_vld</name>
            <Object>arg_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_24</name>
            <Object>arg_24</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_24_ap_vld</name>
            <Object>arg_24</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_25</name>
            <Object>arg_25</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_25_ap_vld</name>
            <Object>arg_25</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_26</name>
            <Object>arg_26</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_26_ap_vld</name>
            <Object>arg_26</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_27</name>
            <Object>arg_27</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_27_ap_vld</name>
            <Object>arg_27</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_28</name>
            <Object>arg_28</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_28_ap_vld</name>
            <Object>arg_28</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_29</name>
            <Object>arg_29</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_29_ap_vld</name>
            <Object>arg_29</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_30</name>
            <Object>arg_30</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_30_ap_vld</name>
            <Object>arg_30</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_31</name>
            <Object>arg_31</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_31_ap_vld</name>
            <Object>arg_31</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_32</name>
            <Object>arg_32</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_32_ap_vld</name>
            <Object>arg_32</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_33</name>
            <Object>arg_33</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>arg_33_ap_vld</name>
            <Object>arg_33</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_forward_Pipeline_1_fu_321</InstName>
                    <ModuleName>forward_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>321</ID>
                    <BindInstances>indvar_flatten_next12_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_3_fu_327</InstName>
                    <ModuleName>forward_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>327</ID>
                    <BindInstances>indvar_flatten_next54_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_5_fu_333</InstName>
                    <ModuleName>forward_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>333</ID>
                    <BindInstances>indvar_flatten_next97_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_7_fu_339</InstName>
                    <ModuleName>forward_Pipeline_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>339</ID>
                    <BindInstances>indvar_flatten_next140_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_12_fu_345</InstName>
                    <ModuleName>forward_Pipeline_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>345</ID>
                    <BindInstances>val_408_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_2_fu_351</InstName>
                    <ModuleName>forward_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>351</ID>
                    <BindInstances>indvar_flatten_next35_fu_90_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_4_fu_359</InstName>
                    <ModuleName>forward_Pipeline_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>359</ID>
                    <BindInstances>indvar_flatten_next78_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_6_fu_367</InstName>
                    <ModuleName>forward_Pipeline_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>367</ID>
                    <BindInstances>indvar_flatten_next121_fu_95_p2 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12 fadd_32ns_32ns_32_13_full_dsp_1_U12</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_8_fu_375</InstName>
                    <ModuleName>forward_Pipeline_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>375</ID>
                    <BindInstances>indvar_flatten_next164_fu_95_p2 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17 fadd_32ns_32ns_32_13_full_dsp_1_U17</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_9_fu_383</InstName>
                    <ModuleName>forward_Pipeline_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>383</ID>
                    <BindInstances>indvar_flatten_next185_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_10_fu_390</InstName>
                    <ModuleName>forward_Pipeline_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>390</ID>
                    <BindInstances>indvar_flatten_next208_fu_95_p2 fexp_32ns_32ns_32_31_full_dsp_1_U23</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_11_fu_399</InstName>
                    <ModuleName>forward_Pipeline_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>399</ID>
                    <BindInstances>indvar_flatten_next227_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_13_fu_406</InstName>
                    <ModuleName>forward_Pipeline_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>406</ID>
                    <BindInstances>indvar_flatten_next234_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_14_fu_413</InstName>
                    <ModuleName>forward_Pipeline_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>413</ID>
                    <BindInstances>indvar_flatten_next255_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_15_fu_420</InstName>
                    <ModuleName>forward_Pipeline_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>420</ID>
                    <BindInstances>indvar_flatten_next276_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_16_fu_427</InstName>
                    <ModuleName>forward_Pipeline_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>427</ID>
                    <BindInstances>indvar_flatten_next295_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_20_fu_433</InstName>
                    <ModuleName>forward_Pipeline_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>433</ID>
                    <BindInstances>indvar_flatten_next380_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_17_fu_439</InstName>
                    <ModuleName>forward_Pipeline_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>439</ID>
                    <BindInstances>indvar_flatten_next319_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_18_fu_447</InstName>
                    <ModuleName>forward_Pipeline_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>447</ID>
                    <BindInstances>indvar_flatten_next340_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_19_fu_454</InstName>
                    <ModuleName>forward_Pipeline_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>454</ID>
                    <BindInstances>indvar_flatten_next361_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_21_fu_461</InstName>
                    <ModuleName>forward_Pipeline_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>461</ID>
                    <BindInstances>indvar_flatten_next401_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_22_fu_468</InstName>
                    <ModuleName>forward_Pipeline_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>468</ID>
                    <BindInstances>indvar_flatten_next446_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_23_fu_475</InstName>
                    <ModuleName>forward_Pipeline_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>475</ID>
                    <BindInstances>indvar_flatten_next465_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_24_fu_481</InstName>
                    <ModuleName>forward_Pipeline_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>481</ID>
                    <BindInstances>indvar_flatten_next486_fu_80_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_25_fu_488</InstName>
                    <ModuleName>forward_Pipeline_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>488</ID>
                    <BindInstances>indvar_flatten_next531_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_26_fu_495</InstName>
                    <ModuleName>forward_Pipeline_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>495</ID>
                    <BindInstances>val_876_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_27_fu_501</InstName>
                    <ModuleName>forward_Pipeline_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>501</ID>
                    <BindInstances>indvar_flatten_next538_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_30_fu_507</InstName>
                    <ModuleName>forward_Pipeline_30</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>507</ID>
                    <BindInstances>val_944_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_31_fu_513</InstName>
                    <ModuleName>forward_Pipeline_31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>513</ID>
                    <BindInstances>indvar_flatten_next553_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_34_fu_519</InstName>
                    <ModuleName>forward_Pipeline_34</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>519</ID>
                    <BindInstances>val_1012_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_35_fu_525</InstName>
                    <ModuleName>forward_Pipeline_35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>525</ID>
                    <BindInstances>indvar_flatten_next560_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_38_fu_531</InstName>
                    <ModuleName>forward_Pipeline_38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>531</ID>
                    <BindInstances>val_1080_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_39_fu_537</InstName>
                    <ModuleName>forward_Pipeline_39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>537</ID>
                    <BindInstances>indvar_flatten_next567_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_42_fu_543</InstName>
                    <ModuleName>forward_Pipeline_42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>543</ID>
                    <BindInstances>val_1148_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_43_fu_549</InstName>
                    <ModuleName>forward_Pipeline_43</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>549</ID>
                    <BindInstances>indvar_flatten_next574_fu_50_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_28_fu_555</InstName>
                    <ModuleName>forward_Pipeline_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>555</ID>
                    <BindInstances>indvar_flatten_next546_fu_100_p2 val_89537_op_fu_113_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_29_fu_563</InstName>
                    <ModuleName>forward_Pipeline_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>563</ID>
                    <BindInstances>val_933_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_32_fu_570</InstName>
                    <ModuleName>forward_Pipeline_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>570</ID>
                    <BindInstances>val_983_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_33_fu_578</InstName>
                    <ModuleName>forward_Pipeline_33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>578</ID>
                    <BindInstances>val_1001_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_36_fu_585</InstName>
                    <ModuleName>forward_Pipeline_36</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>585</ID>
                    <BindInstances>val_1051_fu_95_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_37_fu_593</InstName>
                    <ModuleName>forward_Pipeline_37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>593</ID>
                    <BindInstances>val_1069_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_40_fu_600</InstName>
                    <ModuleName>forward_Pipeline_40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>600</ID>
                    <BindInstances>val_1119_fu_90_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_41_fu_608</InstName>
                    <ModuleName>forward_Pipeline_41</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>608</ID>
                    <BindInstances>val_1137_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_Pipeline_44_fu_615</InstName>
                    <ModuleName>forward_Pipeline_44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>615</ID>
                    <BindInstances>val_1187_fu_79_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fmul_32ns_32ns_32_8_max_dsp_1_U101 fmul_32ns_32ns_32_8_max_dsp_1_U101 fmul_32ns_32ns_32_8_max_dsp_1_U101 val_436_fu_761_p2 fdiv_32ns_32ns_32_30_no_dsp_1_U102 fmul_32ns_32ns_32_8_max_dsp_1_U101 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101 indvar_flatten_next425_fu_874_p2 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101 indvar_flatten_next510_fu_974_p2 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101 fmul_32ns_32ns_32_8_max_dsp_1_U101 fadd_32ns_32ns_32_13_full_dsp_1_U100 fmul_32ns_32ns_32_8_max_dsp_1_U101</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>forward_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.693</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.186 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.186 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.186 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>5.184 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next12_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>606530</Best-caseLatency>
                    <Average-caseLatency>606530</Average-caseLatency>
                    <Worst-caseLatency>606530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.890 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.890 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.890 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>606530</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>606528</Latency>
                        <AbsoluteTimeLatency>0.890 ms</AbsoluteTimeLatency>
                        <PipelineII>117</PipelineII>
                        <PipelineDepth>118</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>211</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>712</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next35_fu_90_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>2.592 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next54_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2159137</Best-caseLatency>
                    <Average-caseLatency>2159137</Average-caseLatency>
                    <Worst-caseLatency>2159137</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.170 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.170 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.170 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2159137</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2159136</Latency>
                        <AbsoluteTimeLatency>3.170 ms</AbsoluteTimeLatency>
                        <IterationLatency>833</IterationLatency>
                        <PipelineDepth>833</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>922</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2756</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next78_fu_95_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>2.592 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next97_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next97"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2159137</Best-caseLatency>
                    <Average-caseLatency>2159137</Average-caseLatency>
                    <Worst-caseLatency>2159137</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.170 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.170 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.170 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2159137</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2159136</Latency>
                        <AbsoluteTimeLatency>3.170 ms</AbsoluteTimeLatency>
                        <IterationLatency>833</IterationLatency>
                        <PipelineDepth>833</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1325</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2947</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next121_fu_95_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U12" SOURCE="" URAM="0" VARIABLE="val_5_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>2.592 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next140_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2159137</Best-caseLatency>
                    <Average-caseLatency>2159137</Average-caseLatency>
                    <Worst-caseLatency>2159137</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.170 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.170 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.170 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2159137</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2159136</Latency>
                        <AbsoluteTimeLatency>3.170 ms</AbsoluteTimeLatency>
                        <IterationLatency>833</IterationLatency>
                        <PipelineDepth>833</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1325</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2947</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next164_fu_95_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="Loop 1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U17" SOURCE="" URAM="0" VARIABLE="val_6_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_9</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>2.592 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next185_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_10</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2623</Best-caseLatency>
                    <Average-caseLatency>2623</Average-caseLatency>
                    <Worst-caseLatency>2623</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.851 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.851 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.851 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2623</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2621</Latency>
                        <AbsoluteTimeLatency>3.848 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>911</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>781</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next208_fu_95_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="30" LOOP="Loop 1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_31_full_dsp_1_U23" SOURCE="" URAM="0" VARIABLE="tmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_11</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>2.592 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next227_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_12</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>34.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>32.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_408_fu_50_p2" SOURCE="" URAM="0" VARIABLE="val_408"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_13</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1055</Best-caseLatency>
                    <Average-caseLatency>1055</Average-caseLatency>
                    <Worst-caseLatency>1055</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.549 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.549 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.549 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1055</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>81</TripCount>
                        <Latency>1053</Latency>
                        <AbsoluteTimeLatency>1.546 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>95</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next234_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next234"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_14</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>2.592 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next255_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_15</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.594 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.594 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.594 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2592</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>2.592 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next276_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next276"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_16</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.693</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.186 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.186 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.186 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>5.184 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next295_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next295"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_17</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2161729</Best-caseLatency>
                    <Average-caseLatency>2161729</Average-caseLatency>
                    <Worst-caseLatency>2161729</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.173 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.173 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.173 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2161729</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>2161728</Latency>
                        <AbsoluteTimeLatency>3.173 ms</AbsoluteTimeLatency>
                        <IterationLatency>417</IterationLatency>
                        <PipelineDepth>417</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>508</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2273</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next319_fu_95_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next319"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_18</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.693</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.186 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.186 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.186 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>5.184 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next340_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next340"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_19</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.693</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5186</Best-caseLatency>
                    <Average-caseLatency>5186</Average-caseLatency>
                    <Worst-caseLatency>5186</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.186 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.186 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.186 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5186</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>5184</TripCount>
                        <Latency>5184</Latency>
                        <AbsoluteTimeLatency>5.184 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next361_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next361"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_20</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1570</Best-caseLatency>
                    <Average-caseLatency>1570</Average-caseLatency>
                    <Worst-caseLatency>1570</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1570</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1568</TripCount>
                        <Latency>1568</Latency>
                        <AbsoluteTimeLatency>1.568 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next380_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next380"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_21</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7490</Best-caseLatency>
                    <Average-caseLatency>7490</Average-caseLatency>
                    <Worst-caseLatency>7490</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.995 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.995 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.995 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7490</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>576</TripCount>
                        <Latency>7488</Latency>
                        <AbsoluteTimeLatency>10.992 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>158</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next401_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next401"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_22</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1570</Best-caseLatency>
                    <Average-caseLatency>1570</Average-caseLatency>
                    <Worst-caseLatency>1570</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1570</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>1568</TripCount>
                        <Latency>1568</Latency>
                        <AbsoluteTimeLatency>1.568 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>72</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next446_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next446"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_23</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.651</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.202 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.202 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.202 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>200</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next465_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next465"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_24</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3746</Best-caseLatency>
                    <Average-caseLatency>3746</Average-caseLatency>
                    <Worst-caseLatency>3746</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.499 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.499 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.499 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3746</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>288</TripCount>
                        <Latency>3744</Latency>
                        <AbsoluteTimeLatency>5.496 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next486_fu_80_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next486"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_25</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.651</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202</Best-caseLatency>
                    <Average-caseLatency>202</Average-caseLatency>
                    <Worst-caseLatency>202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.202 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.202 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.202 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>200</TripCount>
                        <Latency>200</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next531_fu_60_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next531"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_26</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>66.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>66.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_876_fu_50_p2" SOURCE="" URAM="0" VARIABLE="val_876"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_27</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12802</Best-caseLatency>
                    <Average-caseLatency>12802</Average-caseLatency>
                    <Worst-caseLatency>12802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.802 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.802 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.802 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>12800</TripCount>
                        <Latency>12800</Latency>
                        <AbsoluteTimeLatency>12.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next538_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next538"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_28</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>166402</Best-caseLatency>
                    <Average-caseLatency>166402</Average-caseLatency>
                    <Worst-caseLatency>166402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.244 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.244 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.244 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>166402</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>12800</TripCount>
                        <Latency>166400</Latency>
                        <AbsoluteTimeLatency>0.244 ms</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>135</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next546_fu_100_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_89537_op_fu_113_p2" SOURCE="" URAM="0" VARIABLE="val_89537_op"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_29</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.650</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>66.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>66.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_933_fu_60_p2" SOURCE="" URAM="0" VARIABLE="val_933"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_30</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>34.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>32.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_944_fu_50_p2" SOURCE="" URAM="0" VARIABLE="val_944"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_31</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.684</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2048</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>2.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next553_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next553"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_32</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26657</Best-caseLatency>
                    <Average-caseLatency>26657</Average-caseLatency>
                    <Worst-caseLatency>26657</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26657</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>26656</Latency>
                        <AbsoluteTimeLatency>39.131 us</AbsoluteTimeLatency>
                        <IterationLatency>833</IterationLatency>
                        <PipelineDepth>833</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>910</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2748</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_983_fu_95_p2" SOURCE="" URAM="0" VARIABLE="val_983"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_33</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.649</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>34.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>32.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1001_fu_60_p2" SOURCE="" URAM="0" VARIABLE="val_1001"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_34</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.648</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1012_fu_50_p2" SOURCE="" URAM="0" VARIABLE="val_1012"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_35</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.668</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.514 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.514 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.514 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>512</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>0.512 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next560_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next560"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_36</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6673</Best-caseLatency>
                    <Average-caseLatency>6673</Average-caseLatency>
                    <Worst-caseLatency>6673</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.796 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.796 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.796 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6673</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>6672</Latency>
                        <AbsoluteTimeLatency>9.794 us</AbsoluteTimeLatency>
                        <IterationLatency>417</IterationLatency>
                        <PipelineDepth>417</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>492</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2263</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1051_fu_95_p2" SOURCE="" URAM="0" VARIABLE="val_1051"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_37</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.648</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1069_fu_60_p2" SOURCE="" URAM="0" VARIABLE="val_1069"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_38</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.647</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>8.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1080_fu_50_p2" SOURCE="" URAM="0" VARIABLE="val_1080"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_39</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.651</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next567_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next567"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_40</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1666</Best-caseLatency>
                    <Average-caseLatency>1666</Average-caseLatency>
                    <Worst-caseLatency>1666</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.446 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.446 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.446 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1666</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>1664</Latency>
                        <AbsoluteTimeLatency>2.443 us</AbsoluteTimeLatency>
                        <PipelineII>208</PipelineII>
                        <PipelineDepth>209</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>284</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1209</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1119_fu_90_p2" SOURCE="" URAM="0" VARIABLE="val_1119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_41</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.647</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>8.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1137_fu_60_p2" SOURCE="" URAM="0" VARIABLE="val_1137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_42</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.402</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>2.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1148_fu_50_p2" SOURCE="" URAM="0" VARIABLE="val_1148"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_43</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>0.648</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next574_fu_50_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next574"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_Pipeline_44</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>210</Best-caseLatency>
                    <Average-caseLatency>210</Average-caseLatency>
                    <Worst-caseLatency>210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.308 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.308 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.308 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2</TripCount>
                        <Latency>208</Latency>
                        <AbsoluteTimeLatency>0.305 us</AbsoluteTimeLatency>
                        <PipelineII>104</PipelineII>
                        <PipelineDepth>105</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>176</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>618</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_1187_fu_79_p2" SOURCE="" URAM="0" VARIABLE="val_1187"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <Loops>
                <Loop1/>
                <Loop2/>
                <Loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>1.00</TargetClockPeriod>
                    <ClockUncertainty>0.27</ClockUncertainty>
                    <EstimatedClockPeriod>1.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17698970</Best-caseLatency>
                    <Average-caseLatency>17698970</Average-caseLatency>
                    <Worst-caseLatency>17698970</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.982 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.982 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.982 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17698971</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33888</Latency>
                        <AbsoluteTimeLatency>49.748 us</AbsoluteTimeLatency>
                        <IterationLatency>1059</IterationLatency>
                        <PipelineDepth>1059</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_forward_Pipeline_13_fu_406</Instance>
                        </InstanceList>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <TripCount>1568</TripCount>
                        <Latency>11750592</Latency>
                        <AbsoluteTimeLatency>17.250 ms</AbsoluteTimeLatency>
                        <IterationLatency>7494</IterationLatency>
                        <PipelineDepth>7494</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_forward_Pipeline_21_fu_461</Instance>
                        </InstanceList>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <TripCount>200</TripCount>
                        <Latency>750000</Latency>
                        <AbsoluteTimeLatency>1.101 ms</AbsoluteTimeLatency>
                        <IterationLatency>3750</IterationLatency>
                        <PipelineDepth>3750</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_forward_Pipeline_24_fu_481</Instance>
                        </InstanceList>
                    </Loop3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10505</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25732</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="val_436_fu_761_p2" SOURCE="" URAM="0" VARIABLE="val_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U102" SOURCE="" URAM="0" VARIABLE="val_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next425_fu_874_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 3" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next510_fu_974_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="12" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_13_full_dsp_1_U100" SOURCE="" URAM="0" VARIABLE="val_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U101" SOURCE="" URAM="0" VARIABLE="val_27"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="arg_2" index="0" direction="in" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_2" name="arg_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_3" index="1" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_3" name="arg_3" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_3_ap_vld" name="arg_3_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_4" index="2" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_4" name="arg_4" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_4_ap_vld" name="arg_4_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_5" index="3" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_5" name="arg_5" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_5_ap_vld" name="arg_5_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_6" index="4" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_6" name="arg_6" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_6_ap_vld" name="arg_6_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_7" index="5" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_7" name="arg_7" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_7_ap_vld" name="arg_7_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_8" index="6" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_8" name="arg_8" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_8_ap_vld" name="arg_8_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_9" index="7" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_9" name="arg_9" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_9_ap_vld" name="arg_9_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_10" index="8" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_10" name="arg_10" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_10_ap_vld" name="arg_10_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_11" index="9" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_11" name="arg_11" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_11_ap_vld" name="arg_11_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_12" index="10" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_12" name="arg_12" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_12_ap_vld" name="arg_12_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_13" index="11" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_13" name="arg_13" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_13_ap_vld" name="arg_13_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_14" index="12" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_14" name="arg_14" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_14_ap_vld" name="arg_14_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_15" index="13" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_15" name="arg_15" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_15_ap_vld" name="arg_15_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_16" index="14" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_16" name="arg_16" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_16_ap_vld" name="arg_16_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_17" index="15" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_17" name="arg_17" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_17_ap_vld" name="arg_17_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_18" index="16" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_18" name="arg_18" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_18_ap_vld" name="arg_18_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_19" index="17" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_19" name="arg_19" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_19_ap_vld" name="arg_19_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_20" index="18" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_20" name="arg_20" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_20_ap_vld" name="arg_20_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_21" index="19" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_21" name="arg_21" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_21_ap_vld" name="arg_21_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_22" index="20" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_22" name="arg_22" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_22_ap_vld" name="arg_22_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_23" index="21" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_23" name="arg_23" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_23_ap_vld" name="arg_23_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_24" index="22" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_24" name="arg_24" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_24_ap_vld" name="arg_24_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_25" index="23" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_25" name="arg_25" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_25_ap_vld" name="arg_25_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_26" index="24" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_26" name="arg_26" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_26_ap_vld" name="arg_26_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_27" index="25" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_27" name="arg_27" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_27_ap_vld" name="arg_27_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_28" index="26" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_28" name="arg_28" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_28_ap_vld" name="arg_28_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_29" index="27" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_29" name="arg_29" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_29_ap_vld" name="arg_29_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_30" index="28" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_30" name="arg_30" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_30_ap_vld" name="arg_30_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_31" index="29" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_31" name="arg_31" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_31_ap_vld" name="arg_31_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_32" index="30" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_32" name="arg_32" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_32_ap_vld" name="arg_32_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg_33" index="31" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="arg_33" name="arg_33" usage="data" direction="out"/>
                <hwRef type="port" interface="arg_33_ap_vld" name="arg_33_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="arg_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_9"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_10" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_10"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_11" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_11"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_12" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_12"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_13" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_13"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_14" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_14"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_15" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_15"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_16" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_16">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_16</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_16"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_17" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_17">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_17</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_17"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_18" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_18">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_18</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_18"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_19" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_19">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_19</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_19"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_20" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_20">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_20</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_20"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_21" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_21">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_21</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_21"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_22" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_22">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_22</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_22"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_23" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_23">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_23</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_23"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_24" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_24">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_24</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_24"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_25" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_25">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_25</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_26" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_26">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_26</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_26"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_27" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_27">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_27</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_27"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_28" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_28">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_28</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_28"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_29" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_29">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_29</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_29"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_30" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_30">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_30</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_30"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_31" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_31">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_31</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_31"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_32" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_32">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_32</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="arg_33" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="arg_33">DATA</portMap>
            </portMaps>
            <ports>
                <port>arg_33</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="arg_33"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="arg_10">ap_none, 32</column>
                    <column name="arg_11">ap_none, 32</column>
                    <column name="arg_12">ap_none, 32</column>
                    <column name="arg_13">ap_none, 32</column>
                    <column name="arg_14">ap_none, 32</column>
                    <column name="arg_15">ap_none, 32</column>
                    <column name="arg_16">ap_none, 32</column>
                    <column name="arg_17">ap_none, 32</column>
                    <column name="arg_18">ap_none, 32</column>
                    <column name="arg_19">ap_none, 32</column>
                    <column name="arg_2">ap_none, 32</column>
                    <column name="arg_20">ap_none, 32</column>
                    <column name="arg_21">ap_none, 32</column>
                    <column name="arg_22">ap_none, 32</column>
                    <column name="arg_23">ap_none, 32</column>
                    <column name="arg_24">ap_none, 32</column>
                    <column name="arg_25">ap_none, 32</column>
                    <column name="arg_26">ap_none, 32</column>
                    <column name="arg_27">ap_none, 32</column>
                    <column name="arg_28">ap_none, 32</column>
                    <column name="arg_29">ap_none, 32</column>
                    <column name="arg_3">ap_none, 32</column>
                    <column name="arg_30">ap_none, 32</column>
                    <column name="arg_31">ap_none, 32</column>
                    <column name="arg_32">ap_none, 32</column>
                    <column name="arg_33">ap_none, 32</column>
                    <column name="arg_4">ap_none, 32</column>
                    <column name="arg_5">ap_none, 32</column>
                    <column name="arg_6">ap_none, 32</column>
                    <column name="arg_7">ap_none, 32</column>
                    <column name="arg_8">ap_none, 32</column>
                    <column name="arg_9">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="2">Argument, Direction</keys>
                    <column name="arg_2">in</column>
                    <column name="arg_3">inout</column>
                    <column name="arg_4">inout</column>
                    <column name="arg_5">inout</column>
                    <column name="arg_6">inout</column>
                    <column name="arg_7">inout</column>
                    <column name="arg_8">inout</column>
                    <column name="arg_9">inout</column>
                    <column name="arg_10">inout</column>
                    <column name="arg_11">inout</column>
                    <column name="arg_12">inout</column>
                    <column name="arg_13">inout</column>
                    <column name="arg_14">inout</column>
                    <column name="arg_15">inout</column>
                    <column name="arg_16">inout</column>
                    <column name="arg_17">inout</column>
                    <column name="arg_18">inout</column>
                    <column name="arg_19">inout</column>
                    <column name="arg_20">inout</column>
                    <column name="arg_21">inout</column>
                    <column name="arg_22">inout</column>
                    <column name="arg_23">inout</column>
                    <column name="arg_24">inout</column>
                    <column name="arg_25">inout</column>
                    <column name="arg_26">inout</column>
                    <column name="arg_27">inout</column>
                    <column name="arg_28">inout</column>
                    <column name="arg_29">inout</column>
                    <column name="arg_30">inout</column>
                    <column name="arg_31">inout</column>
                    <column name="arg_32">inout</column>
                    <column name="arg_33">inout</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="arg_2">arg_2, port</column>
                    <column name="arg_3">arg_3, port</column>
                    <column name="arg_3">arg_3_ap_vld, port</column>
                    <column name="arg_4">arg_4, port</column>
                    <column name="arg_4">arg_4_ap_vld, port</column>
                    <column name="arg_5">arg_5, port</column>
                    <column name="arg_5">arg_5_ap_vld, port</column>
                    <column name="arg_6">arg_6, port</column>
                    <column name="arg_6">arg_6_ap_vld, port</column>
                    <column name="arg_7">arg_7, port</column>
                    <column name="arg_7">arg_7_ap_vld, port</column>
                    <column name="arg_8">arg_8, port</column>
                    <column name="arg_8">arg_8_ap_vld, port</column>
                    <column name="arg_9">arg_9, port</column>
                    <column name="arg_9">arg_9_ap_vld, port</column>
                    <column name="arg_10">arg_10, port</column>
                    <column name="arg_10">arg_10_ap_vld, port</column>
                    <column name="arg_11">arg_11, port</column>
                    <column name="arg_11">arg_11_ap_vld, port</column>
                    <column name="arg_12">arg_12, port</column>
                    <column name="arg_12">arg_12_ap_vld, port</column>
                    <column name="arg_13">arg_13, port</column>
                    <column name="arg_13">arg_13_ap_vld, port</column>
                    <column name="arg_14">arg_14, port</column>
                    <column name="arg_14">arg_14_ap_vld, port</column>
                    <column name="arg_15">arg_15, port</column>
                    <column name="arg_15">arg_15_ap_vld, port</column>
                    <column name="arg_16">arg_16, port</column>
                    <column name="arg_16">arg_16_ap_vld, port</column>
                    <column name="arg_17">arg_17, port</column>
                    <column name="arg_17">arg_17_ap_vld, port</column>
                    <column name="arg_18">arg_18, port</column>
                    <column name="arg_18">arg_18_ap_vld, port</column>
                    <column name="arg_19">arg_19, port</column>
                    <column name="arg_19">arg_19_ap_vld, port</column>
                    <column name="arg_20">arg_20, port</column>
                    <column name="arg_20">arg_20_ap_vld, port</column>
                    <column name="arg_21">arg_21, port</column>
                    <column name="arg_21">arg_21_ap_vld, port</column>
                    <column name="arg_22">arg_22, port</column>
                    <column name="arg_22">arg_22_ap_vld, port</column>
                    <column name="arg_23">arg_23, port</column>
                    <column name="arg_23">arg_23_ap_vld, port</column>
                    <column name="arg_24">arg_24, port</column>
                    <column name="arg_24">arg_24_ap_vld, port</column>
                    <column name="arg_25">arg_25, port</column>
                    <column name="arg_25">arg_25_ap_vld, port</column>
                    <column name="arg_26">arg_26, port</column>
                    <column name="arg_26">arg_26_ap_vld, port</column>
                    <column name="arg_27">arg_27, port</column>
                    <column name="arg_27">arg_27_ap_vld, port</column>
                    <column name="arg_28">arg_28, port</column>
                    <column name="arg_28">arg_28_ap_vld, port</column>
                    <column name="arg_29">arg_29, port</column>
                    <column name="arg_29">arg_29_ap_vld, port</column>
                    <column name="arg_30">arg_30, port</column>
                    <column name="arg_30">arg_30_ap_vld, port</column>
                    <column name="arg_31">arg_31, port</column>
                    <column name="arg_31">arg_31_ap_vld, port</column>
                    <column name="arg_32">arg_32, port</column>
                    <column name="arg_32">arg_32_ap_vld, port</column>
                    <column name="arg_33">arg_33, port</column>
                    <column name="arg_33">arg_33_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="dataflow" location="/home/mlevental/dev_projects/torch-mlir/hls/scripts/vitis_stuff/vitis_stuff.dummy.c:2" status="valid" parentFunction="forward" variable="" isDirective="1" options="disable_start_propagation"/>
        <Pragma type="loop_flatten" location="/home/mlevental/dev_projects/torch-mlir/hls/scripts/vitis_stuff/vitis_stuff.dummy.c:2" status="valid" parentFunction="forward" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="/home/mlevental/dev_projects/torch-mlir/hls/scripts/vitis_stuff/vitis_stuff.dummy.c:2" status="valid" parentFunction="forward" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="/home/mlevental/dev_projects/torch-mlir/hls/scripts/vitis_stuff/vitis_stuff.dummy.c:2" status="invalid" parentFunction="forward" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

