INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
