#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002075fe52350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002075fe19a60 .scope module, "tb" "tb" 3 68;
 .timescale -12 -12;
L_000002075fe55df0 .functor NOT 1, L_000002075feacf60, C4<0>, C4<0>, C4<0>;
L_000002075feb0cb0 .functor XOR 2, L_000002075feac920, L_000002075feadfa0, C4<00>, C4<00>;
L_000002075feb0af0 .functor XOR 2, L_000002075feb0cb0, L_000002075feac240, C4<00>, C4<00>;
v000002075feac4c0_0 .net *"_ivl_10", 1 0, L_000002075feac240;  1 drivers
v000002075feaddc0_0 .net *"_ivl_12", 1 0, L_000002075feb0af0;  1 drivers
v000002075feac6a0_0 .net *"_ivl_2", 1 0, L_000002075fead460;  1 drivers
v000002075feac7e0_0 .net *"_ivl_4", 1 0, L_000002075feac920;  1 drivers
v000002075fead8c0_0 .net *"_ivl_6", 1 0, L_000002075feadfa0;  1 drivers
v000002075feac420_0 .net *"_ivl_8", 1 0, L_000002075feb0cb0;  1 drivers
v000002075feac740_0 .net "a", 0 0, v000002075fea9540_0;  1 drivers
v000002075feac880_0 .net "b", 0 0, v000002075feaa9e0_0;  1 drivers
v000002075fead1e0_0 .net "c", 0 0, v000002075feaa120_0;  1 drivers
v000002075fead960_0 .var "clk", 0 0;
v000002075fead280_0 .net "d", 0 0, v000002075fea9180_0;  1 drivers
v000002075feacba0_0 .net "out_pos_dut", 0 0, L_000002075feb0310;  1 drivers
v000002075fead820_0 .net "out_pos_ref", 0 0, L_000002075feacd80;  1 drivers
v000002075feac380_0 .net "out_sop_dut", 0 0, L_000002075fe40070;  1 drivers
v000002075fead500_0 .net "out_sop_ref", 0 0, L_000002075fe55990;  1 drivers
v000002075feadbe0_0 .var/2u "stats1", 223 0;
v000002075fead3c0_0 .var/2u "strobe", 0 0;
v000002075feada00_0 .net "tb_match", 0 0, L_000002075feacf60;  1 drivers
v000002075fead6e0_0 .net "tb_mismatch", 0 0, L_000002075fe55df0;  1 drivers
v000002075feae040_0 .net "wavedrom_enable", 0 0, v000002075fea9ae0_0;  1 drivers
v000002075feac1a0_0 .net "wavedrom_title", 511 0, v000002075feaa1c0_0;  1 drivers
L_000002075fead460 .concat [ 1 1 0 0], L_000002075feacd80, L_000002075fe55990;
L_000002075feac920 .concat [ 1 1 0 0], L_000002075feacd80, L_000002075fe55990;
L_000002075feadfa0 .concat [ 1 1 0 0], L_000002075feb0310, L_000002075fe40070;
L_000002075feac240 .concat [ 1 1 0 0], L_000002075feacd80, L_000002075fe55990;
L_000002075feacf60 .cmp/eeq 2, L_000002075fead460, L_000002075feb0af0;
S_000002075fddc270 .scope module, "good1" "RefModule" 3 117, 4 2 0, S_000002075fe19a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_000002075fe56480 .functor AND 1, v000002075feaa120_0, v000002075fea9180_0, C4<1>, C4<1>;
L_000002075fe55e60 .functor NOT 1, v000002075fea9540_0, C4<0>, C4<0>, C4<0>;
L_000002075fe564f0 .functor NOT 1, v000002075feaa9e0_0, C4<0>, C4<0>, C4<0>;
L_000002075fe55c30 .functor AND 1, L_000002075fe55e60, L_000002075fe564f0, C4<1>, C4<1>;
L_000002075fe55f40 .functor AND 1, L_000002075fe55c30, v000002075feaa120_0, C4<1>, C4<1>;
L_000002075fe55990 .functor OR 1, L_000002075fe56480, L_000002075fe55f40, C4<0>, C4<0>;
L_000002075fe56410 .functor NOT 1, v000002075feaa9e0_0, C4<0>, C4<0>, C4<0>;
L_000002075fe561e0 .functor OR 1, L_000002075fe56410, v000002075fea9180_0, C4<0>, C4<0>;
L_000002075fe55ed0 .functor AND 1, v000002075feaa120_0, L_000002075fe561e0, C4<1>, C4<1>;
L_000002075fe55ca0 .functor NOT 1, v000002075fea9540_0, C4<0>, C4<0>, C4<0>;
L_000002075fe563a0 .functor OR 1, L_000002075fe55ca0, v000002075feaa9e0_0, C4<0>, C4<0>;
L_000002075fe56020 .functor AND 1, L_000002075fe55ed0, L_000002075fe563a0, C4<1>, C4<1>;
L_000002075fe56560 .functor NOT 1, v000002075feaa9e0_0, C4<0>, C4<0>, C4<0>;
L_000002075fe56250 .functor OR 1, L_000002075fe56560, v000002075fea9180_0, C4<0>, C4<0>;
L_000002075fe565d0 .functor AND 1, v000002075feaa120_0, L_000002075fe56250, C4<1>, C4<1>;
L_000002075fe56100 .functor NOT 1, v000002075fea9540_0, C4<0>, C4<0>, C4<0>;
L_000002075fe56720 .functor OR 1, L_000002075fe56100, v000002075fea9180_0, C4<0>, C4<0>;
L_000002075fe55d10 .functor AND 1, L_000002075fe565d0, L_000002075fe56720, C4<1>, C4<1>;
L_000002075fe55bc0 .functor XNOR 1, L_000002075fe56020, L_000002075fe55d10, C4<0>, C4<0>;
v000002075fe23d10_0 .net *"_ivl_0", 0 0, L_000002075fe56480;  1 drivers
v000002075fe24030_0 .net *"_ivl_12", 0 0, L_000002075fe56410;  1 drivers
v000002075fe24170_0 .net *"_ivl_14", 0 0, L_000002075fe561e0;  1 drivers
v000002075fe22cd0_0 .net *"_ivl_16", 0 0, L_000002075fe55ed0;  1 drivers
v000002075fe22f50_0 .net *"_ivl_18", 0 0, L_000002075fe55ca0;  1 drivers
v000002075fe233b0_0 .net *"_ivl_2", 0 0, L_000002075fe55e60;  1 drivers
v000002075fe24350_0 .net *"_ivl_20", 0 0, L_000002075fe563a0;  1 drivers
v000002075fe23450_0 .net *"_ivl_24", 0 0, L_000002075fe56560;  1 drivers
v000002075fe22af0_0 .net *"_ivl_26", 0 0, L_000002075fe56250;  1 drivers
v000002075fe227d0_0 .net *"_ivl_28", 0 0, L_000002075fe565d0;  1 drivers
v000002075fe24490_0 .net *"_ivl_30", 0 0, L_000002075fe56100;  1 drivers
v000002075fe23590_0 .net *"_ivl_32", 0 0, L_000002075fe56720;  1 drivers
v000002075fe22b90_0 .net *"_ivl_36", 0 0, L_000002075fe55bc0;  1 drivers
L_0000020760220088 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v000002075fe22eb0_0 .net *"_ivl_38", 0 0, L_0000020760220088;  1 drivers
v000002075fe19c90_0 .net *"_ivl_4", 0 0, L_000002075fe564f0;  1 drivers
v000002075fe1a730_0 .net *"_ivl_6", 0 0, L_000002075fe55c30;  1 drivers
v000002075fe1a7d0_0 .net *"_ivl_8", 0 0, L_000002075fe55f40;  1 drivers
v000002075fe1a870_0 .net "a", 0 0, v000002075fea9540_0;  alias, 1 drivers
v000002075fe1a370_0 .net "b", 0 0, v000002075feaa9e0_0;  alias, 1 drivers
v000002075fe19d30_0 .net "c", 0 0, v000002075feaa120_0;  alias, 1 drivers
v000002075fe19dd0_0 .net "d", 0 0, v000002075fea9180_0;  alias, 1 drivers
v000002075fe19f10_0 .net "out_pos", 0 0, L_000002075feacd80;  alias, 1 drivers
v000002075fe1a0f0_0 .net "out_sop", 0 0, L_000002075fe55990;  alias, 1 drivers
v000002075fea9a40_0 .net "pos0", 0 0, L_000002075fe56020;  1 drivers
v000002075feaa8a0_0 .net "pos1", 0 0, L_000002075fe55d10;  1 drivers
L_000002075feacd80 .functor MUXZ 1, L_0000020760220088, L_000002075fe56020, L_000002075fe55bc0, C4<>;
S_000002075fe323f0 .scope module, "stim1" "stimulus_gen" 3 110, 3 6 0, S_000002075fe19a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v000002075fea9540_0 .var "a", 0 0;
v000002075feaa9e0_0 .var "b", 0 0;
v000002075feaa120_0 .var "c", 0 0;
v000002075feaa800_0 .net "clk", 0 0, v000002075fead960_0;  1 drivers
v000002075fea9180_0 .var "d", 0 0;
v000002075fea9fe0_0 .var/2u "fail", 0 0;
v000002075feab020_0 .var/2u "fail1", 0 0;
v000002075feaa3a0_0 .net "tb_match", 0 0, L_000002075feacf60;  alias, 1 drivers
v000002075fea9ae0_0 .var "wavedrom_enable", 0 0;
v000002075feaa1c0_0 .var "wavedrom_title", 511 0;
E_000002075fe4bfb0/0 .event negedge, v000002075feaa800_0;
E_000002075fe4bfb0/1 .event posedge, v000002075feaa800_0;
E_000002075fe4bfb0 .event/or E_000002075fe4bfb0/0, E_000002075fe4bfb0/1;
S_000002075fe32580 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 52, 3 52 0, S_000002075fe323f0;
 .timescale -12 -12;
v000002075fea95e0_0 .var/2s "i", 31 0;
E_000002075fe4b870 .event posedge, v000002075feaa800_0;
S_000002075fe32710 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000002075fe323f0;
 .timescale -12 -12;
v000002075feaa300_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002075fddd670 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000002075fe323f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002075fddd800 .scope module, "top_module1" "TopModule" 3 125, 5 3 0, S_000002075fe19a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_000002075fe55a00 .functor AND 1, v000002075fea9540_0, L_000002075feadb40, C4<1>, C4<1>;
L_000002075fe55d80 .functor AND 1, L_000002075fe55a00, L_000002075feacec0, C4<1>, C4<1>;
L_000002075fe566b0 .functor AND 1, L_000002075fe55d80, L_000002075feadaa0, C4<1>, C4<1>;
L_000002075fe55840 .functor AND 1, L_000002075feadc80, v000002075feaa9e0_0, C4<1>, C4<1>;
L_000002075fe562c0 .functor AND 1, L_000002075fe55840, v000002075feaa120_0, C4<1>, C4<1>;
L_000002075fe56330 .functor AND 1, L_000002075fe562c0, v000002075fea9180_0, C4<1>, C4<1>;
L_000002075fe558b0 .functor OR 1, L_000002075fe566b0, L_000002075fe56330, C4<0>, C4<0>;
L_000002075fe55920 .functor AND 1, v000002075fea9540_0, v000002075feaa9e0_0, C4<1>, C4<1>;
L_000002075fe55ae0 .functor AND 1, L_000002075fe55920, v000002075feaa120_0, C4<1>, C4<1>;
L_000002075fe55b50 .functor AND 1, L_000002075fe55ae0, v000002075fea9180_0, C4<1>, C4<1>;
L_000002075fe40070 .functor OR 1, L_000002075fe558b0, L_000002075fe55b50, C4<0>, C4<0>;
L_000002075fe40150 .functor OR 1, L_000002075feadd20, v000002075feaa9e0_0, C4<0>, C4<0>;
L_000002075fe401c0 .functor OR 1, L_000002075fe40150, v000002075feaa120_0, C4<0>, C4<0>;
L_000002075fe3fb30 .functor OR 1, L_000002075fe401c0, v000002075fea9180_0, C4<0>, C4<0>;
L_000002075fe3f9e0 .functor OR 1, L_000002075feade60, v000002075fea9540_0, C4<0>, C4<0>;
L_000002075fe3f820 .functor OR 1, L_000002075fe3f9e0, v000002075feaa120_0, C4<0>, C4<0>;
L_000002075fe3f740 .functor OR 1, L_000002075fe3f820, v000002075fea9180_0, C4<0>, C4<0>;
L_000002075fe3fcf0 .functor AND 1, L_000002075fe3fb30, L_000002075fe3f740, C4<1>, C4<1>;
L_000002075fe40230 .functor OR 1, L_000002075feadf00, v000002075fea9540_0, C4<0>, C4<0>;
L_000002075fe404d0 .functor OR 1, L_000002075fe40230, v000002075feaa9e0_0, C4<0>, C4<0>;
L_000002075fe402a0 .functor OR 1, L_000002075fe404d0, v000002075fea9180_0, C4<0>, C4<0>;
L_000002075fe405b0 .functor AND 1, L_000002075fe3fcf0, L_000002075fe402a0, C4<1>, C4<1>;
L_000002075fe40620 .functor OR 1, L_000002075feac9c0, v000002075fea9540_0, C4<0>, C4<0>;
L_000002075fe3f7b0 .functor OR 1, L_000002075fe40620, v000002075feaa9e0_0, C4<0>, C4<0>;
L_000002075fe2cb70 .functor OR 1, L_000002075fe3f7b0, v000002075feaa120_0, C4<0>, C4<0>;
L_000002075feb0310 .functor AND 1, L_000002075fe405b0, L_000002075fe2cb70, C4<1>, C4<1>;
v000002075feaa080_0 .net *"_ivl_1", 0 0, L_000002075feadb40;  1 drivers
v000002075feaae40_0 .net *"_ivl_10", 0 0, L_000002075fe566b0;  1 drivers
v000002075feaaa80_0 .net *"_ivl_13", 0 0, L_000002075feadc80;  1 drivers
v000002075feaab20_0 .net *"_ivl_14", 0 0, L_000002075fe55840;  1 drivers
v000002075feaa260_0 .net *"_ivl_16", 0 0, L_000002075fe562c0;  1 drivers
v000002075feaa440_0 .net *"_ivl_18", 0 0, L_000002075fe56330;  1 drivers
v000002075feaa4e0_0 .net *"_ivl_2", 0 0, L_000002075fe55a00;  1 drivers
v000002075feaa580_0 .net *"_ivl_20", 0 0, L_000002075fe558b0;  1 drivers
v000002075feaa940_0 .net *"_ivl_22", 0 0, L_000002075fe55920;  1 drivers
v000002075feaabc0_0 .net *"_ivl_24", 0 0, L_000002075fe55ae0;  1 drivers
v000002075feaac60_0 .net *"_ivl_26", 0 0, L_000002075fe55b50;  1 drivers
v000002075fea94a0_0 .net *"_ivl_31", 0 0, L_000002075feadd20;  1 drivers
v000002075feaa620_0 .net *"_ivl_32", 0 0, L_000002075fe40150;  1 drivers
v000002075fea9400_0 .net *"_ivl_34", 0 0, L_000002075fe401c0;  1 drivers
v000002075fea9220_0 .net *"_ivl_36", 0 0, L_000002075fe3fb30;  1 drivers
v000002075fea97c0_0 .net *"_ivl_39", 0 0, L_000002075feade60;  1 drivers
v000002075fea99a0_0 .net *"_ivl_40", 0 0, L_000002075fe3f9e0;  1 drivers
v000002075feaad00_0 .net *"_ivl_42", 0 0, L_000002075fe3f820;  1 drivers
v000002075fea9680_0 .net *"_ivl_44", 0 0, L_000002075fe3f740;  1 drivers
v000002075fea9720_0 .net *"_ivl_46", 0 0, L_000002075fe3fcf0;  1 drivers
v000002075fea9860_0 .net *"_ivl_49", 0 0, L_000002075feadf00;  1 drivers
v000002075feaa6c0_0 .net *"_ivl_5", 0 0, L_000002075feacec0;  1 drivers
v000002075feaada0_0 .net *"_ivl_50", 0 0, L_000002075fe40230;  1 drivers
v000002075fea9cc0_0 .net *"_ivl_52", 0 0, L_000002075fe404d0;  1 drivers
v000002075fea9d60_0 .net *"_ivl_54", 0 0, L_000002075fe402a0;  1 drivers
v000002075feaa760_0 .net *"_ivl_56", 0 0, L_000002075fe405b0;  1 drivers
v000002075feaaee0_0 .net *"_ivl_59", 0 0, L_000002075feac9c0;  1 drivers
v000002075feaaf80_0 .net *"_ivl_6", 0 0, L_000002075fe55d80;  1 drivers
v000002075fea92c0_0 .net *"_ivl_60", 0 0, L_000002075fe40620;  1 drivers
v000002075fea9360_0 .net *"_ivl_62", 0 0, L_000002075fe3f7b0;  1 drivers
v000002075fea9900_0 .net *"_ivl_64", 0 0, L_000002075fe2cb70;  1 drivers
v000002075fea9b80_0 .net *"_ivl_9", 0 0, L_000002075feadaa0;  1 drivers
v000002075fea9c20_0 .net "a", 0 0, v000002075fea9540_0;  alias, 1 drivers
v000002075fea9e00_0 .net "b", 0 0, v000002075feaa9e0_0;  alias, 1 drivers
v000002075fea9ea0_0 .net "c", 0 0, v000002075feaa120_0;  alias, 1 drivers
v000002075fea9f40_0 .net "d", 0 0, v000002075fea9180_0;  alias, 1 drivers
v000002075feac2e0_0 .net "out_pos", 0 0, L_000002075feb0310;  alias, 1 drivers
v000002075fead780_0 .net "out_sop", 0 0, L_000002075fe40070;  alias, 1 drivers
L_000002075feadb40 .reduce/nor v000002075feaa9e0_0;
L_000002075feacec0 .reduce/nor v000002075feaa120_0;
L_000002075feadaa0 .reduce/nor v000002075fea9180_0;
L_000002075feadc80 .reduce/nor v000002075fea9540_0;
L_000002075feadd20 .reduce/nor v000002075fea9540_0;
L_000002075feade60 .reduce/nor v000002075feaa9e0_0;
L_000002075feadf00 .reduce/nor v000002075feaa120_0;
L_000002075feac9c0 .reduce/nor v000002075fea9180_0;
S_000002075fddd990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 135, 3 135 0, S_000002075fe19a60;
 .timescale -12 -12;
E_000002075fe4ae70 .event edge, v000002075fead3c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002075fead3c0_0;
    %nor/r;
    %assign/vec4 v000002075fead3c0_0, 0;
    %wait E_000002075fe4ae70;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002075fe323f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002075fea9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002075feab020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000002075fe323f0;
T_4 ;
    %wait E_000002075fe4bfb0;
    %load/vec4 v000002075feaa3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002075fea9fe0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002075fe323f0;
T_5 ;
    %wait E_000002075fe4b870;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %wait E_000002075fe4b870;
    %load/vec4 v000002075fea9fe0_0;
    %store/vec4 v000002075feab020_0, 0, 1;
    %fork t_1, S_000002075fe32580;
    %jmp t_0;
    .scope S_000002075fe32580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002075fea95e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002075fea95e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_000002075fe4b870;
    %load/vec4 v000002075fea95e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002075fea95e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002075fea95e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000002075fe323f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002075fe4bfb0;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v000002075fea9180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002075feaa9e0_0, 0;
    %assign/vec4 v000002075fea9540_0, 0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v000002075fea9fe0_0;
    %load/vec4 v000002075feab020_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call/w 3 61 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.4 ;
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002075fe19a60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002075fead960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002075fead3c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000002075fe19a60;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000002075fead960_0;
    %inv;
    %store/vec4 v000002075fead960_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000002075fe19a60;
T_8 ;
    %vpi_call/w 3 102 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 103 "$dumpvars", 32'sb00000000000000000000000000000001, v000002075feaa800_0, v000002075fead6e0_0, v000002075feac740_0, v000002075feac880_0, v000002075fead1e0_0, v000002075fead280_0, v000002075fead500_0, v000002075feac380_0, v000002075fead820_0, v000002075feacba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002075fe19a60;
T_9 ;
    %load/vec4 v000002075feadbe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", &PV<v000002075feadbe0_0, 128, 32>, &PV<v000002075feadbe0_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v000002075feadbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", &PV<v000002075feadbe0_0, 64, 32>, &PV<v000002075feadbe0_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 147 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 149 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002075feadbe0_0, 192, 32>, &PV<v000002075feadbe0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 150 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 151 "$display", "Mismatches: %1d in %1d samples", &PV<v000002075feadbe0_0, 192, 32>, &PV<v000002075feadbe0_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000002075fe19a60;
T_10 ;
    %wait E_000002075fe4bfb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002075feadbe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002075feadbe0_0, 4, 32;
    %load/vec4 v000002075feada00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002075feadbe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002075feadbe0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002075feadbe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002075feadbe0_0, 4, 32;
T_10.0 ;
    %load/vec4 v000002075fead500_0;
    %load/vec4 v000002075fead500_0;
    %load/vec4 v000002075feac380_0;
    %xor;
    %load/vec4 v000002075fead500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000002075feadbe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002075feadbe0_0, 4, 32;
T_10.6 ;
    %load/vec4 v000002075feadbe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002075feadbe0_0, 4, 32;
T_10.4 ;
    %load/vec4 v000002075fead820_0;
    %load/vec4 v000002075fead820_0;
    %load/vec4 v000002075feacba0_0;
    %xor;
    %load/vec4 v000002075fead820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v000002075feadbe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002075feadbe0_0, 4, 32;
T_10.10 ;
    %load/vec4 v000002075feadbe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002075feadbe0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002075fe19a60;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 177 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 178 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob070_ece241_2013_q2_test.sv";
    "dataset_code-complete-iccad2023/Prob070_ece241_2013_q2_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob070_ece241_2013_q2/Prob070_ece241_2013_q2_sample01.sv";
