{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673657148000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673657148001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 16:45:46 2023 " "Processing started: Fri Jan 13 16:45:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673657148001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657148001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657148001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673657148289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673657148289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDEncoder " "Found entity 1: BCDEncoder" {  } { { "BCDEncoder.v" "" { Text "D:/Desktop/Q1/BCDEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673657156893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657156893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.v" "" { Text "D:/Desktop/Q1/Stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673657156894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657156894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider50mhzto100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider50mhzto100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider50MHzTo100Hz " "Found entity 1: ClockDivider50MHzTo100Hz" {  } { { "ClockDivider50MHzTo100Hz.v" "" { Text "D:/Desktop/Q1/ClockDivider50MHzTo100Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673657156895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657156895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatchlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatchlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 StopwatchLogic " "Found entity 1: StopwatchLogic" {  } { { "StopwatchLogic.v" "" { Text "D:/Desktop/Q1/StopwatchLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673657156896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657156896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.v" "" { Text "D:/Desktop/Q1/SevenSegEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673657156897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657156897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtoseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtoseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSEG " "Found entity 1: BCDtoSEG" {  } { { "BCDtoSEG.v" "" { Text "D:/Desktop/Q1/BCDtoSEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673657156898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657156898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stopwatch " "Elaborating entity \"Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673657156935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider50MHzTo100Hz ClockDivider50MHzTo100Hz:U01 " "Elaborating entity \"ClockDivider50MHzTo100Hz\" for hierarchy \"ClockDivider50MHzTo100Hz:U01\"" {  } { { "Stopwatch.v" "U01" { Text "D:/Desktop/Q1/Stopwatch.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673657156942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 ClockDivider50MHzTo100Hz.v(23) " "Verilog HDL assignment warning at ClockDivider50MHzTo100Hz.v(23): truncated value with size 32 to match size of target (21)" {  } { { "ClockDivider50MHzTo100Hz.v" "" { Text "D:/Desktop/Q1/ClockDivider50MHzTo100Hz.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673657156943 "|Stopwatch|ClockDivider50MHzTo100Hz:U01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopwatchLogic StopwatchLogic:U02 " "Elaborating entity \"StopwatchLogic\" for hierarchy \"StopwatchLogic:U02\"" {  } { { "Stopwatch.v" "U02" { Text "D:/Desktop/Q1/Stopwatch.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673657156945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 StopwatchLogic.v(22) " "Verilog HDL assignment warning at StopwatchLogic.v(22): truncated value with size 7 to match size of target (6)" {  } { { "StopwatchLogic.v" "" { Text "D:/Desktop/Q1/StopwatchLogic.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673657156953 "|Stopwatch|StopwatchLogic:U02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder SevenSegEncoder:U03 " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"SevenSegEncoder:U03\"" {  } { { "Stopwatch.v" "U03" { Text "D:/Desktop/Q1/Stopwatch.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673657156988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDEncoder SevenSegEncoder:U03\|BCDEncoder:U10 " "Elaborating entity \"BCDEncoder\" for hierarchy \"SevenSegEncoder:U03\|BCDEncoder:U10\"" {  } { { "SevenSegEncoder.v" "U10" { Text "D:/Desktop/Q1/SevenSegEncoder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673657156990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSEG SevenSegEncoder:U03\|BCDtoSEG:U21 " "Elaborating entity \"BCDtoSEG\" for hierarchy \"SevenSegEncoder:U03\|BCDtoSEG:U21\"" {  } { { "SevenSegEncoder.v" "U21" { Text "D:/Desktop/Q1/SevenSegEncoder.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673657156993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ten_mins_seven_seg\[7\] VCC " "Pin \"ten_mins_seven_seg\[7\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "D:/Desktop/Q1/Stopwatch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673657158032 "|Stopwatch|ten_mins_seven_seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "one_min_seven_seg\[7\] GND " "Pin \"one_min_seven_seg\[7\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "D:/Desktop/Q1/Stopwatch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673657158032 "|Stopwatch|one_min_seven_seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ten_secs_seven_seg\[7\] VCC " "Pin \"ten_secs_seven_seg\[7\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "D:/Desktop/Q1/Stopwatch.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673657158032 "|Stopwatch|ten_secs_seven_seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "one_sec_seven_seg\[7\] GND " "Pin \"one_sec_seven_seg\[7\]\" is stuck at GND" {  } { { "Stopwatch.v" "" { Text "D:/Desktop/Q1/Stopwatch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673657158032 "|Stopwatch|one_sec_seven_seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tenths_seven_seg\[7\] VCC " "Pin \"tenths_seven_seg\[7\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "D:/Desktop/Q1/Stopwatch.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673657158032 "|Stopwatch|tenths_seven_seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundredths_seven_seg\[7\] VCC " "Pin \"hundredths_seven_seg\[7\]\" is stuck at VCC" {  } { { "Stopwatch.v" "" { Text "D:/Desktop/Q1/Stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673657158032 "|Stopwatch|hundredths_seven_seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673657158032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673657158124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673657158867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673657158867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673657158959 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673657158959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673657158959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673657158959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673657158972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 16:45:58 2023 " "Processing ended: Fri Jan 13 16:45:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673657158972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673657158972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673657158972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673657158972 ""}
