// Seed: 936466163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    output tri1 id_6,
    output supply0 id_7
);
  wire id_9;
  assign id_3 = 1;
  id_10(
      .id_0(""), .id_1(1), .id_2(id_2)
  );
  wire id_11;
  wire id_12;
  wire id_13 = id_12;
  module_0(
      id_11, id_11, id_9, id_12, id_11, id_12
  );
endmodule
