

================================================================
== Vitis HLS Report for 'lab3_z2'
================================================================
* Date:           Tue Nov 22 19:16:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab3_z2
* Solution:       ex_sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  8.00 ns|  6.514 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.131 ms|  0.131 ms|  16388|  16388|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    16385|    16385|         4|          2|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inA_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inA_ar"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_ar"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln7 = store i14 0, i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 15 'store' 'store_ln7' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln7 = br void" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 18 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.15ns)   --->   "%icmp_ln7 = icmp_eq  i14 %i_1, i14 8192" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 21 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%add_ln7 = add i14 %i_1, i14 1" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 23 'add' 'add_ln7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %.split, void" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 24 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast = zext i14 %i_1" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 25 'zext' 'i_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inA_ar_addr = getelementptr i16 %inA_ar, i64 0, i64 %i_cast" [./lab3_z2/source/lab3_z2.c:9]   --->   Operation 26 'getelementptr' 'inA_ar_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%temp = load i13 %inA_ar_addr" [./lab3_z2/source/lab3_z2.c:9]   --->   Operation 27 'load' 'temp' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln7 = store i14 %add_ln7, i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 28 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%temp = load i13 %inA_ar_addr" [./lab3_z2/source/lab3_z2.c:9]   --->   Operation 29 'load' 'temp' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i16 %temp" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 30 'zext' 'zext_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_ar_addr = getelementptr i16 %out_ar, i64 0, i64 %zext_ln10" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 31 'getelementptr' 'out_ar_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 32 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%out_ar_load = load i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 33 'load' 'out_ar_load' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 34 [1/1] (2.83ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln10" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 34 'icmp' 'addr_cmp' <Predicate = (!icmp_ln7)> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln10 = store i64 %zext_ln10, i64 %reuse_addr_reg" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 35 'store' 'store_ln10' <Predicate = (!icmp_ln7)> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [./lab3_z2/source/lab3_z2.c:12]   --->   Operation 44 'ret' 'ret_ln12' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 36 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%out_ar_load = load i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 37 'load' 'out_ar_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %out_ar_load" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 38 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.14ns) (out node of the LUT)   --->   "%add_ln10 = add i16 %reuse_select, i16 1" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 39 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./lab3_z2/source/lab3_z2.c:5]   --->   Operation 40 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln10 = store i16 %add_ln10, i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 41 'store' 'store_ln10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln10 = store i16 %add_ln10, i16 %reuse_reg" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 42 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.76ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ./lab3_z2/source/lab3_z2.c:7) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln7', ./lab3_z2/source/lab3_z2.c:7) [20]  (2.14 ns)
	'store' operation ('store_ln7', ./lab3_z2/source/lab3_z2.c:7) of variable 'add_ln7', ./lab3_z2/source/lab3_z2.c:7 on local variable 'i' [38]  (1.61 ns)
	blocking operation 0.0155 ns on control path)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp', ./lab3_z2/source/lab3_z2.c:9) on array 'inA_ar' [26]  (3.26 ns)
	'getelementptr' operation ('out_ar_addr', ./lab3_z2/source/lab3_z2.c:10) [28]  (0 ns)
	'load' operation ('out_ar_load', ./lab3_z2/source/lab3_z2.c:10) on array 'out_ar' [31]  (3.26 ns)

 <State 3>: 5.4ns
The critical path consists of the following:
	'load' operation ('out_ar_load', ./lab3_z2/source/lab3_z2.c:10) on array 'out_ar' [31]  (3.26 ns)
	'select' operation ('reuse_select', ./lab3_z2/source/lab3_z2.c:10) [33]  (0 ns)
	'add' operation ('add_ln10', ./lab3_z2/source/lab3_z2.c:10) [34]  (2.15 ns)

 <State 4>: 3.26ns
The critical path consists of the following:
	'store' operation ('store_ln10', ./lab3_z2/source/lab3_z2.c:10) of variable 'add_ln10', ./lab3_z2/source/lab3_z2.c:10 on array 'out_ar' [35]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
