{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729881843578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729881843579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 15:44:03 2024 " "Processing started: Fri Oct 25 15:44:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729881843579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729881843579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729881843579 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729881844069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK " "Found entity 1: BANK" {  } { { "BANK.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3_8_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode3_8_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE3_8_EN " "Found entity 1: DECODE3_8_EN" {  } { { "DECODE3_8_EN.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DECODE3_8_EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4EN " "Found entity 1: DECODER2_4EN" {  } { { "DECODER2_4EN.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DECODER2_4EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER4_16 " "Found entity 1: DECODER4_16" {  } { { "DECODER4_16.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DECODER4_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem_test " "Found entity 1: mem_test" {  } { { "mem_test.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/mem_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729881844189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729881844189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729881844240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER SHIFTER:inst2 " "Elaborating entity \"SHIFTER\" for hierarchy \"SHIFTER:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 208 1744 2000 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4 SHIFTER:inst2\|DECODER2_4:inst27 " "Elaborating entity \"DECODER2_4\" for hierarchy \"SHIFTER:inst2\|DECODER2_4:inst27\"" {  } { { "SHIFTER.bdf" "inst27" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/SHIFTER.bdf" { { 952 240 336 1080 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit ULA_32bit:inst1 " "Elaborating entity \"ULA_32bit\" for hierarchy \"ULA_32bit:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 208 1464 1616 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit ULA_32bit:inst1\|ULA_8bit:inst " "Elaborating entity \"ULA_8bit\" for hierarchy \"ULA_32bit:inst1\|ULA_8bit:inst\"" {  } { { "ULA_32bit.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/ULA_32bit.bdf" { { 488 848 976 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14 " "Elaborating entity \"ULA_1bit\" for hierarchy \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\"" {  } { { "ULA_8bit.bdf" "inst14" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/ULA_8bit.bdf" { { 168 2472 2592 360 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_1bit ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10 " "Elaborating entity \"FULL_ADDER_1bit\" for hierarchy \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10\"" {  } { { "ULA_1bit.bdf" "inst10" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/ULA_1bit.bdf" { { 400 528 656 512 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK BANK:inst " "Elaborating entity \"BANK\" for hierarchy \"BANK:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 208 824 1104 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR BANK:inst\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"BANK:inst\|MAR:inst\"" {  } { { "BANK.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 112 520 792 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit BANK:inst\|MAR:inst\|REGISTER32bit:inst1 " "Elaborating entity \"REGISTER32bit\" for hierarchy \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\"" {  } { { "MAR.bdf" "inst1" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/MAR.bdf" { { 192 576 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 232 488 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR BANK:inst\|MBR:inst9 " "Elaborating entity \"MBR\" for hierarchy \"BANK:inst\|MBR:inst9\"" {  } { { "BANK.bdf" "inst9" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 624 504 840 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst\"" {  } { { "MBR.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/MBR.bdf" { { -112 136 376 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4_16 BANK:inst\|DECODER4_16:inst10 " "Elaborating entity \"DECODER4_16\" for hierarchy \"BANK:inst\|DECODER4_16:inst10\"" {  } { { "BANK.bdf" "inst10" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 480 80 176 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4EN BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst " "Elaborating entity \"DECODER2_4EN\" for hierarchy \"BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst\"" {  } { { "DECODER4_16.bdf" "inst" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DECODER4_16.bdf" { { 200 592 688 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR BANK:inst\|MDR:inst1 " "Elaborating entity \"MDR\" for hierarchy \"BANK:inst\|MDR:inst1\"" {  } { { "BANK.bdf" "inst1" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 256 512 760 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H BANK:inst\|H:inst8 " "Elaborating entity \"H\" for hierarchy \"BANK:inst\|H:inst8\"" {  } { { "BANK.bdf" "inst8" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 1616 544 784 1744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC BANK:inst\|OPC:inst7 " "Elaborating entity \"OPC\" for hierarchy \"BANK:inst\|OPC:inst7\"" {  } { { "BANK.bdf" "inst7" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 1472 544 776 1600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS BANK:inst\|TOS:inst6 " "Elaborating entity \"TOS\" for hierarchy \"BANK:inst\|TOS:inst6\"" {  } { { "BANK.bdf" "inst6" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 1336 544 776 1464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP BANK:inst\|CPP:inst5 " "Elaborating entity \"CPP\" for hierarchy \"BANK:inst\|CPP:inst5\"" {  } { { "BANK.bdf" "inst5" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 1168 512 824 1328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address BANK:inst\|CPP_initial_address:inst12 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"BANK:inst\|CPP_initial_address:inst12\"" {  } { { "BANK.bdf" "inst12" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 352 40 176 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV BANK:inst\|LV:inst4 " "Elaborating entity \"LV\" for hierarchy \"BANK:inst\|LV:inst4\"" {  } { { "BANK.bdf" "inst4" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 992 512 824 1152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address BANK:inst\|LV_initial_address:inst11 " "Elaborating entity \"LV_initial_address\" for hierarchy \"BANK:inst\|LV_initial_address:inst11\"" {  } { { "BANK.bdf" "inst11" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 240 40 176 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP BANK:inst\|SP:inst3 " "Elaborating entity \"SP\" for hierarchy \"BANK:inst\|SP:inst3\"" {  } { { "BANK.bdf" "inst3" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 816 512 824 976 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC BANK:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"BANK:inst\|PC:inst2\"" {  } { { "BANK.bdf" "inst2" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/BANK.bdf" { { 464 496 848 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729881844537 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\] ADDRESS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"ADDRESS\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\] ADDRESS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"ADDRESS\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\] ADDRESS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"ADDRESS\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\] ADDRESS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"ADDRESS\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\] ADDRESS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"ADDRESS\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\] ADDRESS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"ADDRESS\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\] ADDRESS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"ADDRESS\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\] ADDRESS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"ADDRESS\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\] ADDRESS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"ADDRESS\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\] ADDRESS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"ADDRESS\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\] ADDRESS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"ADDRESS\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\] ADDRESS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"ADDRESS\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\] ADDRESS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"ADDRESS\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\] ADDRESS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"ADDRESS\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\] ADDRESS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"ADDRESS\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\] ADDRESS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"ADDRESS\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\] ADDRESS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"ADDRESS\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\] ADDRESS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"ADDRESS\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\] ADDRESS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"ADDRESS\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\] ADDRESS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"ADDRESS\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\] ADDRESS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"ADDRESS\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\] ADDRESS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"ADDRESS\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\] ADDRESS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"ADDRESS\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\] ADDRESS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"ADDRESS\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\] ADDRESS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"ADDRESS\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\] ADDRESS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"ADDRESS\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\] ADDRESS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"ADDRESS\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\] ADDRESS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"ADDRESS\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\] ADDRESS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"ADDRESS\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\] ADDRESS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"ADDRESS\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\] ADDRESS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"ADDRESS\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\] ADDRESS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"ADDRESS\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] OUT_MBR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"OUT_MBR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] OUT_MBR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"OUT_MBR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] OUT_MBR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"OUT_MBR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] OUT_MBR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"OUT_MBR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] OUT_MBR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"OUT_MBR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] OUT_MBR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"OUT_MBR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] OUT_MBR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"OUT_MBR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] OUT_MBR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"OUT_MBR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\] OUT_MEM\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"OUT_MEM\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\] OUT_MEM\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"OUT_MEM\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\] OUT_MEM\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"OUT_MEM\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\] OUT_MEM\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"OUT_MEM\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\] OUT_MEM\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"OUT_MEM\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\] OUT_MEM\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"OUT_MEM\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\] OUT_MEM\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"OUT_MEM\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\] OUT_MEM\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"OUT_MEM\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\] OUT_MEM\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"OUT_MEM\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\] OUT_MEM\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"OUT_MEM\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\] OUT_MEM\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"OUT_MEM\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\] OUT_MEM\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"OUT_MEM\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\] OUT_MEM\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"OUT_MEM\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\] OUT_MEM\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"OUT_MEM\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\] OUT_MEM\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"OUT_MEM\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\] OUT_MEM\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"OUT_MEM\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\] OUT_MEM\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"OUT_MEM\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\] OUT_MEM\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"OUT_MEM\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\] OUT_MEM\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"OUT_MEM\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\] OUT_MEM\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"OUT_MEM\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\] OUT_MEM\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"OUT_MEM\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\] OUT_MEM\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"OUT_MEM\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\] OUT_MEM\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"OUT_MEM\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\] OUT_MEM\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"OUT_MEM\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\] OUT_MEM\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"OUT_MEM\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\] OUT_MEM\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"OUT_MEM\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\] OUT_MEM\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"OUT_MEM\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\] OUT_MEM\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"OUT_MEM\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\] OUT_MEM\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"OUT_MEM\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\] OUT_MEM\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"OUT_MEM\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\] OUT_MEM\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"OUT_MEM\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\] OUT_MEM\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"OUT_MEM\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\] A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\]\" to the node \"A\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\] A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\]\" to the node \"A\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\] A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\]\" to the node \"A\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\] A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\]\" to the node \"A\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\] A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\]\" to the node \"A\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\] A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\]\" to the node \"A\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\] A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\]\" to the node \"A\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\] A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\]\" to the node \"A\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\] A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\]\" to the node \"A\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\] A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\]\" to the node \"A\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\] A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\]\" to the node \"A\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\] A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\]\" to the node \"A\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\] A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\]\" to the node \"A\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\] A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\]\" to the node \"A\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\] A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\]\" to the node \"A\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\] A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\]\" to the node \"A\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\] A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\]\" to the node \"A\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\] A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\]\" to the node \"A\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\] A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\]\" to the node \"A\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\] A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\]\" to the node \"A\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\] A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\]\" to the node \"A\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\] A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\]\" to the node \"A\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\] A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\]\" to the node \"A\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\] A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\]\" to the node \"A\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\] A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\]\" to the node \"A\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\] A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\]\" to the node \"A\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\] A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\]\" to the node \"A\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\] A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\]\" to the node \"A\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\] A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\]\" to the node \"A\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\] A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\]\" to the node \"A\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\] A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\]\" to the node \"A\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\] A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\]\" to the node \"A\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1729881845330 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1729881845330 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[31\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[31\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[30\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[30\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[29\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[29\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[28\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[28\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[27\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[27\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[26\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[26\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[25\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[25\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[23\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[23\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[22\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[22\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[21\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[21\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[20\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[20\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[19\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[19\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[18\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[18\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[17\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[17\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[15\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[15\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[14\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[14\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[13\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[13\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[12\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[12\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[11\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[11\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[10\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[10\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[9\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[9\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[7\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[7\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[6\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[6\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[5\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[5\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[4\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[4\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[3\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[3\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[2\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[2\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[1\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[1\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[0\] ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[0\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[8\] ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[8\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[16\] ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[16\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[24\] ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[24\]\" to the node \"ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1729881845351 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1729881845351 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729881845363 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729881845363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729881846879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846879 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[6\] " "No output dependent on input pin \"MIR\[6\]\"" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Quartus/MIC-1-main/DATAPATH.bdf" { { 416 600 776 432 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729881846981 "|DATAPATH|MIR[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1729881846981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1084 " "Implemented 1084 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729881846982 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729881846982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729881846982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729881846982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729881847026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 15:44:07 2024 " "Processing ended: Fri Oct 25 15:44:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729881847026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729881847026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729881847026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729881847026 ""}
