#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Sep 18 15:26:46 2015
# Process ID: 14295
# Log file: /home/akcopema/Documents/ECE495/Examples/Unit1/unit1/unit1.runs/synth_1/mybcd_udcount_top.vds
# Journal file: /home/akcopema/Documents/ECE495/Examples/Unit1/unit1/unit1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mybcd_udcount_top.tcl -notrace
Command: synth_design -top mybcd_udcount_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 945.418 ; gain = 140.520 ; free physical = 2427 ; free virtual = 12857
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mybcd_udcount_top' [/home/akcopema/Documents/ECE495/Examples/Unit1/mybcd_udcount_top.vhd:25]
	Parameter COUNT bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'my_genpulse' declared at '/home/akcopema/Documents/ECE495/Examples/Unit1/my_genpulse.vhd:18' bound to instance 'a1' of component 'my_genpulse' [/home/akcopema/Documents/ECE495/Examples/Unit1/mybcd_udcount_top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'my_genpulse' [/home/akcopema/Documents/ECE495/Examples/Unit1/my_genpulse.vhd:25]
	Parameter COUNT bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_genpulse' (1#1) [/home/akcopema/Documents/ECE495/Examples/Unit1/my_genpulse.vhd:25]
INFO: [Synth 8-3491] module 'mybcd_udcount' declared at '/home/akcopema/Documents/ECE495/Examples/Unit1/mybcd_udcount.vhd:17' bound to instance 'a2' of component 'mybcd_udcount' [/home/akcopema/Documents/ECE495/Examples/Unit1/mybcd_udcount_top.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mybcd_udcount' [/home/akcopema/Documents/ECE495/Examples/Unit1/mybcd_udcount.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mybcd_udcount' (2#1) [/home/akcopema/Documents/ECE495/Examples/Unit1/mybcd_udcount.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mybcd_udcount_top' (3#1) [/home/akcopema/Documents/ECE495/Examples/Unit1/mybcd_udcount_top.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 981.707 ; gain = 176.809 ; free physical = 2389 ; free virtual = 12820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 981.707 ; gain = 176.809 ; free physical = 2389 ; free virtual = 12820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/akcopema/Documents/ECE495/Examples/Unit1/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/akcopema/Documents/ECE495/Examples/Unit1/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.051 ; gain = 0.000 ; free physical = 2122 ; free virtual = 12568
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mybcd_udcount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2121 ; free virtual = 12567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT3   |     1|
|5     |LUT5   |     4|
|6     |LUT6   |    32|
|7     |FDCE   |    31|
|8     |IBUF   |     4|
|9     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    85|
|2     |  a1     |my_genpulse   |    68|
|3     |  a2     |mybcd_udcount |     8|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2120 ; free virtual = 12566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.051 ; gain = 60.289 ; free physical = 2120 ; free virtual = 12566
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1294.051 ; gain = 489.152 ; free physical = 2120 ; free virtual = 12566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.059 ; gain = 381.641 ; free physical = 2120 ; free virtual = 12565
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1327.078 ; gain = 0.000 ; free physical = 2119 ; free virtual = 12565
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 15:27:06 2015...
