{
  "design": {
    "design_info": {
      "boundary_crc": "0x354781BA592D4550",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "avr_fpga_1": ""
    },
    "ports": {
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "sw"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "SevenSeg": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "rx": {
        "direction": "I"
      },
      "tx": {
        "direction": "O"
      },
      "sw": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "btn": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "SSSel": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "312.659"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "245.713"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "36.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "36.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "avr_fpga_1": {
        "vlnv": "xilinx.com:module_ref:avr_fpga:1.0",
        "xci_name": "design_1_avr_fpga_1_0",
        "xci_path": "ip\\design_1_avr_fpga_1_0\\design_1_avr_fpga_1_0.xci",
        "inst_hier_path": "avr_fpga_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "avr_fpga",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I_CLK_100": {
            "direction": "I"
          },
          "I_SWITCH": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "I_BUTTONS": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I_RX": {
            "direction": "I"
          },
          "Q_LEDS": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Q_7_SEG_SEL": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Q_7_SEGMENT": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "Q_TX": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "avr_fpga_1_Q_7_SEGMENT": {
        "ports": [
          "avr_fpga_1/Q_7_SEGMENT",
          "SevenSeg"
        ]
      },
      "avr_fpga_1_Q_7_SEG_SEL": {
        "ports": [
          "avr_fpga_1/Q_7_SEG_SEL",
          "SSSel"
        ]
      },
      "avr_fpga_1_Q_LEDS": {
        "ports": [
          "avr_fpga_1/Q_LEDS",
          "led"
        ]
      },
      "avr_fpga_1_Q_TX": {
        "ports": [
          "avr_fpga_1/Q_TX",
          "tx"
        ]
      },
      "btn_1": {
        "ports": [
          "btn",
          "avr_fpga_1/I_BUTTONS"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "avr_fpga_1/I_CLK_100"
        ]
      },
      "rx_1": {
        "ports": [
          "rx",
          "avr_fpga_1/I_RX"
        ]
      },
      "sw_1": {
        "ports": [
          "sw",
          "avr_fpga_1/I_SWITCH"
        ]
      },
      "sysclk_1": {
        "ports": [
          "sysclk",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}