$date
	Sun Jul 19 18:49:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module setbit_tb $end
$var wire 1 ! A $end
$scope module SB1 $end
$var wire 1 ! A $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
$end
#20
