INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/test/test.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/test/test.srcs/sources_1/new/HalfAdderTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdderTestbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/test/test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
