# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 338
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-24.10"
module \gen_test2
  attribute \src "dut.sv:1.18-1.21"
  wire input 1 \clk
  attribute \src "dut.sv:1.23-1.24"
  wire width 8 input 2 \a
  attribute \src "dut.sv:1.26-1.27"
  wire width 8 input 3 \b
  attribute \src "dut.sv:1.29-1.30"
  wire width 9 output 4 \y
  attribute \src "dut.sv:7.9-7.10"
  wire width 32 signed \i
  attribute \src "dut.sv:8.11-8.16"
  attribute \reg 1
  wire width 9 \carry
  wire $auto$expression.cpp:3210:import_bit_select$2
  wire $auto$expression.cpp:3210:import_bit_select$4
  wire $auto$expression.cpp:3210:import_bit_select$6
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$8
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$10
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$12
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$14
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$16
  wire width 64 $auto$expression.cpp:2059:import_operation$18
  wire $auto$expression.cpp:3210:import_bit_select$20
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$22
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$24
  wire width 64 $auto$expression.cpp:2059:import_operation$26
  wire $auto$expression.cpp:3210:import_bit_select$28
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$30
  wire $auto$expression.cpp:3210:import_bit_select$32
  wire $auto$expression.cpp:3210:import_bit_select$34
  wire $auto$expression.cpp:3210:import_bit_select$36
  wire $auto$rtlil.cc:3388:Xor$39
  wire $auto$expression.cpp:3210:import_bit_select$40
  wire $auto$rtlil.cc:3388:Xor$43
  wire $auto$expression.cpp:3210:import_bit_select$44
  wire $auto$expression.cpp:3210:import_bit_select$46
  wire $auto$expression.cpp:3210:import_bit_select$48
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$50
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$52
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$54
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$56
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$58
  wire width 64 $auto$expression.cpp:2059:import_operation$60
  wire $auto$expression.cpp:3210:import_bit_select$62
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$64
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$66
  wire width 64 $auto$expression.cpp:2059:import_operation$68
  wire $auto$expression.cpp:3210:import_bit_select$70
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$72
  wire $auto$expression.cpp:3210:import_bit_select$74
  wire $auto$expression.cpp:3210:import_bit_select$76
  wire $auto$expression.cpp:3210:import_bit_select$78
  wire $auto$rtlil.cc:3388:Xor$81
  wire $auto$expression.cpp:3210:import_bit_select$82
  wire $auto$rtlil.cc:3388:Xor$85
  wire $auto$expression.cpp:3210:import_bit_select$86
  wire $auto$expression.cpp:3210:import_bit_select$88
  wire $auto$expression.cpp:3210:import_bit_select$90
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$92
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$94
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$96
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$98
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$100
  wire width 64 $auto$expression.cpp:2059:import_operation$102
  wire $auto$expression.cpp:3210:import_bit_select$104
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$106
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$108
  wire width 64 $auto$expression.cpp:2059:import_operation$110
  wire $auto$expression.cpp:3210:import_bit_select$112
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$114
  wire $auto$expression.cpp:3210:import_bit_select$116
  wire $auto$expression.cpp:3210:import_bit_select$118
  wire $auto$expression.cpp:3210:import_bit_select$120
  wire $auto$rtlil.cc:3388:Xor$123
  wire $auto$expression.cpp:3210:import_bit_select$124
  wire $auto$rtlil.cc:3388:Xor$127
  wire $auto$expression.cpp:3210:import_bit_select$128
  wire $auto$expression.cpp:3210:import_bit_select$130
  wire $auto$expression.cpp:3210:import_bit_select$132
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$134
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$136
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$138
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$140
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$142
  wire width 64 $auto$expression.cpp:2059:import_operation$144
  wire $auto$expression.cpp:3210:import_bit_select$146
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$148
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$150
  wire width 64 $auto$expression.cpp:2059:import_operation$152
  wire $auto$expression.cpp:3210:import_bit_select$154
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$156
  wire $auto$expression.cpp:3210:import_bit_select$158
  wire $auto$expression.cpp:3210:import_bit_select$160
  wire $auto$expression.cpp:3210:import_bit_select$162
  wire $auto$rtlil.cc:3388:Xor$165
  wire $auto$expression.cpp:3210:import_bit_select$166
  wire $auto$rtlil.cc:3388:Xor$169
  wire $auto$expression.cpp:3210:import_bit_select$170
  wire $auto$expression.cpp:3210:import_bit_select$172
  wire $auto$expression.cpp:3210:import_bit_select$174
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$176
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$178
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$180
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$182
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$184
  wire width 64 $auto$expression.cpp:2059:import_operation$186
  wire $auto$expression.cpp:3210:import_bit_select$188
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$190
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$192
  wire width 64 $auto$expression.cpp:2059:import_operation$194
  wire $auto$expression.cpp:3210:import_bit_select$196
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$198
  wire $auto$expression.cpp:3210:import_bit_select$200
  wire $auto$expression.cpp:3210:import_bit_select$202
  wire $auto$expression.cpp:3210:import_bit_select$204
  wire $auto$rtlil.cc:3388:Xor$207
  wire $auto$expression.cpp:3210:import_bit_select$208
  wire $auto$rtlil.cc:3388:Xor$211
  wire $auto$expression.cpp:3210:import_bit_select$212
  wire $auto$expression.cpp:3210:import_bit_select$214
  wire $auto$expression.cpp:3210:import_bit_select$216
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$218
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$220
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$222
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$224
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$226
  wire width 64 $auto$expression.cpp:2059:import_operation$228
  wire $auto$expression.cpp:3210:import_bit_select$230
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$232
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$234
  wire width 64 $auto$expression.cpp:2059:import_operation$236
  wire $auto$expression.cpp:3210:import_bit_select$238
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$240
  wire $auto$expression.cpp:3210:import_bit_select$242
  wire $auto$expression.cpp:3210:import_bit_select$244
  wire $auto$expression.cpp:3210:import_bit_select$246
  wire $auto$rtlil.cc:3388:Xor$249
  wire $auto$expression.cpp:3210:import_bit_select$250
  wire $auto$rtlil.cc:3388:Xor$253
  wire $auto$expression.cpp:3210:import_bit_select$254
  wire $auto$expression.cpp:3210:import_bit_select$256
  wire $auto$expression.cpp:3210:import_bit_select$258
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$260
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$262
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$264
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$266
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$268
  wire width 64 $auto$expression.cpp:2059:import_operation$270
  wire $auto$expression.cpp:3210:import_bit_select$272
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$274
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$276
  wire width 64 $auto$expression.cpp:2059:import_operation$278
  wire $auto$expression.cpp:3210:import_bit_select$280
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$282
  wire $auto$expression.cpp:3210:import_bit_select$284
  wire $auto$expression.cpp:3210:import_bit_select$286
  wire $auto$expression.cpp:3210:import_bit_select$288
  wire $auto$rtlil.cc:3388:Xor$291
  wire $auto$expression.cpp:3210:import_bit_select$292
  wire $auto$rtlil.cc:3388:Xor$295
  wire $auto$expression.cpp:3210:import_bit_select$296
  wire $auto$expression.cpp:3210:import_bit_select$298
  wire $auto$expression.cpp:3210:import_bit_select$300
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$302
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$304
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$306
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:58:create_eq_cell$308
  attribute \src "dut.sv:14.4-15.20"
  wire $auto$process_helper.cpp:78:create_or_cell$310
  wire width 64 $auto$expression.cpp:2059:import_operation$312
  wire $auto$expression.cpp:3210:import_bit_select$314
  attribute \src "dut.sv:15.5-15.19"
  wire $auto$process.cpp:5293:import_assignment_sync$316
  attribute \src "dut.sv:16.4-17.20"
  wire $auto$process.cpp:6086:import_case_stmt_sync$318
  wire width 64 $auto$expression.cpp:2059:import_operation$320
  wire $auto$expression.cpp:3210:import_bit_select$322
  attribute \src "dut.sv:17.5-17.19"
  wire $auto$process.cpp:5293:import_assignment_sync$324
  wire $auto$expression.cpp:3210:import_bit_select$326
  wire $auto$expression.cpp:3210:import_bit_select$328
  wire $auto$expression.cpp:3210:import_bit_select$330
  wire $auto$rtlil.cc:3388:Xor$333
  wire $auto$expression.cpp:3210:import_bit_select$334
  wire $auto$rtlil.cc:3388:Xor$337
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$2
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$4
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$6
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$2 $auto$expression.cpp:3210:import_bit_select$4 $auto$expression.cpp:3210:import_bit_select$6 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$8
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$11
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$2 $auto$expression.cpp:3210:import_bit_select$4 $auto$expression.cpp:3210:import_bit_select$6 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$10
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$8
    connect \B $auto$process_helper.cpp:58:create_eq_cell$10
    connect \Y $auto$process_helper.cpp:78:create_or_cell$12
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$2 $auto$expression.cpp:3210:import_bit_select$4 $auto$expression.cpp:3210:import_bit_select$6 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$14
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$12
    connect \B $auto$process_helper.cpp:58:create_eq_cell$14
    connect \Y $auto$process_helper.cpp:78:create_or_cell$16
  end
  cell $add $add$dut.sv:15$19
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$18
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$18
    connect \Y $auto$expression.cpp:3210:import_bit_select$20
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$23
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$20
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$16
    connect \Y $auto$process.cpp:5293:import_assignment_sync$22
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$25
    connect \A $auto$process_helper.cpp:78:create_or_cell$16
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$24
  end
  cell $add $add$dut.sv:17$27
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$26
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$29
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$26
    connect \Y $auto$expression.cpp:3210:import_bit_select$28
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$31
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$28
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$24
    connect \Y $auto$process.cpp:5293:import_assignment_sync$30
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$33
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$32
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$35
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$34
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$37
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$36
  end
  cell $xor $xor$dut.sv:19$38
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$34
    connect \B $auto$expression.cpp:3210:import_bit_select$36
    connect \Y $auto$rtlil.cc:3388:Xor$39
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$41
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$40
  end
  cell $xor $xor$dut.sv:19$42
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$39
    connect \B $auto$expression.cpp:3210:import_bit_select$40
    connect \Y $auto$rtlil.cc:3388:Xor$43
  end
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$45
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$44
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$47
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$46
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$49
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$48
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$51
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$44 $auto$expression.cpp:3210:import_bit_select$46 $auto$expression.cpp:3210:import_bit_select$48 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$50
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$53
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$44 $auto$expression.cpp:3210:import_bit_select$46 $auto$expression.cpp:3210:import_bit_select$48 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$52
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$55
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$50
    connect \B $auto$process_helper.cpp:58:create_eq_cell$52
    connect \Y $auto$process_helper.cpp:78:create_or_cell$54
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$57
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$44 $auto$expression.cpp:3210:import_bit_select$46 $auto$expression.cpp:3210:import_bit_select$48 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$56
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$59
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$54
    connect \B $auto$process_helper.cpp:58:create_eq_cell$56
    connect \Y $auto$process_helper.cpp:78:create_or_cell$58
  end
  cell $add $add$dut.sv:15$61
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$60
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$63
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$60
    connect \Y $auto$expression.cpp:3210:import_bit_select$62
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$65
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$62
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$58
    connect \Y $auto$process.cpp:5293:import_assignment_sync$64
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$67
    connect \A $auto$process_helper.cpp:78:create_or_cell$58
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$66
  end
  cell $add $add$dut.sv:17$69
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$68
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$71
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$68
    connect \Y $auto$expression.cpp:3210:import_bit_select$70
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$73
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$70
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$66
    connect \Y $auto$process.cpp:5293:import_assignment_sync$72
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$75
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$74
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$77
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$76
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$79
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$78
  end
  cell $xor $xor$dut.sv:19$80
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$76
    connect \B $auto$expression.cpp:3210:import_bit_select$78
    connect \Y $auto$rtlil.cc:3388:Xor$81
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$83
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$82
  end
  cell $xor $xor$dut.sv:19$84
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$81
    connect \B $auto$expression.cpp:3210:import_bit_select$82
    connect \Y $auto$rtlil.cc:3388:Xor$85
  end
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$87
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$86
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$89
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$88
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$91
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$90
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$93
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$86 $auto$expression.cpp:3210:import_bit_select$88 $auto$expression.cpp:3210:import_bit_select$90 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$92
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$95
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$86 $auto$expression.cpp:3210:import_bit_select$88 $auto$expression.cpp:3210:import_bit_select$90 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$94
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$97
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$92
    connect \B $auto$process_helper.cpp:58:create_eq_cell$94
    connect \Y $auto$process_helper.cpp:78:create_or_cell$96
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$99
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$86 $auto$expression.cpp:3210:import_bit_select$88 $auto$expression.cpp:3210:import_bit_select$90 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$98
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$101
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$96
    connect \B $auto$process_helper.cpp:58:create_eq_cell$98
    connect \Y $auto$process_helper.cpp:78:create_or_cell$100
  end
  cell $add $add$dut.sv:15$103
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$102
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$105
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$102
    connect \Y $auto$expression.cpp:3210:import_bit_select$104
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$107
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$104
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$100
    connect \Y $auto$process.cpp:5293:import_assignment_sync$106
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$109
    connect \A $auto$process_helper.cpp:78:create_or_cell$100
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$108
  end
  cell $add $add$dut.sv:17$111
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$110
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$113
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$110
    connect \Y $auto$expression.cpp:3210:import_bit_select$112
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$115
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$112
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$108
    connect \Y $auto$process.cpp:5293:import_assignment_sync$114
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$117
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$116
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$119
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$118
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$121
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$120
  end
  cell $xor $xor$dut.sv:19$122
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$118
    connect \B $auto$expression.cpp:3210:import_bit_select$120
    connect \Y $auto$rtlil.cc:3388:Xor$123
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$125
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$124
  end
  cell $xor $xor$dut.sv:19$126
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$123
    connect \B $auto$expression.cpp:3210:import_bit_select$124
    connect \Y $auto$rtlil.cc:3388:Xor$127
  end
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$129
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$128
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$131
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$130
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$133
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$132
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$135
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$128 $auto$expression.cpp:3210:import_bit_select$130 $auto$expression.cpp:3210:import_bit_select$132 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$134
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$137
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$128 $auto$expression.cpp:3210:import_bit_select$130 $auto$expression.cpp:3210:import_bit_select$132 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$136
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$139
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$134
    connect \B $auto$process_helper.cpp:58:create_eq_cell$136
    connect \Y $auto$process_helper.cpp:78:create_or_cell$138
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$141
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$128 $auto$expression.cpp:3210:import_bit_select$130 $auto$expression.cpp:3210:import_bit_select$132 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$140
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$143
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$138
    connect \B $auto$process_helper.cpp:58:create_eq_cell$140
    connect \Y $auto$process_helper.cpp:78:create_or_cell$142
  end
  cell $add $add$dut.sv:15$145
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$144
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$147
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$144
    connect \Y $auto$expression.cpp:3210:import_bit_select$146
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$149
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$146
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$142
    connect \Y $auto$process.cpp:5293:import_assignment_sync$148
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$151
    connect \A $auto$process_helper.cpp:78:create_or_cell$142
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$150
  end
  cell $add $add$dut.sv:17$153
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$152
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$155
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$152
    connect \Y $auto$expression.cpp:3210:import_bit_select$154
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$157
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$154
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$150
    connect \Y $auto$process.cpp:5293:import_assignment_sync$156
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$159
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$158
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$161
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$160
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$163
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$162
  end
  cell $xor $xor$dut.sv:19$164
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$160
    connect \B $auto$expression.cpp:3210:import_bit_select$162
    connect \Y $auto$rtlil.cc:3388:Xor$165
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$167
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$166
  end
  cell $xor $xor$dut.sv:19$168
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$165
    connect \B $auto$expression.cpp:3210:import_bit_select$166
    connect \Y $auto$rtlil.cc:3388:Xor$169
  end
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$171
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$170
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$173
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$172
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$175
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$174
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$177
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$170 $auto$expression.cpp:3210:import_bit_select$172 $auto$expression.cpp:3210:import_bit_select$174 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$176
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$179
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$170 $auto$expression.cpp:3210:import_bit_select$172 $auto$expression.cpp:3210:import_bit_select$174 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$178
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$181
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$176
    connect \B $auto$process_helper.cpp:58:create_eq_cell$178
    connect \Y $auto$process_helper.cpp:78:create_or_cell$180
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$183
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$170 $auto$expression.cpp:3210:import_bit_select$172 $auto$expression.cpp:3210:import_bit_select$174 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$182
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$185
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$180
    connect \B $auto$process_helper.cpp:58:create_eq_cell$182
    connect \Y $auto$process_helper.cpp:78:create_or_cell$184
  end
  cell $add $add$dut.sv:15$187
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$186
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$189
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$186
    connect \Y $auto$expression.cpp:3210:import_bit_select$188
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$191
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$188
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$184
    connect \Y $auto$process.cpp:5293:import_assignment_sync$190
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$193
    connect \A $auto$process_helper.cpp:78:create_or_cell$184
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$192
  end
  cell $add $add$dut.sv:17$195
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$194
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$197
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$194
    connect \Y $auto$expression.cpp:3210:import_bit_select$196
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$199
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$196
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$192
    connect \Y $auto$process.cpp:5293:import_assignment_sync$198
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$201
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$200
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$203
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$202
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$205
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$204
  end
  cell $xor $xor$dut.sv:19$206
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$202
    connect \B $auto$expression.cpp:3210:import_bit_select$204
    connect \Y $auto$rtlil.cc:3388:Xor$207
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$209
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$208
  end
  cell $xor $xor$dut.sv:19$210
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$207
    connect \B $auto$expression.cpp:3210:import_bit_select$208
    connect \Y $auto$rtlil.cc:3388:Xor$211
  end
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$213
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$212
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$215
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$214
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$217
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$216
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$219
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$212 $auto$expression.cpp:3210:import_bit_select$214 $auto$expression.cpp:3210:import_bit_select$216 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$218
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$221
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$212 $auto$expression.cpp:3210:import_bit_select$214 $auto$expression.cpp:3210:import_bit_select$216 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$220
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$223
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$218
    connect \B $auto$process_helper.cpp:58:create_eq_cell$220
    connect \Y $auto$process_helper.cpp:78:create_or_cell$222
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$225
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$212 $auto$expression.cpp:3210:import_bit_select$214 $auto$expression.cpp:3210:import_bit_select$216 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$224
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$227
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$222
    connect \B $auto$process_helper.cpp:58:create_eq_cell$224
    connect \Y $auto$process_helper.cpp:78:create_or_cell$226
  end
  cell $add $add$dut.sv:15$229
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$228
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$231
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$228
    connect \Y $auto$expression.cpp:3210:import_bit_select$230
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$233
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$230
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$226
    connect \Y $auto$process.cpp:5293:import_assignment_sync$232
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$235
    connect \A $auto$process_helper.cpp:78:create_or_cell$226
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$234
  end
  cell $add $add$dut.sv:17$237
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$236
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$239
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$236
    connect \Y $auto$expression.cpp:3210:import_bit_select$238
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$241
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$238
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$234
    connect \Y $auto$process.cpp:5293:import_assignment_sync$240
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$243
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$242
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$245
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$244
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$247
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$246
  end
  cell $xor $xor$dut.sv:19$248
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$244
    connect \B $auto$expression.cpp:3210:import_bit_select$246
    connect \Y $auto$rtlil.cc:3388:Xor$249
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$251
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$250
  end
  cell $xor $xor$dut.sv:19$252
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$249
    connect \B $auto$expression.cpp:3210:import_bit_select$250
    connect \Y $auto$rtlil.cc:3388:Xor$253
  end
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$255
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$254
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$257
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$256
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$259
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$258
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$261
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$254 $auto$expression.cpp:3210:import_bit_select$256 $auto$expression.cpp:3210:import_bit_select$258 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$260
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$263
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$254 $auto$expression.cpp:3210:import_bit_select$256 $auto$expression.cpp:3210:import_bit_select$258 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$262
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$265
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$260
    connect \B $auto$process_helper.cpp:58:create_eq_cell$262
    connect \Y $auto$process_helper.cpp:78:create_or_cell$264
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$267
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$254 $auto$expression.cpp:3210:import_bit_select$256 $auto$expression.cpp:3210:import_bit_select$258 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$266
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$269
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$264
    connect \B $auto$process_helper.cpp:58:create_eq_cell$266
    connect \Y $auto$process_helper.cpp:78:create_or_cell$268
  end
  cell $add $add$dut.sv:15$271
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$270
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$273
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$270
    connect \Y $auto$expression.cpp:3210:import_bit_select$272
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$275
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$272
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$268
    connect \Y $auto$process.cpp:5293:import_assignment_sync$274
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$277
    connect \A $auto$process_helper.cpp:78:create_or_cell$268
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$276
  end
  cell $add $add$dut.sv:17$279
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$278
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$281
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$278
    connect \Y $auto$expression.cpp:3210:import_bit_select$280
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$283
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$280
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$276
    connect \Y $auto$process.cpp:5293:import_assignment_sync$282
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$285
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$284
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$287
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$286
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$289
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$288
  end
  cell $xor $xor$dut.sv:19$290
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$286
    connect \B $auto$expression.cpp:3210:import_bit_select$288
    connect \Y $auto$rtlil.cc:3388:Xor$291
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$293
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$292
  end
  cell $xor $xor$dut.sv:19$294
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$291
    connect \B $auto$expression.cpp:3210:import_bit_select$292
    connect \Y $auto$rtlil.cc:3388:Xor$295
  end
  attribute \src "dut.sv:13.13-13.14"
  cell $shiftx $shiftx$dut.sv:13$297
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$296
  end
  attribute \src "dut.sv:13.19-13.20"
  cell $shiftx $shiftx$dut.sv:13$299
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$298
  end
  attribute \src "dut.sv:13.29-13.30"
  cell $shiftx $shiftx$dut.sv:13$301
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$300
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$303
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$296 $auto$expression.cpp:3210:import_bit_select$298 $auto$expression.cpp:3210:import_bit_select$300 }
    connect \B 3'-11
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$302
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$305
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$296 $auto$expression.cpp:3210:import_bit_select$298 $auto$expression.cpp:3210:import_bit_select$300 }
    connect \B 3'1-1
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$304
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$307
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$302
    connect \B $auto$process_helper.cpp:58:create_eq_cell$304
    connect \Y $auto$process_helper.cpp:78:create_or_cell$306
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$309
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$expression.cpp:3210:import_bit_select$296 $auto$expression.cpp:3210:import_bit_select$298 $auto$expression.cpp:3210:import_bit_select$300 }
    connect \B 3'11-
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$308
  end
  attribute \src "dut.sv:14.4-15.20"
  cell $or $auto$process_helper.cpp:81:create_or_cell$311
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:78:create_or_cell$306
    connect \B $auto$process_helper.cpp:58:create_eq_cell$308
    connect \Y $auto$process_helper.cpp:78:create_or_cell$310
  end
  cell $add $add$dut.sv:15$313
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$312
  end
  attribute \src "dut.sv:15.5-15.15"
  cell $shiftx $shiftx$dut.sv:15$315
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$312
    connect \Y $auto$expression.cpp:3210:import_bit_select$314
  end
  attribute \src "dut.sv:15.5-15.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$317
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$314
    connect \B 1'1
    connect \S $auto$process_helper.cpp:78:create_or_cell$310
    connect \Y $auto$process.cpp:5293:import_assignment_sync$316
  end
  attribute \src "dut.sv:16.4-17.20"
  cell $_NOT_ $auto$process.cpp:6088:import_case_stmt_sync$319
    connect \A $auto$process_helper.cpp:78:create_or_cell$310
    connect \Y $auto$process.cpp:6086:import_case_stmt_sync$318
  end
  cell $add $add$dut.sv:17$321
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$320
  end
  attribute \src "dut.sv:17.5-17.15"
  cell $shiftx $shiftx$dut.sv:17$323
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B $auto$expression.cpp:2059:import_operation$320
    connect \Y $auto$expression.cpp:3210:import_bit_select$322
  end
  attribute \src "dut.sv:17.5-17.19"
  cell $mux $auto$process.cpp:5295:import_assignment_sync$325
    parameter \WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$322
    connect \B 1'0
    connect \S $auto$process.cpp:6086:import_case_stmt_sync$318
    connect \Y $auto$process.cpp:5293:import_assignment_sync$324
  end
  attribute \src "dut.sv:19.3-19.7"
  cell $shiftx $shiftx$dut.sv:19$327
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \y
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$326
  end
  attribute \src "dut.sv:19.12-19.13"
  cell $shiftx $shiftx$dut.sv:19$329
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$328
  end
  attribute \src "dut.sv:19.19-19.20"
  cell $shiftx $shiftx$dut.sv:19$331
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \b
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$330
  end
  cell $xor $xor$dut.sv:19$332
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$expression.cpp:3210:import_bit_select$328
    connect \B $auto$expression.cpp:3210:import_bit_select$330
    connect \Y $auto$rtlil.cc:3388:Xor$333
  end
  attribute \src "dut.sv:19.30-19.31"
  cell $shiftx $shiftx$dut.sv:19$335
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \B \i
    connect \Y $auto$expression.cpp:3210:import_bit_select$334
  end
  cell $xor $xor$dut.sv:19$336
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3388:Xor$333
    connect \B $auto$expression.cpp:3210:import_bit_select$334
    connect \Y $auto$rtlil.cc:3388:Xor$337
  end
  attribute \src "dut.sv:10.1-22.4"
  attribute \always_ff 1
  process $proc$dut.sv:10$1
    sync posedge \clk
      update $auto$expression.cpp:3210:import_bit_select$326 $auto$rtlil.cc:3388:Xor$337
      update $auto$expression.cpp:3210:import_bit_select$322 $auto$process.cpp:5293:import_assignment_sync$324
      update $auto$expression.cpp:3210:import_bit_select$314 $auto$process.cpp:5293:import_assignment_sync$316
      update $auto$expression.cpp:3210:import_bit_select$284 $auto$rtlil.cc:3388:Xor$295
      update $auto$expression.cpp:3210:import_bit_select$280 $auto$process.cpp:5293:import_assignment_sync$282
      update $auto$expression.cpp:3210:import_bit_select$272 $auto$process.cpp:5293:import_assignment_sync$274
      update $auto$expression.cpp:3210:import_bit_select$242 $auto$rtlil.cc:3388:Xor$253
      update $auto$expression.cpp:3210:import_bit_select$238 $auto$process.cpp:5293:import_assignment_sync$240
      update $auto$expression.cpp:3210:import_bit_select$230 $auto$process.cpp:5293:import_assignment_sync$232
      update $auto$expression.cpp:3210:import_bit_select$200 $auto$rtlil.cc:3388:Xor$211
      update $auto$expression.cpp:3210:import_bit_select$196 $auto$process.cpp:5293:import_assignment_sync$198
      update $auto$expression.cpp:3210:import_bit_select$188 $auto$process.cpp:5293:import_assignment_sync$190
      update $auto$expression.cpp:3210:import_bit_select$158 $auto$rtlil.cc:3388:Xor$169
      update $auto$expression.cpp:3210:import_bit_select$154 $auto$process.cpp:5293:import_assignment_sync$156
      update $auto$expression.cpp:3210:import_bit_select$146 $auto$process.cpp:5293:import_assignment_sync$148
      update $auto$expression.cpp:3210:import_bit_select$116 $auto$rtlil.cc:3388:Xor$127
      update $auto$expression.cpp:3210:import_bit_select$112 $auto$process.cpp:5293:import_assignment_sync$114
      update $auto$expression.cpp:3210:import_bit_select$104 $auto$process.cpp:5293:import_assignment_sync$106
      update $auto$expression.cpp:3210:import_bit_select$74 $auto$rtlil.cc:3388:Xor$85
      update $auto$expression.cpp:3210:import_bit_select$70 $auto$process.cpp:5293:import_assignment_sync$72
      update $auto$expression.cpp:3210:import_bit_select$62 $auto$process.cpp:5293:import_assignment_sync$64
      update $auto$expression.cpp:3210:import_bit_select$32 $auto$rtlil.cc:3388:Xor$43
      update $auto$expression.cpp:3210:import_bit_select$28 $auto$process.cpp:5293:import_assignment_sync$30
      update $auto$expression.cpp:3210:import_bit_select$20 $auto$process.cpp:5293:import_assignment_sync$22
      update \y [8] \carry [8]
      update \carry [0] 1'0
  end
end
