# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../dds_1.srcs/sources_1/ip/dds_addr_0/dds_addr.v"
verilog xil_defaultlib  "../../../dds_1.srcs/sources_1/ip/dds_addr_0/sim/dds_addr_0.v"
verilog xil_defaultlib  "../../../dds_1.srcs/sources_1/new/dds_main.v"
verilog xil_defaultlib  "../../../dds_1.srcs/sim_1/new/dds_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
