#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 17 17:31:40 2025
# Process ID: 23632
# Current directory: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7124 E:\Experiment Files\CPU_desigin\LAB2\proj_miniRV_minisys\proj_pipeline\proj_pipeline.xpr
# Log file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/vivado.log
# Journal file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 721.777 ; gain = 127.926
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/if_stop.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/if_stop.v}}
file delete -force {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/if_stop.v}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Data_Hazard_Detection.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Data_Hazard_Detection.v}}
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Control_Hazard_Detection.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/new/Control_Hazard_Detection.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpu_clk -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cpu_clk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpu_clk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu_clk' to 'cpu_clk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clk'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clk'...
catch { config_ip_cache -export [get_ips -all cpu_clk] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
launch_runs -jobs 12 cpu_clk_synth_1
[Thu Jul 17 17:47:28 2025] Launched cpu_clk_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/cpu_clk_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v} w ]
add_files -fileset sim_1 {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v}}
update_compile_order -fileset sim_1
set_property top cpuclk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018/Vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e1f68395fb5e4a219a1ab4c942d2609d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cpuclk> not found while processing module instance <u_clk> [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -reset -force -quiet
remove_files  -fileset cpu_clk {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
INFO: [Project 1-386] Moving file 'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci' from fileset 'cpu_clk' to fileset 'sources_1'.
file delete -force {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk}
remove_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
WARNING: [Vivado 12-818] No files matched 'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci'
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpu_clk -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cpu_clk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpu_clk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu_clk' to 'cpu_clk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clk'...
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clk'...
catch { config_ip_cache -export [get_ips -all cpu_clk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_clk, cache-ID = d0c977cecfd793d3; cache size = 0.057 MB.
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci'
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018/Vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e1f68395fb5e4a219a1ab4c942d2609d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cpuclk> not found while processing module instance <u_clk> [E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}] -no_script -reset -force -quiet
remove_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
file delete -force {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk}
remove_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci}}
WARNING: [Vivado 12-818] No files matched 'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpu_clk/cpu_clk.xci'
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpuclk' to 'cpuclk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = d0c977cecfd793d3; cache size = 0.057 MB.
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018/Vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e1f68395fb5e4a219a1ab4c942d2609d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Experiment -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "E:/Experiment" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 17 17:57:49 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1182.441 ; gain = 50.148
run 10 us
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {IROM} CONFIG.memory_type {rom} CONFIG.coefficient_file {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/program.coe}] [get_ips IROM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'IROM' to 'IROM' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/program.coe' provided. It will be converted relative to IP Instance files '../../../../program.coe'
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
launch_runs -jobs 12 IROM_synth_1
[Thu Jul 17 18:00:48 2025] Launched IROM_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {DRAM}] [get_ips DRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DRAM' to 'DRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}]
launch_runs -jobs 12 DRAM_synth_1
[Thu Jul 17 18:02:12 2025] Launched DRAM_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 17 18:02:54 2025] Launched IROM_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
[Thu Jul 17 18:02:54 2025] Launched synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 17 18:09:16 2025] Launched synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
reset_run synth_1
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips cpuclk]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}]
launch_runs -jobs 12 cpuclk_synth_1
[Thu Jul 17 18:09:37 2025] Launched cpuclk_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
[Thu Jul 17 18:09:55 2025] Launched cpuclk_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/cpuclk_synth_1/runme.log
[Thu Jul 17 18:09:55 2025] Launched synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Jul 17 18:11:03 2025] Launched synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Jul 17 18:11:44 2025] Launched impl_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 18:20:50 2025] Launched impl_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/M02612000019A
set_property PROGRAM.FILE {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/CPU.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/CPU.coe' provided. It will be converted relative to IP Instance files '../../../../CPU.coe'
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 12 IROM_synth_1
[Thu Jul 17 18:43:51 2025] Launched IROM_synth_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 17 18:44:08 2025] Launched IROM_synth_1, synth_1...
Run output will be captured here:
IROM_synth_1: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
synth_1: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Thu Jul 17 18:44:08 2025] Launched impl_1...
Run output will be captured here: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2810.559 ; gain = 191.402
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 19:29:56 2025...
