# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: ILK
enums:
  - name: ILK_INTSN_E
    title: ILK Interrupt Source Enumeration
    attributes:
      width: "20"
    description: Enumerates the different ILK-generated interrupts.
    values:
      - name: ILK_GBL_RXF_POP_EMPTY
        value: 0x14000
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_GBL_INT[RXF_POP_EMPTY].

      - name: ILK_GBL_RXF_PUSH_FULL
        value: 0x14001
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_GBL_INT[RXF_PUSH_FULL].

      - name: ILK_GBL_RXF_SBE
        value: 0x14002
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_GBL_INT[RXF_SBE].

      - name: ILK_GBL_RXF_DBE
        value: 0x14003
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_GBL_INT[RXF_DBE].

      - name: ILK_GBL_X2P_SBE
        value: 0x14004
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_GBL_INT[X2P_SBE].

      - name: ILK_GBL_X2P_DBE
        value: 0x14005
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_GBL_INT[X2P_DBE].

      - name: ILK_TX(0..1)_BAD_SEQ
        value: 0x14040 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_TX(0..1)_INT[BAD_SEQ].

      - name: ILK_TX(0..1)_STAT_CNT_OVFL
        value: 0x14041 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_TX(0..1)_INT[STAT_CNT_OVFL].

      - name: ILK_TX(0..1)_TXF_SBE
        value: 0x14042 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_TX(0..1)_INT[TXF_SBE].

      - name: ILK_TX(0..1)_TXF_DBE
        value: 0x14043 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_TX(0..1)_INT[TXF_DBE].

      - name: ILK_TX(0..1)_FWC_SBE
        value: 0x14044 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_TX(0..1)_INT[FWC_SBE].

      - name: ILK_TX(0..1)_FWC_DBE
        value: 0x14045 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILK_TX(0..1)_INT[FWC_DBE].

      - name: ILK_RX(0..1)_LANE_ALIGN_FAIL
        value: 0x14080 + a*0x100
        description: See ILK_RX(0..1)_INT[LANE_ALIGN_FAIL].

      - name: ILK_RX(0..1)_CRC24_ERR
        value: 0x14081 + a*0x100
        description: See ILK_RX(0..1)_INT[CRC24_ERR].

      - name: ILK_RX(0..1)_WORD_SYNC_DONE
        value: 0x14082 + a*0x100
        description: See ILK_RX(0..1)_INT[WORD_SYNC_DONE].

      - name: ILK_RX(0..1)_LANE_ALIGN_DONE
        value: 0x14083 + a*0x100
        description: See ILK_RX(0..1)_INT[LANE_ALIGN_DONE].

      - name: ILK_RX(0..1)_STAT_CNT_OVFL
        value: 0x14084 + a*0x100
        description: See ILK_RX(0..1)_INT[STAT_CNT_OVFL].

      - name: ILK_RX(0..1)_LANE_BAD_WORD
        value: 0x14085 + a*0x100
        description: See ILK_RX(0..1)_INT[LANE_BAD_WORD].

      - name: ILK_RX(0..1)_PKT_DROP_RXF
        value: 0x14086 + a*0x100
        description: See ILK_RX(0..1)_INT[PKT_DROP_RXF].

      - name: ILK_RX(0..1)_PKT_DROP_RID
        value: 0x14087 + a*0x100
        description: See ILK_RX(0..1)_INT[PKT_DROP_RID].

      - name: ILK_RX(0..1)_PKT_DROP_SOP
        value: 0x14088 + a*0x100
        description: See ILK_RX(0..1)_INT[PKT_DROP_SOP].

      - name: ILK_RX(0..1)_FWC_SBE
        value: 0x14089 + a*0x100
        description: See ILK_RX(0..1)_INT[FWC_SBE].

      - name: ILK_RX(0..1)_FWC_DBE
        value: 0x1408A + a*0x100
        description: See ILK_RX(0..1)_INT[FWC_DBE].

      - name: ILK_RX(0..1)_PMAP_SBE
        value: 0x1408B + a*0x100
        description: See ILK_RX(0..1)_INT[PMAP_SBE].

      - name: ILK_RX(0..1)_PMAP_DBE
        value: 0x1408C + a*0x100
        description: See ILK_RX(0..1)_INT[PMAP_DBE].

      - name: ILK_RXLNE(0..15)_SERDES_LOCK_LOSS
        value: 0x140C0 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[SERDES_LOCK_LOSS].

      - name: ILK_RXLNE(0..15)_BDRY_SYNC_LOSS
        value: 0x140C1 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[BDRY_SYNC_LOSS].

      - name: ILK_RXLNE(0..15)_CRC32_ERR
        value: 0x140C2 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[CRC32_ERR].

      - name: ILK_RXLNE(0..15)_UKWN_CNTL_WORD
        value: 0x140C3 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[UKWN_CNTL_WORD].

      - name: ILK_RXLNE(0..15)_SCRM_SYNC_LOSS
        value: 0x140C4 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[SCRM_SYNC_LOSS].

      - name: ILK_RXLNE(0..15)_DSKEW_FIFO_OVFL
        value: 0x140C5 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[DSKEW_FIFO_OVFL].

      - name: ILK_RXLNE(0..15)_STAT_MSG
        value: 0x140C6 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[STAT_MSG].

      - name: ILK_RXLNE(0..15)_STAT_CNT_OVFL
        value: 0x140C7 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].

      - name: ILK_RXLNE(0..15)_BAD_64B67B
        value: 0x140C8 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[BAD_64B67B].

      - name: ILK_RXLNE(0..15)_DISP_ERR
        value: 0x140C9 + a*0x100
        description: See ILK_RX_LNE(0..15)_INT[DISP_ERR].


registers:
  - name: ILK_GBL_CFG
    title: ILK Global Configuration Register
    address: 0x1180014000000
    bus: RSL
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RID_RSTDIS
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: Disable automatic reassembly-ID error recovery. For diagnostic use only.

      - name: RESET
        bits: 2
        access: R/W
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: Reset ILK. For diagnostic use only.

      - name: CCLK_DIS
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: Disable ILK conditional clocking. For diagnostic use only.

      - name: RXF_XLINK
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: |
          Causes external loopback traffic to switch links. Enabling this allow simultaneous use of
          external and internal loopback.


  - name: ILK_GBL_INT
    title: ILK Global Interrupt Register
    address: 0x1180014000008
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: X2P_DBE
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          X2P double-bit error. Throws ILK_INTSN_E::ILK_GBL_X2P_DBE.

      - name: X2P_SBE
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          X2P single-bit error. Throws ILK_INTSN_E::ILK_GBL_X2P_SBE.

      - name: RXF_DBE
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RXF double-bit error. Throws ILK_INTSN_E::ILK_GBL_RXF_DBE.

      - name: RXF_SBE
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RXF single-bit error. Throws ILK_INTSN_E::ILK_GBL_RXF_SBE.

      - name: RXF_PUSH_FULL
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RXF overflow. Throws ILK_INTSN_E::ILK_GBL_RXF_PUSH_FULL.

      - name: RXF_POP_EMPTY
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RXF underflow. Throws ILK_INTSN_E::ILK_GBL_RXF_POP_EMPTY.

      - name: RXF_CTL_PERR
        bits: 2
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RXF_LNK1_PERR
        bits: 1
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RXF_LNK0_PERR
        bits: 0
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.


  - name: ILK_SER_CFG
    title: ILK SerDes Configuration Register
    address: 0x1180014000018
    bus: RSL
    fields:
      - name: --
        bits: 63..57
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_RXPOL_AUTO
        bits: 56
        access: R/W
        reset: 0
        typical: --
        description: SerDes lane receive polarity auto detection mode.

      - name: SER_RXPOL
        bits: 55..40
        access: R/W
        reset: 0x0
        typical: --
        description: |
          SerDes lane receive polarity.
          0 = RX without inversion
          1 = RX with inversion
          SER_RXPOL[0]  = QLM4 lane 0
          SER_RXPOL[1]  = QLM4 lane 1
          SER_RXPOL[2]  = QLM4 lane 2
          SER_RXPOL[3]  = QLM4 lane 3
          SER_RXPOL[4]  = QLM5 lane 0
          SER_RXPOL[5]  = QLM5 lane 1
          SER_RXPOL[6]  = QLM5 lane 2
          SER_RXPOL[7]  = QLM5 lane 3
          SER_RXPOL[8]  = QLM6 lane 0
          SER_RXPOL[9]  = QLM6 lane 1
          SER_RXPOL[10] = QLM6 lane 2
          SER_RXPOL[11] = QLM6 lane 3
          SER_RXPOL[12] = QLM7 lane 0
          SER_RXPOL[13] = QLM7 lane 1
          SER_RXPOL[14] = QLM7 lane 2
          SER_RXPOL[15] = QLM7 lane 3

      - name: SER_TXPOL
        bits: 39..24
        access: R/W
        reset: 0x0
        typical: --
        description: |
          SerDes lane transmit polarity.
          0 = TX without inversion
          1 = TX with inversion
          SER_TXPOL[0]  = QLM4 lane 0
          SER_TXPOL[1]  = QLM4 lane 1
          SER_TXPOL[2]  = QLM4 lane 2
          SER_TXPOL[3]  = QLM4 lane 3
          SER_TXPOL[4]  = QLM5 lane 0
          SER_TXPOL[5]  = QLM5 lane 1
          SER_TXPOL[6]  = QLM5 lane 2
          SER_TXPOL[7]  = QLM5 lane 3
          SER_TXPOL[8]  = QLM6 lane 0
          SER_TXPOL[9]  = QLM6 lane 1
          SER_TXPOL[10] = QLM6 lane 2
          SER_TXPOL[11] = QLM6 lane 3
          SER_TXPOL[12] = QLM7 lane 0
          SER_TXPOL[13] = QLM7 lane 1
          SER_TXPOL[14] = QLM7 lane 2
          SER_TXPOL[15] = QLM7 lane 3

      - name: SER_RESET_N
        bits: 23..8
        access: R/W
        reset: 0x0
        typical: --
        description: SerDes lane reset.

      - name: SER_PWRUP
        bits: 7..4
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_HAUL
        bits: 3..0
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.


  - name: ILK_BIST_SUM
    title: ILK BIST Summary Register
    address: 0x1180014000038
    bus: RSL
    attributes:
      dv_bist_all_fail_test: "0xFFFFF800000FFE79"
    fields:
      - name: RXF_X2P
        bits: 63
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the X2P memory 0 (rxf.x2p_fif_mem).

      - name: RXF_MEM19
        bits: 62
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank3 memory 4 (rxf.rx_fif_bnk3_mem4).

      - name: RXF_MEM18
        bits: 61
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank3 memory 3 (rxf.rx_fif_bnk3_mem3.

      - name: RXF_MEM17
        bits: 60
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank3 memory 2 (rxf.rx_fif_bnk3_mem2).

      - name: RXF_MEM16
        bits: 59
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank3 memory 1 (rxf.rx_fif_bnk3_mem1).

      - name: RXF_MEM15
        bits: 58
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank3 memory 0 (rxf.rx_fif_bnk3_mem0).

      - name: RXF_MEM14
        bits: 57
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank2 memory 4 (rxf.rx_fif_bnk2_mem4).

      - name: RXF_MEM13
        bits: 56
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank2 memory 3 (rxf.rx_fif_bnk2_mem3).

      - name: RXF_MEM12
        bits: 55
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank2 memory 2 (rxf.rx_fif_bnk2_mem2).

      - name: RXF_MEM11
        bits: 54
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank2 memory 1 (rxf.rx_fif_bnk2_mem1).

      - name: RXF_MEM10
        bits: 53
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank2 memory 0 (rxf.rx_fif_bnk2_mem0).

      - name: RXF_MEM9
        bits: 52
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank1 memory 4 (rxf.rx_fif_bnk1_mem4).

      - name: RXF_MEM8
        bits: 51
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank1 memory 3 (rxf.rx_fif_bnk1_mem3).

      - name: RXF_MEM7
        bits: 50
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank1 memory 2 (rxf.rx_fif_bnk1_mem2).

      - name: RXF_MEM6
        bits: 49
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank1 memory 1 (rxf.rx_fif_bnk1_mem1).

      - name: RXF_MEM5
        bits: 48
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank1 memory 0 (rxf.rx_fif_bnk1_mem0).

      - name: RXF_MEM4
        bits: 47
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank0 memory 4 (rxf.rx_fif_bnk0_mem4).

      - name: RXF_MEM3
        bits: 46
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank0 memory 3 (rxf.rx_fif_bnk0_mem3.

      - name: RXF_MEM2
        bits: 45
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank0 memory 2 (rxf.rx_fif_bnk0_mem2).

      - name: RXF_MEM1
        bits: 44
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank0 memory 1 (rxf.rx_fif_bnk0_mem1).

      - name: RXF_MEM0
        bits: 43
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX FIFO bank0 memory 0 (rxf.rx_fif_bnk0_mem0).

      - name: --
        bits: 42..36
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RLE7_DSK1
        bits: 35
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE7_DSK0
        bits: 34
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE6_DSK1
        bits: 33
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE6_DSK0
        bits: 32
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE5_DSK1
        bits: 31
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE5_DSK0
        bits: 30
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE4_DSK1
        bits: 29
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE4_DSK0
        bits: 28
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE3_DSK1
        bits: 27
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE3_DSK0
        bits: 26
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE2_DSK1
        bits: 25
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE2_DSK0
        bits: 24
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE1_DSK1
        bits: 23
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE1_DSK0
        bits: 22
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE0_DSK1
        bits: 21
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLE0_DSK0
        bits: 20
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RLK1_PMAP
        bits: 19
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link1 port-kind map (rlk1.pmap.pmap_mem_fif).

      - name: RLK1_STAT
        bits: 18
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link1 packet count memory (rlk1.csr.pkt_cnt_mem).

      - name: RLK1_FWC
        bits: 17
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link1 calendar table memory (rlk1.fwc.cal_mem).

      - name: RLK1_STAT1
        bits: 16
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link1 byte count memory (rlk1.csr.byte_cnt_mem).

      - name: RLK0_PMAP
        bits: 15
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link0 port-kind map (rlk0.pmap.pmap_mem_fif).

      - name: RLK0_STAT1
        bits: 14
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link0 byte count memory (rlk0.csr.byte_cnt_mem).

      - name: RLK0_FWC
        bits: 13
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link0 calendar table memory (rlk0.fwc.cal_mem).

      - name: RLK0_STAT
        bits: 12
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the RX link0 packet count memory (rlk0.csr.pkt_cnt_mem).

      - name: TLK1_STAT1
        bits: 11
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link1 byte count memory (tlk1.csr.byte_cnt_mem).

      - name: TLK1_FWC
        bits: 10
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link1 calendar table memory (tlk1.fwc.cal_mem).

      - name: TLK1_STAT0
        bits: 9
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link1 packet count memory (tlk1.csr.pkt_cnt_mem).

      - name: TLK1_TXF2
        bits: 8
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: TLK1_TXF1
        bits: 7
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: TLK1_TXF0
        bits: 6
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link1 FIFO memory (tlk1.txf.txf_mem_fif).

      - name: TLK0_STAT1
        bits: 5
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link0 byte count memory (tlk0.csr.byte_cnt_mem).

      - name: TLK0_FWC
        bits: 4
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link0 calendar table memory (tlk0.fwc.cal_mem).

      - name: TLK0_STAT0
        bits: 3
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link0 packet count memory (tlk0.csr.pkt_cnt_mem).

      - name: TLK0_TXF2
        bits: 2
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: TLK0_TXF1
        bits: 1
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: TLK0_TXF0
        bits: 0
        access: RO/H
        reset: --
        typical: 0
        description: BIST result of the TX link0 FIFO memory (tlk0.txf.txf_mem_fif).


  - name: ILK_RID_CFG
    title: ILK Reassembly ID Configuration Register
    address: 0x1180014000050
    bus: RSL
    fields:
      - name: --
        bits: 63..39
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: MAX_CNT
        bits: 38..32
        access: R/W
        reset: 0x40
        typical: --
        description: |
          Maximum number of reassembly IDs (RIDs) allowed for both links. If
          an SOP arrives and the total number of RIDs already allocated to
          both links is at least MAX_CNT, the packet is dropped.
          An SOP allocates a RID; an EOP frees a RID. ILK_RX(0..1)_RID can be used to further
          restrict each link individually.

      - name: --
        bits: 31..7
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: BASE
        bits: 6..0
        access: R/W
        reset: 0x20
        typical: 0x20
        description: |
          The base RID for ILK. There is a shared pool of 96 RIDs for all MACs.
          ILK can allocate any RID in the range of
          BASE -> (BASE+(MAX_CNT-1)).
          BASE and MAX_CNT must be constrained such that:
          1) BASE >= 2.
          2) BASE + MAX_CNT <= 96.
          3) BASE..(BASE+(MAX_CNT-1)) does not overlap with any other MAC programming.
          The reset value for this CSR has been chosen such that all these conditions are satisfied.
          The reset value supports up to a total of 64 outstanding incomplete packets between ILK0
          and ILK1.
          Changes to BASE must only occur when ILK0 and ILK1 are both quiescent (i.e. Both ILK0 and
          ILK1 receive interfaces are down and the RX fifo is empty).


  - name: ILK_GBL_ERR_CFG
    title: ILK Global Error Configuration Register
    address: 0x1180014000058
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RXF_FLIP
        bits: 19..18
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Testing feature. Flip syndrome bits <1:0> on writes to the RXF RAM to test single-bit or
          double-bit errors.

      - name: X2P_FLIP
        bits: 17..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Testing feature. Flip syndrome bits <1:0> on writes to the X2P RAM to test single-bit or
          double-bit errors.

      - name: --
        bits: 15..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RXF_COR_DIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: Disable ECC corrector on RXF.

      - name: X2P_COR_DIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Disable ECC corrector on X2P.


  - name: ILK_RX(0..1)_CHA(0..255)
    title: ILK RX Channel-Port-Kind Registers
    address: 0x1180014002000 + a*0x1000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..6
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PORT_KIND
        bits: 5..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Specify the port kind for the channel.


  - name: ILK_TX(0..1)_CFG0
    title: ILK TX Configuration Registers 0
    address: 0x1180014010000 + a*0x4000
    bus: RSL
    fields:
      - name: EXT_LPBK_FC
        bits: 63
        access: R/W
        reset: 0
        typical: --
        description: Enable RX-TX flow-control external loopback.

      - name: EXT_LPBK
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: |
          Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,
          skip word are inserted/deleted

      - name: INT_LPBK
        bits: 61
        access: R/W
        reset: 0
        typical: --
        description: Enable TX-RX internal loopback.

      - name: TXF_BYP_DIS
        bits: 60
        access: R/W
        reset: 0
        typical: 0
        description: Disable TXF bypass.

      - name: --
        bits: 59..57
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PTRN_MODE
        bits: 56
        access: R/W
        reset: 0
        typical: --
        description: Reserved.

      - name: LNK_STATS_RDCLR
        bits: 55
        access: R/W
        reset: 0
        typical: --
        description: |
          CSR read to ILK_TXx_PKT_CNT or ILK_TXx_BYTE_CNT clears the counter after returning its
          current value.

      - name: LNK_STATS_ENA
        bits: 54
        access: R/W
        reset: 0
        typical: --
        description: Enable link statistics counters.

      - name: MLTUSE_FC_ENA
        bits: 53
        access: R/W
        reset: 0
        typical: --
        description: |
          When set, the multiuse field of control words contains flow-control status. Otherwise, the
          multiuse field contains ILK_TX(0..1)_CFG1[TX_MLTUSE]

      - name: CAL_ENA
        bits: 52
        access: R/W
        reset: 0
        typical: --
        description: |
          Enable TX calendar. When not asserted, the default calendar is used:
          First control word:
          entry 0 = link
          entry 1 = backpressure ID 0
          entry 2 = backpressure ID 1
          ...
          entry 15 = backpressure ID 14
          Second control word:
          entry 16 = link
          entry 17 = backpressure ID 15
          entry 18 = backpressure ID 16
          ...
          This continues until the calendar depth is reached.
          To disable backpressure completely, enable the calendar table and program each calendar
          table entry to transmit XON.

      - name: MFRM_LEN
        bits: 51..39
        access: R/W
        reset: 0x400
        typical: --
        description: |
          The quantity of data sent on each lane including one sync word, scrambler state, diag
          word, zero or more skip words, and the data payload. Must be large than
          ILK_TX(0..1)_CFG1[SKIP_CNT] + 32.
          Supported range:
          ILK_TX(0..1)_CFG1[SKIP_CNT] + 32 < MFRM_LEN <= 4096

      - name: BRST_SHRT
        bits: 38..32
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Minimum interval between burst control words, as a multiple of eight bytes. Supported
          range from eight to 512 bytes (i.e. 0 < BRST_SHRT <= 64).

      - name: LANE_REV
        bits: 31
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane reversal. When enabled, lane striping is performed from most significant lane enabled
          to least significant lane enabled. LANE_ENA must be zero before changing LANE_REV.

      - name: BRST_MAX
        bits: 30..26
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Maximum size of a data burst, as a multiple of 64-byte blocks. Supported range is from 64
          to 1024 bytes
          (i.e. 0 < BRST_MAX <= 16).

      - name: --
        bits: 25
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: CAL_DEPTH
        bits: 24..16
        access: R/W
        reset: 0x48
        typical: --
        description: |
          Number of valid entries in the calendar. CAL_DEPTH[2:0] must be zero. Supported range is
          from 0 to 288.
          If CAL_DEPTH = 0x0, the calendar is completely disabled and all transmit flow control
          status is XOFF.

      - name: LANE_ENA
        bits: 15..0
        access: R/W
        reset: 0x0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Lane enable mask. Link is enabled if any lane is enabled. The same lane should not be
          enabled in multiple
          ILK_TX0/1_CFG0. Each bit of LANE_ENA maps to a TX lane (TLE) and a QLM lane. Note that
          LANE_REV has no effect on this mapping.
          LANE_ENA[0] = TLE0  =  QLM4 lane 0
          LANE_ENA[1] = TLE1  =  QLM4 lane 1
          LANE_ENA[2] = TLE2  =  QLM4 lane 2
          LANE_ENA[3] = TLE3  =  QLM4 lane 3
          LANE_ENA[4] = TLE4  =  QLM5 lane 0
          LANE_ENA[5] = TLE5  =  QLM5 lane 1
          LANE_ENA[6] = TLE6  =  QLM5 lane 2
          LANE_ENA[7] = TLE7  =  QLM5 lane 3
          LANE_ENA[8] = TLE8  =  QLM6 lane 0
          LANE_ENA[9] = TLE9  =  QLM6 lane 1
          LANE_ENA[10] = TLE10  =  QLM6 lane 2
          LANE_ENA[11] = TLE11  =  QLM6 lane 3
          LANE_ENA[12] = TLE12  =  QLM7 lane 0
          LANE_ENA[13] = TLE13  =  QLM7 lane 1
          LANE_ENA[14] = TLE14  =  QLM7 lane 2
          LANE_ENA[15] = TLE15  =  QLM7 lane 3


  - name: ILK_TX(0..1)_CFG1
    title: ILK TX Configuration Registers 1
    address: 0x1180014010008 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..53
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_MIN
        bits: 52..48
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Minimum size of a data burst, as a multiple of 32-byte blocks. 0 disables the scheduling
          enhancement. When non-zero, must satisfy:
          (BRST_SHRT*8) <= (BRST_MIN*32) <= (BRST_MAX*64)/2.

      - name: --
        bits: 47..43
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_LIMIT
        bits: 42..33
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Reduce latency by limiting the amount of data in flight for each SerDes. If 0x0, hardware
          will compute it. Otherwise, SER_LIMIT must be set as follows:
          SER_LIMIT >= 148 + (BAUD / SCLK) * (12 + (NUM_LANES/2))
          For instance, for sclk=1.1GHz,BAUD=10.3125,NUM_LANES=16 :
          SER_LIMIT >= 148 + (10.3125 / 1.1 * (12 + (12/2))
          SER_LIMIT >= 317

      - name: PKT_BUSY
        bits: 32
        access: RO/H
        reset: 0
        typical: --
        description: Packet busy. When set to 1, indicates the TX-link is transmitting data.

      - name: PIPE_CRD_DIS
        bits: 31
        access: R/W
        reset: 0
        typical: --
        description: Disable channel credits. Should be set to 1 when PKO is configured to ignore channel credits.

      - name: PTP_DELAY
        bits: 30..26
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SKIP_CNT
        bits: 25..22
        access: R/W
        reset: 0x1
        typical: --
        description: Number of skip words to insert after the scrambler state.

      - name: PKT_FLUSH
        bits: 21
        access: R/W
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Packet transmit flush. When asserted, the TxFIFO continuously drains; all data is dropped.
          Software should first write PKT_ENA = 0 and wait for PKT_BUSY = 0.

      - name: PKT_ENA
        bits: 20
        access: R/W
        reset: 1
        typical: --
        description: |
          Packet transmit enable. When asserted, the TX-link stops transmitting packets, as per
          RX_LINK_FC_PKT.

      - name: LA_MODE
        bits: 19
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: TX_LINK_FC
        bits: 18
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link flow-control status transmitted by the TX-link. XON (=1) when RX_FIFO_CNT <=
          RX_FIFO_HWM and lane alignment is done

      - name: RX_LINK_FC
        bits: 17
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link flow-control status received in burst/idle control words. When RX_LINK_FC_IGN = 0,
          XOFF (=0) causes TX-link to stop transmitting on all channels.

      - name: --
        bits: 16..12
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_LINK_FC_JAM
        bits: 11
        access: R/W
        reset: 0
        typical: --
        description: |
          All flow-control transmitted in burst/idle control words are XOFF whenever TX_LINK_FC = 0
          (XOFF). Assert this field to allow link XOFF to automatically XOFF all channels.

      - name: RX_LINK_FC_PKT
        bits: 10
        access: R/W
        reset: 0
        typical: --
        description: |
          Link flow-control received in burst/idle control words causes TX-link to stop transmitting
          at the end of a packet instead of
          the end of a burst.

      - name: RX_LINK_FC_IGN
        bits: 9
        access: R/W
        reset: 0
        typical: --
        description: Ignore the link flow-control status received in burst/idle control words

      - name: RMATCH
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Enable rate matching circuitry.

      - name: TX_MLTUSE
        bits: 7..0
        access: R/W
        reset: 0x0
        typical: --
        description: Multiuse bits are used when ILK_TX(0..1)_CFG0[MLTUSE_FC_ENA] = 0.


  - name: ILK_TX(0..1)_RMATCH
    title: ILK TX RMATCH Registers
    address: 0x1180014010040 + a*0x4000
    bus: RSL
    attributes:
      dv_fc_scratch: "ALL"
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: GRNLRTY
        bits: 49..48
        access: RO
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_LIMIT
        bits: 47..32
        access: R/W
        reset: 0x400
        typical: --
        description: Reserved.

      - name: TIME_LIMIT
        bits: 31..16
        access: R/W
        reset: 0x100
        typical: --
        description: Reserved.

      - name: RATE_LIMIT
        bits: 15..0
        access: R/W
        reset: 0x400
        typical: --
        description: Reserved.


  - name: ILK_TX(0..1)_DBG
    title: ILK TX Debug Registers
    address: 0x1180014010070 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BAD_CRC24
        bits: 2
        access: R/W/H
        reset: 0
        typical: --
        description: Send a control word with bad CRC24. Hardware clears this field once the injection is performed.

      - name: TX_BAD_CTLW2
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: Send a control word without the control bit set.

      - name: TX_BAD_CTLW1
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Send a data word with the control bit set.


  - name: ILK_TX(0..1)_INT
    title: LK TX Interrupt Registers
    address: 0x1180014010078 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: FWC_DBE
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Flow control calendar table double-bit error. Throws ILK_INTSN_E::ILK_TX(0..1)_FWC_DBE.

      - name: FWC_SBE
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Flow control calendar table single-bit error. Throws ILK_INTSN_E::ILK_TX(0..1)_FWC_SBE.

      - name: TXF_DBE
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          TX FIFO double-bit error. Throws ILK_INTSN_E::ILK_TX(0..1)_TXF_DBE.

      - name: TXF_SBE
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          TX FIFO single-bit error. Throws ILK_INTSN_E::ILK_TX(0..1)_TXF_SBE.

      - name: STAT_CNT_OVFL
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Statistics counter overflow. Throws ILK_INTSN_E::ILK_TX(0..1)_STAT_CNT_OVFL.

      - name: BAD_PIPE
        bits: 2
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: BAD_SEQ
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Received sequence is not SOP followed by 0 or more data cycles followed by EOP. Throws
          ILK_INTSN_E::ILK_TX(0..1)_BAD_SEQ.

      - name: TXF_ERR
        bits: 0
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.


  - name: ILK_TX(0..1)_ERR_CFG
    title: ILK TX Error Configuration Registers
    address: 0x11800140100B0 + a*0x4000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: FWC_FLIP
        bits: 19..18
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Testing feature. Flip syndrome bits <1:0> on writes to the FWC RAM to test single-bit or
          double-bit errors.

      - name: TXF_FLIP
        bits: 17..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Testing feature. Flip syndrome bits <1:0> on writes to the TXF RAM to test single-bit or
          double-bit errors.

      - name: --
        bits: 15..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FWC_COR_DIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: Disable ECC corrector on FWC.

      - name: TXF_COR_DIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Disable ECC corrector on TXF.


  - name: ILK_TX(0..1)_CHA_XON(0..3)
    title: ILK TX Channel XON Registers
    address: 0x1180014010400 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: STATUS
        bits: 63..0
        access: RO/H
        reset: all-ones
        typical: --
        description: |
          PKI flow control status for backpressure ID 255-0, where a 0 indicates the presence of
          backpressure (i.e. XOFF) and 1 indicates the absence of backpressure (i.e. XON).
          ILK_TX(0..1)_CHA_XON[0]--Channels 63-0
          ILK_TX(0..1)_CHA_XON[1]--Channels 127-64
          ILK_TX(0..1)_CHA_XON[2]--Channels 191-128
          ILK_TX(0..1)_CHA_XON[3]--Channels 255-192


  - name: ILK_TX(0..1)_CAL_ENTRY(0..287)
    title: ILK TX Calendar Entry Registers
    address: 0x1180014011000 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..34
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CTL
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Select source of XON/XOFF for entry (IDX * 8) + 0
          0 = PKI backpressure channel
          1 = Link
          2 = XOFF
          3 = XON
          This field applies to one of bits <55>, <47>, or <31> in the Interlaken control word.

      - name: --
        bits: 31..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CHANNEL
        bits: 7..0
        access: R/W
        reset: 0x0
        typical: --
        description: PKI channel for the calendar table entry. Unused if CTL != 0.


  - name: ILK_TX(0..1)_PKT_CNT(0..255)
    title: ILK TX Packet Count Registers
    address: 0x1180014012000 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..34
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_PKT
        bits: 33..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of packets transmitted per channel. Wraps on overflow. On overflow, sets
          ILK_TX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_TX(0..1)_BYTE_CNT(0..255)
    title: ILK TX Byte Count Registers
    address: 0x1180014013000 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..40
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BYTES
        bits: 39..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of bytes transmitted per channel. Wraps on overflow. On overflow, sets
          ILK_TX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_CFG0
    title: ILK RX Configuration Registers 0
    address: 0x1180014020000 + a*0x4000
    bus: RSL
    fields:
      - name: EXT_LPBK_FC
        bits: 63
        access: R/W
        reset: 0
        typical: --
        description: Enable RX-TX flow-control external loopback.

      - name: EXT_LPBK
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: |
          Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,
          skip word are inserted/deleted.

      - name: --
        bits: 61..60
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LNK_STATS_WRAP
        bits: 59
        access: R/W
        reset: 0
        typical: --
        description: |
          Upon overflow, a statistics counter should wrap instead of
          saturating.

      - name: BCW_PUSH
        bits: 58
        access: RAZ
        reset: 0
        typical: 0
        description: Reserved.

      - name: MPROTO_IGN
        bits: 57
        access: RAZ
        reset: 0
        typical: 0
        description: Reserved.

      - name: PTRN_MODE
        bits: 56
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: LNK_STATS_RDCLR
        bits: 55
        access: R/W
        reset: 0
        typical: --
        description: |
          Enable that a CSR read operation to ILK_RX(0..1)_STAT* clears the counter after returning
          its current value.

      - name: LNK_STATS_ENA
        bits: 54
        access: R/W
        reset: 0
        typical: --
        description: Enable link-statistics counters.

      - name: MLTUSE_FC_ENA
        bits: 53
        access: R/W
        reset: 0
        typical: --
        description: Use multiuse field for calendar.

      - name: CAL_ENA
        bits: 52
        access: R/W
        reset: 0
        typical: --
        description: Enable the RX calendar. When the calendar table is disabled, all port-pipes receive XON.

      - name: MFRM_LEN
        bits: 51..39
        access: R/W
        reset: 0x400
        typical: --
        description: |
          The quantity of data sent on each lane including one sync word, scrambler state,
          diagnostic word, zero or more skip words, and the data payload. Must be large than
          ILK_RX(0..1)_CFG1[SKIP_CNT] + 32.
          Supported range:
          ILK_RX(0..1)_CFG1[SKIP_CNT] + 32 < MFRM_LEN <= 4096

      - name: BRST_SHRT
        bits: 38..32
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Minimum interval between burst control words, as a multiple of eight bytes. Supported
          range from 8 to 512 bytes (i.e. 4 <= BRST_SHRT <= 64).
          This field affects the ILK_RX(0..1)_STAT4[BRST_SHRT_ERR_CNT] counter. It does not affect
          correct operation of the link.

      - name: LANE_REV
        bits: 31
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane reversal. When enabled, lane destriping is performed from most-significant lane
          enabled to least-significant lane enabled. LANE_ENA must be 0 before changing LANE_REV.

      - name: BRST_MAX
        bits: 30..26
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Maximum size of a data burst, as a multiple of 64-byte blocks. Supported range is from 64
          to 1024 bytes
          (i.e. 0 < BRST_MAX <= 16).
          This field affects the ILK_RX(0..1)_STAT2[BRST_NOT_FULL_CNT] and
          ILK_RX(0..1)_STAT3[BRST_MAX_ERR_CNT] counters. It does not affect correct operation of the
          link.

      - name: --
        bits: 25
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: CAL_DEPTH
        bits: 24..16
        access: R/W
        reset: 0x90
        typical: --
        description: Indicates the number of valid entries in the calendar.   Supported range from 1 to 288.

      - name: LANE_ENA
        bits: 15..0
        access: R/W
        reset: 0x0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Lane-enable mask. The link is enabled if any lane is enabled. The same lane should not be
          enabled in multiple ILK_RXn_CFG0. Each bit of LANE_ENA maps to an RX lane (RLE) and a QLM
          lane. Note that LANE_REV has no effect on this mapping.
          LANE_ENA[0] = RLE0 =  QLM4 lane 0
          LANE_ENA[1] = RLE1 =  QLM4 lane 1
          LANE_ENA[2] = RLE2 =  QLM4 lane 2
          LANE_ENA[3] = RLE3 =  QLM4 lane 3
          LANE_ENA[4] = RLE4 =  QLM5 lane 0
          LANE_ENA[5] = RLE5 =  QLM5 lane 1
          LANE_ENA[6] = RLE6 =  QLM5 lane 2
          LANE_ENA[7] = RLE7 =  QLM5 lane 3
          LANE_ENA[8] = RLE8 =  QLM6 lane 0
          LANE_ENA[9] = RLE9 =  QLM6 lane 1
          LANE_ENA[10] = RLE10 =  QLM6 lane 2
          LANE_ENA[11] = RLE11 =  QLM6 lane 3
          LANE_ENA[12] = RLE12 =  QLM7 lane 0
          LANE_ENA[13] = RLE13 =  QLM7 lane 1
          LANE_ENA[14] = RLE14 =  QLM7 lane 2
          LANE_ENA[15] = RLE15 =  QLM7 lane 3


  - name: ILK_RX(0..1)_CFG1
    title: ILK RX Configuration Registers 1
    address: 0x1180014020008 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..62
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_FIFO_CNT
        bits: 61..50
        access: RO/H
        reset: 0x0
        typical: --
        description: Number of 64-bit words currently consumed by this link in the RX FIFO.

      - name: --
        bits: 49
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RX_FIFO_HWM
        bits: 48..36
        access: R/W
        reset: 0x400
        typical: --
        description: |
          Number of 64-bit words consumed by this link before switch transmitted link flow-control
          status from XON to XOFF. LSB must be zero. A typical single-link configuration should set
          this to 2048. A typical multi-link configuration should set this to NL*128 where NL is the
          number of lanes enabled for a given link.
          XON = RX_FIFO_CNT < RX_FIFO_HWM
          XOFF = RX_FIFO_CNT >= RX_FIFO_HWM.

      - name: --
        bits: 35
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RX_FIFO_MAX
        bits: 34..22
        access: R/W
        reset: 0x800
        typical: --
        description: |
          Specifies the maximum number of 64-bit words consumed by this link in the RX FIFO. The sum
          of all links should be equal to 4096 (32KB). LSB must be zero. Typically set to
          RX_FIFO_HWM * 2.

      - name: PKT_FLUSH
        bits: 21
        access: WO
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Packet receive flush. Setting this bit causes all open packets to be error-out, just as
          though the link went down.

      - name: PKT_ENA
        bits: 20
        access: R/W
        reset: 0
        typical: --
        description: Packet receive enable. When set to 0, any received SOP causes the entire packet to be dropped.

      - name: LA_MODE
        bits: 19
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: TX_LINK_FC
        bits: 18
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link flow-control status transmitted by the TX-link XON (=1) when RX_FIFO_CNT <=
          RX_FIFO_HWM and lane alignment is done.

      - name: RX_LINK_FC
        bits: 17
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link flow-control status received in burst/idle control words. XOFF (=0) causes TX-link to
          stop transmitting on all channels.

      - name: RX_ALIGN_ENA
        bits: 16
        access: R/W/H
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Enable the lane alignment. This should only be done after all enabled lanes have achieved
          word boundary lock and scrambler synchronization. Note that hardware clears this when any
          participating lane loses either word boundary lock or scrambler synchronization.

      - name: RX_BDRY_LOCK_ENA
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Enable word-boundary lock. While disabled, received data is tossed. Once enabled, received
          data is searched for legal two-bit patterns. Automatically cleared for disabled lanes.


  - name: ILK_RX(0..1)_INT
    title: ILK RX Interrupt Registers
    address: 0x1180014020010 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..13
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: PMAP_DBE
        bits: 12
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Port-kind map double-bit error. Throws ILK_INTSN_E::ILK_RX(0..1)_PMAP_DBE.

      - name: PMAP_SBE
        bits: 11
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Port-kind map single-bit error. Throws ILK_INTSN_E::ILK_RX(0..1)_PMAP_SBE.

      - name: FWC_DBE
        bits: 10
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Flow control calendar table double-bit error. Throws ILK_INTSN_E::ILK_RX(0..1)_FWC_DBE.

      - name: FWC_SBE
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Flow control calendar table single-bit error. Throws ILK_INTSN_E::ILK_RX(0..1)_FWC_SBE.

      - name: PKT_DROP_SOP
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Entire packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX, lack of reassembly IDs or because
          ILK_RX(0..1)_CFG1[PKT_ENA]=0. Throws ILK_INTSN_E::ILK_RX(0..1)_PKT_DROP_SOP.

      - name: PKT_DROP_RID
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Entire packet dropped due to the lack of reassembly IDs or because
          ILK_RX(0..1)_CFG1[PKT_ENA]=0. Throws ILK_INTSN_E::ILK_RX(0..1)_PKT_DROP_RID.

      - name: PKT_DROP_RXF
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Some/all of a packet dropped due to RX_FIFO_CNT == RX_FIFO_MAX. Throws
          ILK_INTSN_E::ILK_RX(0..1)_PKT_DROP_RXF.

      - name: LANE_BAD_WORD
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          A lane encountered either a bad 64B/67B codeword or an unknown control word type. Throws
          ILK_INTSN_E::ILK_RX(0..1)_LANE_BAD_WORD.

      - name: STAT_CNT_OVFL
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Statistics counter overflow. Throws ILK_INTSN_E::ILK_RX(0..1)_STAT_CNT_OVFL.

      - name: LANE_ALIGN_DONE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Lane alignment successful. Throws ILK_INTSN_E::ILK_RX(0..1)_LANE_ALIGN_DONE.

      - name: WORD_SYNC_DONE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          All enabled lanes have achieved word boundary lock and scrambler synchronization. Lane
          alignment may now be enabled. Throws ILK_INTSN_E::ILK_RX(0..1)_WORD_SYNC_DONE.

      - name: CRC24_ERR
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Burst CRC24 error. All open packets receive an error. Throws
          ILK_INTSN_E::ILK_RX(0..1)_CRC24_ERR.

      - name: LANE_ALIGN_FAIL
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Lane Alignment fails (4 tries). Hardware repeats lane alignment until is succeeds or until
          ILK_RX(0..1)_CFG1[RX_ALIGN_ENA] is cleared. Throws
          ILK_INTSN_E::ILK_RX(0..1)_LANE_ALIGN_FAIL.


  - name: ILK_RX(0..1)_STAT0
    title: ILK RX Status Registers 0
    address: 0x1180014020020 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..35
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC24_MATCH_CNT
        bits: 34..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of CRC24 matches received. Wraps on overflow if
          ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets
          ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT1
    title: ILK RX Status Registers 1
    address: 0x1180014020028 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC24_ERR_CNT
        bits: 19..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts with a detected CRC error. Wraps on overflow if
          ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets
          ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT2
    title: ILK RX Status Registers 2
    address: 0x1180014020030 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_NOT_FULL_CNT
        bits: 49..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts received that terminated without an EOP and contained fewer
          than BurstMax words. Wraps on overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise,
          saturates. On overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].

      - name: --
        bits: 31..30
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_CNT
        bits: 29..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts correctly received. (i.e. good CRC24, not in violation of
          BurstMax or BurstShort). Wraps on overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1.
          Otherwise, saturates. On overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT3
    title: ILK RX Status Registers 3
    address: 0x1180014020038 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_MAX_ERR_CNT
        bits: 17..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts received longer than the BurstMax parameter. Wraps on
          overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On
          overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT4
    title: ILK RX Status Registers 4
    address: 0x1180014020040 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_SHRT_ERR_CNT
        bits: 17..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts received that violate the BurstShort parameter. Wraps on
          overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On
          overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT5
    title: ILK RX Status Registers 5
    address: 0x1180014020048 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..25
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: ALIGN_CNT
        bits: 24..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of alignment sequences received (i.e. those that do not violate the
          current alignment). Wraps on overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise,
          saturates. On overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT6
    title: ILK RX Status Registers 6
    address: 0x1180014020050 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: ALIGN_ERR_CNT
        bits: 17..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of alignment sequences received in error (i.e. those that violate the
          current alignment). Wraps on overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise,
          saturates. On overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT7
    title: ILK RX Status Registers 7
    address: 0x1180014020058 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BAD_64B67B_CNT
        bits: 17..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bad 64B/67B code words.Wraps on overflow if
          ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets
          ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT8
    title: ILK RX Status Registers 8
    address: 0x1180014020060 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..32
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: PKT_DROP_RID_CNT
        bits: 31..16
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of packets dropped due to the lack of reassembly IDs or because
          ILK_RX(0..1)_CFG1[PKT_ENA] = 0. Wraps on overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1.
          Otherwise, saturates. On overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].

      - name: PKT_DROP_RXF_CNT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of packets dropped due to RX_FIFO_CNT >= RX_FIFO_MAX. Wraps on
          overflow if ILK_RX(0..1)_CFG0[LNK_STATS_WRAP]=1.Otherwise, saturates. On
          overflow/saturate, sets ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_STAT9
    title: ILK RX Status Registers 9
    address: 0x1180014020068 + a*0x4000
    bus: RSL
    description: This register is reserved.
    fields:
      - name: --
        bits: 63..0
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.


  - name: ILK_RX(0..1)_JABBER
    title: ILK RX Jabber Check Registers
    address: 0x11800140200B8 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CNT
        bits: 15..0
        access: R/W
        reset: 0x2800
        typical: --
        description: |
          Byte count for jabber check. Failing packets are truncated to CNT bytes.
          Hardware tracks the size of up to two concurrent packets per link. If using segment mode
          with more than two channels, some large packets might not be flagged or truncated.
          CNT must be 8-byte aligned such that CNT[2:0] = 0x0.


  - name: ILK_RX(0..1)_RID
    title: ILK RX Reassembly ID Registers
    address: 0x11800140200C0 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..7
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: MAX_CNT
        bits: 6..0
        access: R/W
        reset: 0x40
        typical: --
        description: |
          Maximum number of reassembly IDs allowed for a given link. If an SOP arrives and the link
          has already allocated at least MAX_CNT reassembly IDs, the packet is dropped.
          An SOP allocates a reassembly ID; an EOP frees a reassembly ID.


  - name: ILK_RX(0..1)_ERR_CFG
    title: ILK RX Flow Control Calendar Error Registers
    address: 0x11800140200E0 + a*0x4000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..20
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: FWC_FLIP
        bits: 19..18
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Testing feature. Flip syndrome bits <1:0> on writes to the FWC RAM to test single-bit or
          double-bit errors.

      - name: PMAP_FLIP
        bits: 17..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Testing feature. Flip syndrome bits <1:0> on writes to the PMAP RAM to test single-bit or
          double-bit errors.

      - name: --
        bits: 15..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: FWC_COR_DIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: Disable ECC corrector on FWC.

      - name: PMAP_COR_DIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Disable ECC corrector on PMAP.


  - name: ILK_RX(0..1)_CHA_XON(0..3)
    title: ILK RX Channel XON Registers
    address: 0x1180014020400 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: XON
        bits: 63..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Flow control status for channels 0-255, where a 0 indicates the presence of backpressure
          (i.e. XOFF) and 1 indicates the absence of backpressure (i.e. XON).
          ILK_RX(0..1)_CHA_XON[0]--Channels 63-0
          ILK_RX(0..1)_CHA_XON[1]--Channels 127-64
          ILK_RX(0..1)_CHA_XON[2]--Channels 191-128
          ILK_RX(0..1)_CHA_XON[3]--Channels 255-192


  - name: ILK_RX(0..1)_CAL_ENTRY(0..287)
    title: ILK RX Calendar Entry Registers
    address: 0x1180014021000 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..34
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CTL
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Select source of XON/XOFF for entry (IDX * 8) + 0.
          0 = PKO backpressure channel
          1 = link
          2 = XOFF
          3 = XON
          This field applies to one of bits <55>, <47>, or <31> in the Interlaken control word.

      - name: --
        bits: 31..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CHANNEL
        bits: 7..0
        access: R/W
        reset: 0x0
        typical: --
        description: PKO channel for the calendar table entry. Unused if CTL == 0x1.


  - name: ILK_RX(0..1)_PKT_CNT(0..255)
    title: ILK RX Packet Count Registers
    address: 0x1180014022000 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..34
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_PKT
        bits: 33..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of packets received per channel. Wraps on overflow. On overflow, sets
          ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_RX(0..1)_BYTE_CNT(0..255)
    title: ILK RX Byte Count Registers
    address: 0x1180014023000 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..40
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_BYTES
        bits: 39..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of bytes received per channel. Wraps on overflow. On overflow, sets
          ILK_RX(0..1)_INT[STAT_CNT_OVFL].


  - name: ILK_LNE_STS_MSG
    title: ILK Lane-Status Message Register
    address: 0x1180014030000
    bus: RSL
    attributes:
      regtest_skip: "True"
    fields:
      - name: RX_LNK_STAT
        bits: 63..48
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Link status received in the diagnostic word (per-lane); 1 means healthy (according to the
          Interlaken specification).

      - name: RX_LNE_STAT
        bits: 47..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Lane status received in the diagnostic word (per-lane); 1 means healthy (according to the
          Interlaken specification).

      - name: TX_LNK_STAT
        bits: 31..16
        access: R/W
        reset: 0xffff
        typical: --
        description: |
          Link status transmitted in the diagnostic word (per-lane); 1 means healthy (according to
          the Interlaken specification).

      - name: TX_LNE_STAT
        bits: 15..0
        access: R/W
        reset: 0xffff
        typical: --
        description: |
          Lane status transmitted in the diagnostic word (per-lane); 1 means healthy (according to
          the Interlaken specification).


  - name: ILK_LNE_DBG
    title: ILK Lane Debug Register
    address: 0x1180014030008
    bus: RSL
    fields:
      - name: --
        bits: 63..60
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BAD_CRC32
        bits: 59
        access: R/W
        reset: 0
        typical: --
        description: Send one diagnostic word with bad CRC32 to the selected lane. Note that it injects just once.

      - name: TX_BAD_6467_CNT
        bits: 58..54
        access: R/W
        reset: 0x0
        typical: --
        description: Specifies the number of bad 64B/67B code words on the selected lane.

      - name: TX_BAD_SYNC_CNT
        bits: 53..51
        access: R/W
        reset: 0x0
        typical: --
        description: Specifies the number of bad sync words on the selected lane.

      - name: TX_BAD_SCRAM_CNT
        bits: 50..48
        access: R/W
        reset: 0x0
        typical: --
        description: Specifies the number of bad scrambler state on the selected lane.

      - name: TX_BAD_LANE_SEL
        bits: 47..32
        access: R/W
        reset: 0x0
        typical: --
        description: Select the lane to apply the error-injection counts.

      - name: TX_DIS_DISPR
        bits: 31..16
        access: R/W
        reset: 0x0
        typical: --
        description: Per-lane disparity disable.

      - name: TX_DIS_SCRAM
        bits: 15..0
        access: R/W
        reset: 0x0
        typical: --
        description: Per-lane scrambler disable.


  - name: ILK_RX_LNE(0..15)_CFG
    title: ILK RX Lane Configuration Registers
    address: 0x1180014038000 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_DIS_PSH_SKIP
        bits: 8
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          When asserted, skip words are discarded in the lane logic; when deasserted, skip words are
          destripped.
          If the lane is in internal loopback mode, this field is ignored and skip words are always
          discarded in the lane logic.

      - name: --
        bits: 7
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RX_DIS_DISP_CHK
        bits: 6
        access: R/W
        reset: 0
        typical: --
        description: Disable the RX disparity check, see ILK_RX_LNE(0..15)_INT[DISP_ERR].

      - name: RX_SCRM_SYNC
        bits: 5
        access: RO/H
        reset: 0
        typical: --
        description: RX scrambler-synchronization status. A 1 means synchronization has been achieved.

      - name: RX_BDRY_SYNC
        bits: 4
        access: RO/H
        reset: 0
        typical: --
        description: RX word-boundary-synchronization status. A 1 means synchronization has been achieved

      - name: RX_DIS_UKWN
        bits: 3
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable normal response to unknown words. Unknown words are still logged but do not cause
          an error to all open channels.

      - name: RX_DIS_SCRAM
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: Disable lane scrambler. For diagnostic use only.

      - name: STAT_RDCLR
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: |
          A CSR read operation to ILK_RX_LNEn_STAT* clears the selected counter after returning its
          current value.

      - name: STAT_ENA
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Enable RX lane statistics counters.


  - name: ILK_RX_LNE(0..15)_INT
    title: ILK RX Lane Interrupt Registers
    address: 0x1180014038008 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: DISP_ERR
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX disparity error encountered. Throws ILK_INTSN_E::ILK_RXLNE(0..15)_DISP_ERR.

      - name: BAD_64B67B
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Bad 64B/67B code word encountered. Once the bad word reaches the burst control unit (as
          denoted by ILK_RX(0..1)_INT[LANE_BAD_WORD]) it is discarded and all open packets receive
          an error. Throws ILK_INTSN_E::ILK_RXLNE(0..15)_BAD_64B67B.

      - name: STAT_CNT_OVFL
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Rx lane statistic counter overflow. Throws ILK_INTSN_E::ILK_RXLNE(0..15)_STAT_CNT_OVFL.

      - name: STAT_MSG
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Status bits for the link or a lane transitioned from a 1 (healthy) to a 0 (problem).
          Throws ILK_INTSN_E::ILK_RXLNE(0..15)_STAT_MSG.

      - name: DSKEW_FIFO_OVFL
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX deskew FIFO overflow occurred. Throws ILK_INTSN_E::ILK_RXLNE(0..15)_DSKEW_FIFO_OVFL.

      - name: SCRM_SYNC_LOSS
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Four consecutive bad sync words or three consecutive scramble state mismatches. Throws
          ILK_INTSN_E::ILK_RXLNE(0..15)_SCRM_SYNC_LOSS.

      - name: UKWN_CNTL_WORD
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Unknown framing control word. Block type does not match any of (SYNC,SCRAM,SKIP,DIAG).
          Throws ILK_INTSN_E::ILK_RXLNE(0..15)_UKWN_CNTL_WORD.

      - name: CRC32_ERR
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Diagnostic CRC32 errors. Throws ILK_INTSN_E::ILK_RXLNE(0..15)_CRC32_ERR.

      - name: BDRY_SYNC_LOSS
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX logic loses word boundary sync (16 tries). Hardware will automatically attempt to
          regain word boundary sync. Throws ILK_INTSN_E::ILK_RXLNE(0..15)_BDRY_SYNC_LOSS.

      - name: SERDES_LOCK_LOSS
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX SerDes loses lock. Throws ILK_INTSN_E::ILK_RXLNE(0..15)_SERDES_LOCK_LOSS.


  - name: ILK_RX_LNE(0..15)_STAT0
    title: ILK RX Lane Statistics Registers 0
    address: 0x1180014038018 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_LOCK_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of times the lane lost clock-data-recovery. On overflow, saturates
          and sets ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT1
    title: ILK RX Lane Statistics Registers 1
    address: 0x1180014038020 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BDRY_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of times a lane lost word-boundary synchronization. On overflow,
          saturates and sets ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT2
    title: ILK RX Lane Statistics Registers 2
    address: 0x1180014038028 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SYNCW_GOOD_CNT
        bits: 49..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of good synchronization words. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].

      - name: --
        bits: 31..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SYNCW_BAD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bad synchronization words. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT3
    title: ILK RX Lane Statistics Registers 3
    address: 0x1180014038030 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BAD_64B67B_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bad 64B/67B words, meaning bit <65> or bit <64> has been
          corrupted. On overflow, saturates and sets ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT4
    title: ILK RX Lane Statistics Registers 4
    address: 0x1180014038038 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..59
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CNTL_WORD_CNT
        bits: 58..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of control words received. SOn overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].

      - name: --
        bits: 31..27
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: DATA_WORD_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of data words received. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT5
    title: ILK RX Lane Statistics Registers 5
    address: 0x1180014038040 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: UNKWN_WORD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of unknown control words.On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT6
    title: ILK RX Lane Statistics Registers 6
    address: 0x1180014038048 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SCRM_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of times scrambler synchronization was lost (due to either four
          consecutive bad sync words or three consecutive scrambler-state mismatches). On overflow,
          saturates and sets ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT7
    title: ILK RX Lane Statistics Registers 7
    address: 0x1180014038050 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SCRM_MATCH_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of scrambler-state matches received. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT8
    title: ILK RX Lane Statistics Registers 8
    address: 0x1180014038058 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SKIPW_GOOD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of good skip words. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT9
    title: ILK RX Lane Statistics Registers 9
    address: 0x1180014038060 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC32_ERR_CNT
        bits: 49..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of errors in the lane CRC. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].

      - name: --
        bits: 31..27
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC32_MATCH_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of CRC32 matches received. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_RX_LNE(0..15)_STAT10
    title: ILK RX Lane Statistics Registers 10
    address: 0x1180014038068 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..43
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: PRBS_BAD
        bits: 42..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of training frames with bad PRBS. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].

      - name: --
        bits: 31..11
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: PRBS_GOOD
        bits: 10..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of training frames with correct PRBS. On overflow, saturates and sets
          ILK_RX_LNE(0..15)_INT[STAT_CNT_OVFL].


  - name: ILK_LNE(0..15)_TRN_LD
    title: ILK Lane Training Local Device Registers
    address: 0x11800140380E0 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..49
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LD_CU_VAL
        bits: 48
        access: RO/H
        reset: 0
        typical: --
        description: Local device coefficient update field valid.

      - name: LD_CU_DAT
        bits: 47..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: Local device coefficient update field data.

      - name: --
        bits: 31..17
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LD_SR_VAL
        bits: 16
        access: RO/H
        reset: 0
        typical: --
        description: Local device status report field valid.

      - name: LD_SR_DAT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Local device status report field data.


  - name: ILK_LNE(0..15)_TRN_LP
    title: ILK Lane Training Link Partner Registers
    address: 0x11800140380E8 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..49
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LP_CU_VAL
        bits: 48
        access: RO/H
        reset: 0
        typical: --
        description: Link partner coefficient update field valid.

      - name: LP_CU_DAT
        bits: 47..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: Link partner coefficient update field data.

      - name: --
        bits: 31..17
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LP_SR_VAL
        bits: 16
        access: RO/H
        reset: 0
        typical: --
        description: Link partner status report field valid.

      - name: LP_SR_DAT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Link partner status report field data.


  - name: ILK_LNE(0..15)_TRN_CTL
    title: ILK Lane Training Control Registers
    address: 0x11800140380F0 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TRN_LOCK
        bits: 3
        access: RO/H
        reset: 0
        typical: --
        description: Link training RX frame lock.

      - name: TRN_DONE
        bits: 2
        access: RO/H
        reset: 0
        typical: --
        description: Link training done.

      - name: TRN_ENA
        bits: 1
        access: R/W/H
        reset: 0
        typical: --
        description: Link training enable.

      - name: EIE_DET
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: Reserved.



