0.7
2020.1
May 27 2020
20:09:33
E:/8-IITG Summer Internship/3-Verilog Files/32-bits/32-bits.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/8-IITG Summer Internship/3-Verilog Files/32-bits/32-bits.srcs/sim_1/new/TBGeneral.v,1597039889,verilog,,,,TBGeneral,,,,,,,,
