{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746558719470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746558719471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 22:11:59 2025 " "Processing started: Tue May  6 22:11:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746558719471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558719471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QAccelPrj -c QAccelPrj " "Command: quartus_map --read_settings_files=on --write_settings_files=off QAccelPrj -c QAccelPrj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558719471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746558719779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746558719780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/furperson/documents/work/yadro/tests/fpgaint/rtl/src/newrtl/qaccel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/furperson/documents/work/yadro/tests/fpgaint/rtl/src/newrtl/qaccel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QAccel " "Found entity 1: QAccel" {  } { { "../src/newRTL/QAccel.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746558731520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/furperson/documents/work/yadro/tests/fpgaint/rtl/src/newrtl/mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/furperson/documents/work/yadro/tests/fpgaint/rtl/src/newrtl/mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746558731534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746558731535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file util/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "util/pll.v" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746558731538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_from_mult QAccel.sv(49) " "Verilog HDL Implicit Net warning at QAccel.sv(49): created implicit net for \"valid_from_mult\"" {  } { { "../src/newRTL/QAccel.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746558731611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.sv" "pll_inst" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "util/pll.v" "altpll_component" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "util/pll.v" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 20 " "Parameter \"clk0_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746558731670 ""}  } { { "util/pll.v" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/util/pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746558731670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746558731719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAccel QAccel:accel " "Elaborating entity \"QAccel\" for hierarchy \"QAccel:accel\"" {  } { { "top.sv" "accel" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/Quartus_prjct/top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "132 131 QAccel.sv(175) " "Verilog HDL assignment warning at QAccel.sv(175): truncated value with size 132 to match size of target (131)" {  } { { "../src/newRTL/QAccel.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746558731728 "|top|QAccel:accel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult QAccel:accel\|mult:mult_inst " "Elaborating entity \"mult\" for hierarchy \"QAccel:accel\|mult:mult_inst\"" {  } { { "../src/newRTL/QAccel.sv" "mult_inst" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[127\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[127\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731744 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "mult.sv(27) " "Constant driver at mult.sv(27)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 27 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731744 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[126\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[126\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[125\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[125\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[124\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[124\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[123\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[123\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[122\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[122\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[121\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[121\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[120\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[120\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[119\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[119\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[118\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[118\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[117\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[117\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[116\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[116\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[115\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[115\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[114\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[114\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[113\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[113\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[112\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[112\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[111\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[111\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mult_out\[110\] mult.sv(25) " "Can't resolve multiple constant drivers for net \"mult_out\[110\]\" at mult.sv(25)" {  } { { "../src/newRTL/mult.sv" "" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/mult.sv" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731745 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "QAccel:accel\|mult:mult_inst " "Can't elaborate user hierarchy \"QAccel:accel\|mult:mult_inst\"" {  } { { "../src/newRTL/QAccel.sv" "mult_inst" { Text "C:/Users/Furperson/Documents/work/YADRO/tests/fpgaInt/rtl/src/newRTL/QAccel.sv" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746558731747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746558731877 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  6 22:12:11 2025 " "Processing ended: Tue May  6 22:12:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746558731877 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746558731877 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746558731877 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558731877 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746558732540 ""}
