<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Inter-Integrated Circuit (I²C) Controller"><title>lpc11xx::i2c - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="lpc11xx" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../lpc11xx/index.html">lpc11xx</a><span class="version">0.2.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module i2c</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate lpc11xx</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">lpc11xx</a></div><h1>Module <span>i2c</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/lpc11xx/i2c.rs.html#1-145">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Inter-Integrated Circuit (I²C) Controller</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="adr/index.html" title="mod lpc11xx::i2c::adr">adr</a></dt><dd>I2C Slave Address Register 1. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address</dd><dt><a class="mod" href="adr0/index.html" title="mod lpc11xx::i2c::adr0">adr0</a></dt><dd>I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address</dd><dt><a class="mod" href="conclr/index.html" title="mod lpc11xx::i2c::conclr">conclr</a></dt><dd>I2C Control Clear Register.</dd><dt><a class="mod" href="conset/index.html" title="mod lpc11xx::i2c::conset">conset</a></dt><dd>I2C Control Set Register.</dd><dt><a class="mod" href="dat/index.html" title="mod lpc11xx::i2c::dat">dat</a></dt><dd>I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register</dd><dt><a class="mod" href="data_buffer/index.html" title="mod lpc11xx::i2c::data_buffer">data_<wbr>buffer</a></dt><dd>Data buffer register. The contents of the 8 MSBs of the I2DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus</dd><dt><a class="mod" href="mask/index.html" title="mod lpc11xx::i2c::mask">mask</a></dt><dd>I2C Slave address mask register 0. This mask register is associated with I2ADR0 to determine an address match. The mask register has no effect when comparing to the General Call address (0000000)</dd><dt><a class="mod" href="mmctrl/index.html" title="mod lpc11xx::i2c::mmctrl">mmctrl</a></dt><dd>Monitor mode control register</dd><dt><a class="mod" href="sclh/index.html" title="mod lpc11xx::i2c::sclh">sclh</a></dt><dd>SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock</dd><dt><a class="mod" href="scll/index.html" title="mod lpc11xx::i2c::scll">scll</a></dt><dd>SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. I2nSCLL and I2nSCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode</dd><dt><a class="mod" href="stat/index.html" title="mod lpc11xx::i2c::stat">stat</a></dt><dd>I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct lpc11xx::i2c::RegisterBlock">Register<wbr>Block</a></dt><dd>Register block</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.ADR.html" title="type lpc11xx::i2c::ADR">ADR</a></dt><dd>I2C Slave Address Register 1. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address</dd><dt><a class="type" href="type.ADR0.html" title="type lpc11xx::i2c::ADR0">ADR0</a></dt><dd>I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address</dd><dt><a class="type" href="type.CONCLR.html" title="type lpc11xx::i2c::CONCLR">CONCLR</a></dt><dd>I2C Control Clear Register.</dd><dt><a class="type" href="type.CONSET.html" title="type lpc11xx::i2c::CONSET">CONSET</a></dt><dd>I2C Control Set Register.</dd><dt><a class="type" href="type.DAT.html" title="type lpc11xx::i2c::DAT">DAT</a></dt><dd>I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register</dd><dt><a class="type" href="type.DATA_BUFFER.html" title="type lpc11xx::i2c::DATA_BUFFER">DATA_<wbr>BUFFER</a></dt><dd>Data buffer register. The contents of the 8 MSBs of the I2DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus</dd><dt><a class="type" href="type.MASK.html" title="type lpc11xx::i2c::MASK">MASK</a></dt><dd>I2C Slave address mask register 0. This mask register is associated with I2ADR0 to determine an address match. The mask register has no effect when comparing to the General Call address (0000000)</dd><dt><a class="type" href="type.MMCTRL.html" title="type lpc11xx::i2c::MMCTRL">MMCTRL</a></dt><dd>Monitor mode control register</dd><dt><a class="type" href="type.SCLH.html" title="type lpc11xx::i2c::SCLH">SCLH</a></dt><dd>SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock</dd><dt><a class="type" href="type.SCLL.html" title="type lpc11xx::i2c::SCLL">SCLL</a></dt><dd>SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. I2nSCLL and I2nSCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode</dd><dt><a class="type" href="type.STAT.html" title="type lpc11xx::i2c::STAT">STAT</a></dt><dd>I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed</dd></dl></section></div></main></body></html>