{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527461896172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527461896173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 19:58:15 2018 " "Processing started: Sun May 27 19:58:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527461896173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527461896173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tomasulo -c tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off tomasulo -c tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527461896173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527461896858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tomasulo.v 1 1 " "Found 1 design units, including 1 entities, in source file tomasulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tomasulo " "Found entity 1: tomasulo" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradord.v 1 1 " "Found 1 design units, including 1 entities, in source file registradord.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorD " "Found entity 1: registradorD" {  } { { "registradorD.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/registradorD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub.v 2 2 " "Found 2 design units, including 2 entities, in source file som_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count " "Found entity 1: Count" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897091 ""} { "Info" "ISGN_ENTITY_NAME" "2 FU_add_sub " "Found entity 2: FU_add_sub" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iqueue.v 3 3 " "Found 3 design units, including 3 entities, in source file iqueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897095 ""} { "Info" "ISGN_ENTITY_NAME" "2 modulePC " "Found entity 2: modulePC" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897095 ""} { "Info" "ISGN_ENTITY_NAME" "3 iQueue " "Found entity 3: iQueue" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_divi.v 3 3 " "Found 3 design units, including 3 entities, in source file multi_divi.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountDiv " "Found entity 1: CountDiv" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897099 ""} { "Info" "ISGN_ENTITY_NAME" "2 CountMul " "Found entity 2: CountMul" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897099 ""} { "Info" "ISGN_ENTITY_NAME" "3 FU_mul_div " "Found entity 3: FU_mul_div" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_tomasulo " "Found entity 1: Count_tomasulo" {  } { { "count.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmrom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmrom " "Found entity 1: lpmrom" {  } { { "lpmrom.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/lpmrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897109 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "controleestacao.v(88) " "Verilog HDL error at controleestacao.v(88): constant value overflow" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 88 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1527461897112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I controleestacao.v(26) " "Verilog HDL Declaration information at controleestacao.v(26): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527461897113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleestacao.v 1 1 " "Found 1 design units, including 1 entities, in source file controleestacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file sete_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_seg " "Found entity 1: sete_seg" {  } { { "sete_seg.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/sete_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527461897117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527461897117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mult_full tomasulo.v(12) " "Verilog HDL Implicit Net warning at tomasulo.v(12): created implicit net for \"Mult_full\"" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527461897117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_full tomasulo.v(13) " "Verilog HDL Implicit Net warning at tomasulo.v(13): created implicit net for \"add_full\"" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527461897117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tomasulo " "Elaborating entity \"tomasulo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527461897288 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..9\] tomasulo.v(3) " "Output port \"LEDR\[17..9\]\" at tomasulo.v(3) has no driver" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527461897291 "|tomasulo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 tomasulo.v(5) " "Output port \"HEX6\" at tomasulo.v(5) has no driver" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527461897291 "|tomasulo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 tomasulo.v(5) " "Output port \"HEX7\" at tomasulo.v(5) has no driver" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1527461897291 "|tomasulo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:c1 " "Elaborating entity \"controle\" for hierarchy \"controle:c1\"" {  } { { "tomasulo.v" "c1" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897294 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "InputTime controleestacao.v(87) " "Verilog HDL warning at controleestacao.v(87): initial value for variable InputTime should be constant" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 87 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1527461897307 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 controleestacao.v(156) " "Verilog HDL assignment warning at controleestacao.v(156): truncated value with size 32 to match size of target (9)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897318 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controleestacao.v(158) " "Verilog HDL assignment warning at controleestacao.v(158): truncated value with size 32 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897319 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 controleestacao.v(196) " "Verilog HDL assignment warning at controleestacao.v(196): truncated value with size 32 to match size of target (9)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897334 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controleestacao.v(198) " "Verilog HDL assignment warning at controleestacao.v(198): truncated value with size 32 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897335 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "controleestacao.v(219) " "Verilog HDL unsupported feature warning at controleestacao.v(219): Wait Statement is not supported and is ignored" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 219 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1527461897371 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controleestacao.v(224) " "Verilog HDL assignment warning at controleestacao.v(224): truncated value with size 32 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897372 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(241) " "Verilog HDL assignment warning at controleestacao.v(241): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897379 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(243) " "Verilog HDL assignment warning at controleestacao.v(243): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897380 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 controleestacao.v(253) " "Verilog HDL assignment warning at controleestacao.v(253): truncated value with size 21 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897387 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "controleestacao.v(263) " "Verilog HDL unsupported feature warning at controleestacao.v(263): Wait Statement is not supported and is ignored" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 263 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1527461897389 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controleestacao.v(268) " "Verilog HDL assignment warning at controleestacao.v(268): truncated value with size 32 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897390 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(284) " "Verilog HDL assignment warning at controleestacao.v(284): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897396 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(285) " "Verilog HDL assignment warning at controleestacao.v(285): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897397 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 controleestacao.v(295) " "Verilog HDL assignment warning at controleestacao.v(295): truncated value with size 21 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897400 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "controleestacao.v(309) " "Verilog HDL unsupported feature warning at controleestacao.v(309): Wait Statement is not supported and is ignored" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 309 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1527461897404 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controleestacao.v(314) " "Verilog HDL assignment warning at controleestacao.v(314): truncated value with size 32 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897405 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(331) " "Verilog HDL assignment warning at controleestacao.v(331): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897409 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(332) " "Verilog HDL assignment warning at controleestacao.v(332): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897409 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 controleestacao.v(343) " "Verilog HDL assignment warning at controleestacao.v(343): truncated value with size 21 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897412 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "controleestacao.v(356) " "Verilog HDL unsupported feature warning at controleestacao.v(356): Wait Statement is not supported and is ignored" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 356 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1527461897414 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controleestacao.v(361) " "Verilog HDL assignment warning at controleestacao.v(361): truncated value with size 32 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897415 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(379) " "Verilog HDL assignment warning at controleestacao.v(379): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897422 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 controleestacao.v(382) " "Verilog HDL assignment warning at controleestacao.v(382): truncated value with size 32 to match size of target (21)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897422 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 controleestacao.v(393) " "Verilog HDL assignment warning at controleestacao.v(393): truncated value with size 21 to match size of target (3)" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897423 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Tags\[6..4\] 0 controleestacao.v(65) " "Net \"Tags\[6..4\]\" at controleestacao.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527461897450 "|tomasulo|controle:c1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Regs\[6..4\] 0 controleestacao.v(66) " "Net \"Regs\[6..4\]\" at controleestacao.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "controleestacao.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527461897450 "|tomasulo|controle:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorD controle:c1\|registradorD:r0 " "Elaborating entity \"registradorD\" for hierarchy \"controle:c1\|registradorD:r0\"" {  } { { "controleestacao.v" "r0" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_tomasulo controle:c1\|Count_tomasulo:my_time " "Elaborating entity \"Count_tomasulo\" for hierarchy \"controle:c1\|Count_tomasulo:my_time\"" {  } { { "controleestacao.v" "my_time" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 count.v(8) " "Verilog HDL assignment warning at count.v(8): truncated value with size 32 to match size of target (21)" {  } { { "count.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/count.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897741 "|tomasulo|Count_tomasulo:my_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FU_add_sub controle:c1\|FU_add_sub:FU_add " "Elaborating entity \"FU_add_sub\" for hierarchy \"controle:c1\|FU_add_sub:FU_add\"" {  } { { "controleestacao.v" "FU_add" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897743 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count som_sub.v(28) " "Verilog HDL Always Construct warning at som_sub.v(28): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count som_sub.v(32) " "Verilog HDL Always Construct warning at som_sub.v(32): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result som_sub.v(26) " "Verilog HDL Always Construct warning at som_sub.v(26): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] som_sub.v(32) " "Inferred latch for \"Result\[0\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] som_sub.v(32) " "Inferred latch for \"Result\[1\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] som_sub.v(32) " "Inferred latch for \"Result\[2\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] som_sub.v(32) " "Inferred latch for \"Result\[3\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] som_sub.v(32) " "Inferred latch for \"Result\[4\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] som_sub.v(32) " "Inferred latch for \"Result\[5\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] som_sub.v(32) " "Inferred latch for \"Result\[6\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] som_sub.v(32) " "Inferred latch for \"Result\[7\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] som_sub.v(32) " "Inferred latch for \"Result\[8\]\" at som_sub.v(32)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897744 "|tomasulo|controle:c1|FU_add_sub:FU_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count controle:c1\|FU_add_sub:FU_add\|Count:c " "Elaborating entity \"Count\" for hierarchy \"controle:c1\|FU_add_sub:FU_add\|Count:c\"" {  } { { "som_sub.v" "c" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 som_sub.v(10) " "Verilog HDL assignment warning at som_sub.v(10): truncated value with size 32 to match size of target (3)" {  } { { "som_sub.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/som_sub.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897746 "|tomasulo|controle:c1|FU_add_sub:FU_add|Count:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FU_mul_div controle:c1\|FU_mul_div:FU_mul " "Elaborating entity \"FU_mul_div\" for hierarchy \"controle:c1\|FU_mul_div:FU_mul\"" {  } { { "controleestacao.v" "FU_mul" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897748 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countMul multi_divi.v(53) " "Verilog HDL Always Construct warning at multi_divi.v(53): variable \"countMul\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897749 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countDiv multi_divi.v(57) " "Verilog HDL Always Construct warning at multi_divi.v(57): variable \"countDiv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897770 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result multi_divi.v(51) " "Verilog HDL Always Construct warning at multi_divi.v(51): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527461897770 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] multi_divi.v(57) " "Inferred latch for \"Result\[0\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897770 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] multi_divi.v(57) " "Inferred latch for \"Result\[1\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897770 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] multi_divi.v(57) " "Inferred latch for \"Result\[2\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897771 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] multi_divi.v(57) " "Inferred latch for \"Result\[3\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897771 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] multi_divi.v(57) " "Inferred latch for \"Result\[4\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897771 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] multi_divi.v(57) " "Inferred latch for \"Result\[5\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897771 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] multi_divi.v(57) " "Inferred latch for \"Result\[6\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897771 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] multi_divi.v(57) " "Inferred latch for \"Result\[7\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897771 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] multi_divi.v(57) " "Inferred latch for \"Result\[8\]\" at multi_divi.v(57)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527461897771 "|tomasulo|controle:c1|FU_mul_div:FU_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountMul controle:c1\|FU_mul_div:FU_mul\|CountMul:cm " "Elaborating entity \"CountMul\" for hierarchy \"controle:c1\|FU_mul_div:FU_mul\|CountMul:cm\"" {  } { { "multi_divi.v" "cm" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multi_divi.v(32) " "Verilog HDL assignment warning at multi_divi.v(32): truncated value with size 32 to match size of target (5)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897856 "|tomasulo|controle:c1|FU_mul_div:FU_mul|CountMul:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountDiv controle:c1\|FU_mul_div:FU_mul\|CountDiv:cd " "Elaborating entity \"CountDiv\" for hierarchy \"controle:c1\|FU_mul_div:FU_mul\|CountDiv:cd\"" {  } { { "multi_divi.v" "cd" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multi_divi.v(17) " "Verilog HDL assignment warning at multi_divi.v(17): truncated value with size 32 to match size of target (5)" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897871 "|tomasulo|controle:c1|FU_mul_div:FU_mul|CountDiv:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iQueue controle:c1\|iQueue:instrucoes " "Elaborating entity \"iQueue\" for hierarchy \"controle:c1\|iQueue:instrucoes\"" {  } { { "controleestacao.v" "instrucoes" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/controleestacao.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897887 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addSubFull iQueue.v(68) " "Verilog HDL Always Construct warning at iQueue.v(68): variable \"addSubFull\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897887 "|tomasulo|controle:c1|iQueue:instrucoes"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I iQueue.v(68) " "Verilog HDL Always Construct warning at iQueue.v(68): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897887 "|tomasulo|controle:c1|iQueue:instrucoes"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mulDivFull iQueue.v(71) " "Verilog HDL Always Construct warning at iQueue.v(71): variable \"mulDivFull\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897887 "|tomasulo|controle:c1|iQueue:instrucoes"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I iQueue.v(71) " "Verilog HDL Always Construct warning at iQueue.v(71): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527461897887 "|tomasulo|controle:c1|iQueue:instrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulePC controle:c1\|iQueue:instrucoes\|modulePC:my_pc " "Elaborating entity \"modulePC\" for hierarchy \"controle:c1\|iQueue:instrucoes\|modulePC:my_pc\"" {  } { { "iQueue.v" "my_pc" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 iQueue.v(43) " "Verilog HDL assignment warning at iQueue.v(43): truncated value with size 32 to match size of target (8)" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527461897903 "|tomasulo|controle:c1|iQueue:instrucoes|modulePC:my_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem controle:c1\|iQueue:instrucoes\|mem:iMem " "Elaborating entity \"mem\" for hierarchy \"controle:c1\|iQueue:instrucoes\|mem:iMem\"" {  } { { "iQueue.v" "iMem" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461897925 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.data_a 0 iQueue.v(5) " "Net \"MEM.data_a\" at iQueue.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527461897979 "|tomasulo|controle:c1|iQueue:instrucoes|mem:iMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.waddr_a 0 iQueue.v(5) " "Net \"MEM.waddr_a\" at iQueue.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527461897979 "|tomasulo|controle:c1|iQueue:instrucoes|mem:iMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM.we_a 0 iQueue.v(5) " "Net \"MEM.we_a\" at iQueue.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "iQueue.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/iQueue.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1527461897979 "|tomasulo|controle:c1|iQueue:instrucoes|mem:iMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_seg sete_seg:add " "Elaborating entity \"sete_seg\" for hierarchy \"sete_seg:add\"" {  } { { "tomasulo.v" "add" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527461898047 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/db/tomasulo.ram0_mem_1c3ed.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rubio/Pictures/Tomasulo/Tomasulo/db/tomasulo.ram0_mem_1c3ed.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1527461899901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[3\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[3\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[2\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[2\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[1\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[1\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[0\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[0\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[8\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[8\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[7\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[7\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[6\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[6\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[5\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[5\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "controle:c1\|FU_mul_div:FU_mul\|Result\[4\] " "LATCH primitive \"controle:c1\|FU_mul_div:FU_mul\|Result\[4\]\" is permanently disabled" {  } { { "multi_divi.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/multi_divi.v" 57 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1527461900133 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1527461900947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "tomasulo.v" "" { Text "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/tomasulo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527461901641 "|tomasulo|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527461901641 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527461902126 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rubio/Pictures/Tomasulo/Tomasulo/output_files/tomasulo.map.smsg " "Generated suppressed messages file C:/Users/rubio/Pictures/Tomasulo/Tomasulo/output_files/tomasulo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527461902462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527461903334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527461903334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "864 " "Implemented 864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527461905078 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527461905078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "780 " "Implemented 780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527461905078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527461905078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527461905183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 19:58:25 2018 " "Processing ended: Sun May 27 19:58:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527461905183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527461905183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527461905183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527461905183 ""}
