#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fbd4387050 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
o000001fbd4388b38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fbd43eb450_0 .net "DataAdr", 31 0, o000001fbd4388b38;  0 drivers
v000001fbd43eb4f0_0 .net "MemWrite", 0 0, L_000001fbd43eaa50;  1 drivers
v000001fbd43eacd0_0 .net "WriteData", 31 0, L_000001fbd43e9f10;  1 drivers
v000001fbd43eb130_0 .var "clk", 0 0;
v000001fbd43e98d0_0 .var "reset", 0 0;
E_000001fbd4373510 .event negedge, v000001fbd43834a0_0;
S_000001fbd4388380 .scope module, "dut" "top" 2 9, 3 1 0, S_000001fbd4387050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001fbd43ea050_0 .net "DataAdr", 31 0, o000001fbd4388b38;  alias, 0 drivers
v000001fbd43e9d30_0 .net "Instr", 31 0, L_000001fbd437e5b0;  1 drivers
v000001fbd43eab90_0 .net "MemWrite", 0 0, L_000001fbd43eaa50;  alias, 1 drivers
v000001fbd43e9b50_0 .net "PC", 31 0, v000001fbd43e2e70_0;  1 drivers
v000001fbd43e9fb0_0 .net "ReadData", 31 0, L_000001fbd437da50;  1 drivers
v000001fbd43eac30_0 .net "WriteData", 31 0, L_000001fbd43e9f10;  alias, 1 drivers
v000001fbd43eaff0_0 .net "clk", 0 0, v000001fbd43eb130_0;  1 drivers
v000001fbd43eaaf0_0 .net "reset", 0 0, v000001fbd43e98d0_0;  1 drivers
S_000001fbd443d590 .scope module, "dmem" "dmem" 3 17, 4 1 0, S_000001fbd4388380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001fbd437da50 .functor BUFZ 32, L_000001fbd43ea9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fbd4383400 .array "RAM", 0 63, 31 0;
v000001fbd4382820_0 .net *"_ivl_0", 31 0, L_000001fbd43ea9b0;  1 drivers
v000001fbd4382d20_0 .net *"_ivl_3", 29 0, L_000001fbd43ec380;  1 drivers
v000001fbd4382000_0 .net "a", 31 0, o000001fbd4388b38;  alias, 0 drivers
v000001fbd43834a0_0 .net "clk", 0 0, v000001fbd43eb130_0;  alias, 1 drivers
v000001fbd4381a60_0 .net "rd", 31 0, L_000001fbd437da50;  alias, 1 drivers
v000001fbd4382b40_0 .net "wd", 31 0, L_000001fbd43e9f10;  alias, 1 drivers
v000001fbd4383040_0 .net "we", 0 0, L_000001fbd43eaa50;  alias, 1 drivers
E_000001fbd43736d0 .event posedge, v000001fbd43834a0_0;
L_000001fbd43ea9b0 .array/port v000001fbd4383400, L_000001fbd43ec380;
L_000001fbd43ec380 .part o000001fbd4388b38, 2, 30;
S_000001fbd443d720 .scope module, "imem" "imem" 3 16, 5 1 0, S_000001fbd4388380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001fbd437e5b0 .functor BUFZ 32, L_000001fbd43ea7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fbd43821e0 .array "RAM", 0 63, 31 0;
v000001fbd4381920_0 .net *"_ivl_0", 31 0, L_000001fbd43ea7d0;  1 drivers
v000001fbd43817e0_0 .net *"_ivl_3", 29 0, L_000001fbd43ea910;  1 drivers
v000001fbd4381f60_0 .net "a", 31 0, v000001fbd43e2e70_0;  alias, 1 drivers
v000001fbd4383540_0 .net "rd", 31 0, L_000001fbd437e5b0;  alias, 1 drivers
L_000001fbd43ea7d0 .array/port v000001fbd43821e0, L_000001fbd43ea910;
L_000001fbd43ea910 .part v000001fbd43e2e70_0, 2, 30;
S_000001fbd43029c0 .scope module, "rvsingle" "riscvsingle" 3 15, 6 1 0, S_000001fbd4388380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001fbd43e6d50_0 .net "ALUControl", 2 0, v000001fbd4382780_0;  1 drivers
v000001fbd43e6170_0 .net "ALUResult", 31 0, o000001fbd4388b38;  alias, 0 drivers
v000001fbd43e6210_0 .net "ALUSrc", 0 0, L_000001fbd43eaeb0;  1 drivers
v000001fbd43e63f0_0 .net "ImmSrc", 1 0, L_000001fbd43eae10;  1 drivers
v000001fbd43e6df0_0 .net "Instr", 31 0, L_000001fbd437e5b0;  alias, 1 drivers
v000001fbd43e6490_0 .net "Jump", 0 0, L_000001fbd43eb590;  1 drivers
v000001fbd43e67b0_0 .net "MemWrite", 0 0, L_000001fbd43eaa50;  alias, 1 drivers
v000001fbd43e71b0_0 .net "PC", 31 0, v000001fbd43e2e70_0;  alias, 1 drivers
v000001fbd43e72f0_0 .net "PCSrc", 0 0, L_000001fbd437dcf0;  1 drivers
v000001fbd43e7430_0 .net "ReadData", 31 0, L_000001fbd437da50;  alias, 1 drivers
v000001fbd43e7390_0 .net "RegWrite", 0 0, L_000001fbd43ead70;  1 drivers
v000001fbd43e5bd0_0 .net "ResultSrc", 1 0, L_000001fbd43eaf50;  1 drivers
v000001fbd43e7610_0 .net "WriteData", 31 0, L_000001fbd43e9f10;  alias, 1 drivers
o000001fbd43893d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001fbd43e7750_0 .net "Zero", 0 0, o000001fbd43893d8;  0 drivers
v000001fbd43e58b0_0 .net "clk", 0 0, v000001fbd43eb130_0;  alias, 1 drivers
v000001fbd43e5950_0 .net "reset", 0 0, v000001fbd43e98d0_0;  alias, 1 drivers
L_000001fbd43e9970 .part L_000001fbd437e5b0, 0, 7;
L_000001fbd43e9a10 .part L_000001fbd437e5b0, 12, 3;
L_000001fbd43eb310 .part L_000001fbd437e5b0, 30, 1;
S_000001fbd4302b50 .scope module, "c" "controller" 6 13, 7 1 0, S_000001fbd43029c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_000001fbd437e310 .functor AND 1, L_000001fbd43ea4b0, o000001fbd43893d8, C4<1>, C4<1>;
L_000001fbd437dcf0 .functor OR 1, L_000001fbd437e310, L_000001fbd43eb590, C4<0>, C4<0>;
v000001fbd43832c0_0 .net "ALUControl", 2 0, v000001fbd4382780_0;  alias, 1 drivers
v000001fbd4381ba0_0 .net "ALUOp", 1 0, L_000001fbd43eb1d0;  1 drivers
v000001fbd4382e60_0 .net "ALUSrc", 0 0, L_000001fbd43eaeb0;  alias, 1 drivers
v000001fbd4383220_0 .net "Branch", 0 0, L_000001fbd43ea4b0;  1 drivers
v000001fbd4383680_0 .net "ImmSrc", 1 0, L_000001fbd43eae10;  alias, 1 drivers
v000001fbd43835e0_0 .net "Jump", 0 0, L_000001fbd43eb590;  alias, 1 drivers
v000001fbd4381c40_0 .net "MemWrite", 0 0, L_000001fbd43eaa50;  alias, 1 drivers
v000001fbd4381ce0_0 .net "PCSrc", 0 0, L_000001fbd437dcf0;  alias, 1 drivers
v000001fbd4381e20_0 .net "RegWrite", 0 0, L_000001fbd43ead70;  alias, 1 drivers
v000001fbd4381ec0_0 .net "ResultSrc", 1 0, L_000001fbd43eaf50;  alias, 1 drivers
v000001fbd4378560_0 .net "Zero", 0 0, o000001fbd43893d8;  alias, 0 drivers
v000001fbd43e11b0_0 .net *"_ivl_2", 0 0, L_000001fbd437e310;  1 drivers
v000001fbd43e1c50_0 .net "funct3", 2 0, L_000001fbd43e9a10;  1 drivers
v000001fbd43e2650_0 .net "funct7b5", 0 0, L_000001fbd43eb310;  1 drivers
v000001fbd43e2330_0 .net "op", 6 0, L_000001fbd43e9970;  1 drivers
L_000001fbd43eb090 .part L_000001fbd43e9970, 5, 1;
S_000001fbd43389f0 .scope module, "ad" "aludec" 7 17, 8 2 0, S_000001fbd4302b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_000001fbd437df90 .functor AND 1, L_000001fbd43eb310, L_000001fbd43eb090, C4<1>, C4<1>;
v000001fbd4382780_0 .var "ALUControl", 2 0;
v000001fbd4383360_0 .net "ALUOp", 1 0, L_000001fbd43eb1d0;  alias, 1 drivers
v000001fbd43828c0_0 .net "RtypeSub", 0 0, L_000001fbd437df90;  1 drivers
v000001fbd4382960_0 .net "funct3", 2 0, L_000001fbd43e9a10;  alias, 1 drivers
v000001fbd4381b00_0 .net "funct7b5", 0 0, L_000001fbd43eb310;  alias, 1 drivers
v000001fbd4382be0_0 .net "opb5", 0 0, L_000001fbd43eb090;  1 drivers
E_000001fbd4373550 .event anyedge, v000001fbd4383360_0, v000001fbd4382960_0, v000001fbd43828c0_0;
S_000001fbd4338b80 .scope module, "md" "maindec" 7 16, 9 1 0, S_000001fbd4302b50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001fbd4382dc0_0 .net "ALUOp", 1 0, L_000001fbd43eb1d0;  alias, 1 drivers
v000001fbd43830e0_0 .net "ALUSrc", 0 0, L_000001fbd43eaeb0;  alias, 1 drivers
v000001fbd4381d80_0 .net "Branch", 0 0, L_000001fbd43ea4b0;  alias, 1 drivers
v000001fbd4382460_0 .net "ImmSrc", 1 0, L_000001fbd43eae10;  alias, 1 drivers
v000001fbd4382280_0 .net "Jump", 0 0, L_000001fbd43eb590;  alias, 1 drivers
v000001fbd4383180_0 .net "MemWrite", 0 0, L_000001fbd43eaa50;  alias, 1 drivers
v000001fbd43819c0_0 .net "RegWrite", 0 0, L_000001fbd43ead70;  alias, 1 drivers
v000001fbd4382320_0 .net "ResultSrc", 1 0, L_000001fbd43eaf50;  alias, 1 drivers
v000001fbd43825a0_0 .net *"_ivl_10", 10 0, v000001fbd43826e0_0;  1 drivers
v000001fbd43826e0_0 .var "controls", 10 0;
v000001fbd4382a00_0 .net "op", 6 0, L_000001fbd43e9970;  alias, 1 drivers
E_000001fbd4373010 .event anyedge, v000001fbd4382a00_0;
L_000001fbd43ead70 .part v000001fbd43826e0_0, 10, 1;
L_000001fbd43eae10 .part v000001fbd43826e0_0, 8, 2;
L_000001fbd43eaeb0 .part v000001fbd43826e0_0, 7, 1;
L_000001fbd43eaa50 .part v000001fbd43826e0_0, 6, 1;
L_000001fbd43eaf50 .part v000001fbd43826e0_0, 4, 2;
L_000001fbd43ea4b0 .part v000001fbd43826e0_0, 3, 1;
L_000001fbd43eb1d0 .part v000001fbd43826e0_0, 1, 2;
L_000001fbd43eb590 .part v000001fbd43826e0_0, 0, 1;
S_000001fbd4363bc0 .scope module, "dp" "datapath" 6 14, 10 1 0, S_000001fbd43029c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001fbd43e6a30_0 .net "ALUControl", 2 0, v000001fbd4382780_0;  alias, 1 drivers
v000001fbd43e74d0_0 .net "ALUResult", 31 0, o000001fbd4388b38;  alias, 0 drivers
v000001fbd43e6ad0_0 .net "ALUSrc", 0 0, L_000001fbd43eaeb0;  alias, 1 drivers
v000001fbd43e6fd0_0 .net "ImmExt", 31 0, v000001fbd43e2290_0;  1 drivers
v000001fbd43e6e90_0 .net "ImmSrc", 1 0, L_000001fbd43eae10;  alias, 1 drivers
v000001fbd43e5d10_0 .net "Instr", 31 0, L_000001fbd437e5b0;  alias, 1 drivers
v000001fbd43e6350_0 .net "PC", 31 0, v000001fbd43e2e70_0;  alias, 1 drivers
v000001fbd43e5ef0_0 .net "PCNext", 31 0, L_000001fbd43ea410;  1 drivers
v000001fbd43e59f0_0 .net "PCPlus4", 31 0, L_000001fbd43eb270;  1 drivers
v000001fbd43e5f90_0 .net "PCSrc", 0 0, L_000001fbd437dcf0;  alias, 1 drivers
v000001fbd43e6670_0 .net "PCTarget", 31 0, L_000001fbd43e9c90;  1 drivers
v000001fbd43e6710_0 .net "ReadData", 31 0, L_000001fbd437da50;  alias, 1 drivers
v000001fbd43e7570_0 .net "RegWrite", 0 0, L_000001fbd43ead70;  alias, 1 drivers
v000001fbd43e6f30_0 .net "Result", 31 0, L_000001fbd43ea730;  1 drivers
v000001fbd43e7070_0 .net "ResultSrc", 1 0, L_000001fbd43eaf50;  alias, 1 drivers
v000001fbd43e60d0_0 .net "SrcA", 31 0, L_000001fbd43e9bf0;  1 drivers
v000001fbd43e5a90_0 .net "SrcB", 31 0, L_000001fbd43ea2d0;  1 drivers
v000001fbd43e6cb0_0 .net "WriteData", 31 0, L_000001fbd43e9f10;  alias, 1 drivers
v000001fbd43e7110_0 .net "Zero", 0 0, o000001fbd43893d8;  alias, 0 drivers
v000001fbd43e6c10_0 .net "clk", 0 0, v000001fbd43eb130_0;  alias, 1 drivers
v000001fbd43e5b30_0 .net "reset", 0 0, v000001fbd43e98d0_0;  alias, 1 drivers
L_000001fbd43ea690 .part L_000001fbd437e5b0, 15, 5;
L_000001fbd43ea0f0 .part L_000001fbd437e5b0, 20, 5;
L_000001fbd43ea190 .part L_000001fbd437e5b0, 7, 5;
L_000001fbd43ea230 .part L_000001fbd437e5b0, 7, 25;
S_000001fbd4363d50 .scope module, "alu" "alu" 10 31, 11 8 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001fbd43e1b10_0 .net "ALUControl", 2 0, v000001fbd4382780_0;  alias, 1 drivers
v000001fbd43e2c90_0 .net "ALUResult", 31 0, o000001fbd4388b38;  alias, 0 drivers
v000001fbd43e1110_0 .net "Zero", 0 0, o000001fbd43893d8;  alias, 0 drivers
v000001fbd43e1610_0 .net "a", 31 0, L_000001fbd43e9bf0;  alias, 1 drivers
v000001fbd43e1cf0_0 .net "b", 31 0, L_000001fbd43ea2d0;  alias, 1 drivers
S_000001fbd4360e70 .scope module, "ext" "extend" 10 27, 12 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001fbd43e2290_0 .var "immext", 31 0;
v000001fbd43e2d30_0 .net "immsrc", 1 0, L_000001fbd43eae10;  alias, 1 drivers
v000001fbd43e1570_0 .net "instr", 31 7, L_000001fbd43ea230;  1 drivers
E_000001fbd4373850 .event anyedge, v000001fbd4382460_0, v000001fbd43e1570_0;
S_000001fbd4361000 .scope module, "pcadd4" "adder" 10 21, 13 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001fbd43e1d90_0 .net "a", 31 0, v000001fbd43e2e70_0;  alias, 1 drivers
L_000001fbd4440088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fbd43e19d0_0 .net "b", 31 0, L_000001fbd4440088;  1 drivers
v000001fbd43e14d0_0 .net "y", 31 0, L_000001fbd43eb270;  alias, 1 drivers
L_000001fbd43eb270 .arith/sum 32, v000001fbd43e2e70_0, L_000001fbd4440088;
S_000001fbd4360940 .scope module, "pcaddbranch" "adder" 10 22, 13 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001fbd43e2470_0 .net "a", 31 0, v000001fbd43e2e70_0;  alias, 1 drivers
v000001fbd43e23d0_0 .net "b", 31 0, v000001fbd43e2290_0;  alias, 1 drivers
v000001fbd43e2510_0 .net "y", 31 0, L_000001fbd43e9c90;  alias, 1 drivers
L_000001fbd43e9c90 .arith/sum 32, v000001fbd43e2e70_0, v000001fbd43e2290_0;
S_000001fbd4360ad0 .scope module, "pcmux" "mux2" 10 23, 14 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001fbd4373910 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v000001fbd43e1390_0 .net "d0", 31 0, L_000001fbd43eb270;  alias, 1 drivers
v000001fbd43e2dd0_0 .net "d1", 31 0, L_000001fbd43e9c90;  alias, 1 drivers
v000001fbd43e2970_0 .net "s", 0 0, L_000001fbd437dcf0;  alias, 1 drivers
v000001fbd43e1ed0_0 .net "y", 31 0, L_000001fbd43ea410;  alias, 1 drivers
L_000001fbd43ea410 .functor MUXZ 32, L_000001fbd43eb270, L_000001fbd43e9c90, L_000001fbd437dcf0, C4<>;
S_000001fbd4350eb0 .scope module, "pcreg" "flopr" 10 20, 15 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001fbd4373210 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v000001fbd43e25b0_0 .net "clk", 0 0, v000001fbd43eb130_0;  alias, 1 drivers
v000001fbd43e2b50_0 .net "d", 31 0, L_000001fbd43ea410;  alias, 1 drivers
v000001fbd43e2e70_0 .var "q", 31 0;
v000001fbd43e2150_0 .net "reset", 0 0, v000001fbd43e98d0_0;  alias, 1 drivers
E_000001fbd4372d90 .event posedge, v000001fbd43e2150_0, v000001fbd43834a0_0;
S_000001fbd4351040 .scope module, "resultmux" "mux3" 10 32, 16 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001fbd4373410 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v000001fbd43e26f0_0 .net *"_ivl_1", 0 0, L_000001fbd43ea370;  1 drivers
v000001fbd43e21f0_0 .net *"_ivl_3", 0 0, L_000001fbd43ea550;  1 drivers
v000001fbd43e1250_0 .net *"_ivl_4", 31 0, L_000001fbd43ea5f0;  1 drivers
v000001fbd43e2790_0 .net "d0", 31 0, o000001fbd4388b38;  alias, 0 drivers
v000001fbd43e2830_0 .net "d1", 31 0, L_000001fbd437da50;  alias, 1 drivers
v000001fbd43e2bf0_0 .net "d2", 31 0, L_000001fbd43eb270;  alias, 1 drivers
v000001fbd43e2f10_0 .net "s", 1 0, L_000001fbd43eaf50;  alias, 1 drivers
v000001fbd43e28d0_0 .net "y", 31 0, L_000001fbd43ea730;  alias, 1 drivers
L_000001fbd43ea370 .part L_000001fbd43eaf50, 1, 1;
L_000001fbd43ea550 .part L_000001fbd43eaf50, 0, 1;
L_000001fbd43ea5f0 .functor MUXZ 32, o000001fbd4388b38, L_000001fbd437da50, L_000001fbd43ea550, C4<>;
L_000001fbd43ea730 .functor MUXZ 32, L_000001fbd43ea5f0, L_000001fbd43eb270, L_000001fbd43ea370, C4<>;
S_000001fbd43e4b80 .scope module, "rf" "regfile" 10 26, 17 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001fbd43e2a10_0 .net *"_ivl_0", 31 0, L_000001fbd43eb3b0;  1 drivers
v000001fbd43e1e30_0 .net *"_ivl_10", 6 0, L_000001fbd43eb6d0;  1 drivers
L_000001fbd4440160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fbd43e2ab0_0 .net *"_ivl_13", 1 0, L_000001fbd4440160;  1 drivers
L_000001fbd44401a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbd43e1070_0 .net/2u *"_ivl_14", 31 0, L_000001fbd44401a8;  1 drivers
v000001fbd43e16b0_0 .net *"_ivl_18", 31 0, L_000001fbd43eb770;  1 drivers
L_000001fbd44401f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbd43e12f0_0 .net *"_ivl_21", 26 0, L_000001fbd44401f0;  1 drivers
L_000001fbd4440238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbd43e2010_0 .net/2u *"_ivl_22", 31 0, L_000001fbd4440238;  1 drivers
v000001fbd43e1750_0 .net *"_ivl_24", 0 0, L_000001fbd43e9dd0;  1 drivers
v000001fbd43e1430_0 .net *"_ivl_26", 31 0, L_000001fbd43ea870;  1 drivers
v000001fbd43e17f0_0 .net *"_ivl_28", 6 0, L_000001fbd43e9e70;  1 drivers
L_000001fbd44400d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbd43e1890_0 .net *"_ivl_3", 26 0, L_000001fbd44400d0;  1 drivers
L_000001fbd4440280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fbd43e1930_0 .net *"_ivl_31", 1 0, L_000001fbd4440280;  1 drivers
L_000001fbd44402c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbd43e1a70_0 .net/2u *"_ivl_32", 31 0, L_000001fbd44402c8;  1 drivers
L_000001fbd4440118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbd43e1bb0_0 .net/2u *"_ivl_4", 31 0, L_000001fbd4440118;  1 drivers
v000001fbd43e1f70_0 .net *"_ivl_6", 0 0, L_000001fbd43eb630;  1 drivers
v000001fbd43e20b0_0 .net *"_ivl_8", 31 0, L_000001fbd43e9ab0;  1 drivers
v000001fbd43e5db0_0 .net "a1", 4 0, L_000001fbd43ea690;  1 drivers
v000001fbd43e68f0_0 .net "a2", 4 0, L_000001fbd43ea0f0;  1 drivers
v000001fbd43e76b0_0 .net "a3", 4 0, L_000001fbd43ea190;  1 drivers
v000001fbd43e6850_0 .net "clk", 0 0, v000001fbd43eb130_0;  alias, 1 drivers
v000001fbd43e6530_0 .net "rd1", 31 0, L_000001fbd43e9bf0;  alias, 1 drivers
v000001fbd43e6030_0 .net "rd2", 31 0, L_000001fbd43e9f10;  alias, 1 drivers
v000001fbd43e65d0 .array "rf", 0 31, 31 0;
v000001fbd43e7250_0 .net "wd3", 31 0, L_000001fbd43ea730;  alias, 1 drivers
v000001fbd43e5e50_0 .net "we3", 0 0, L_000001fbd43ead70;  alias, 1 drivers
L_000001fbd43eb3b0 .concat [ 5 27 0 0], L_000001fbd43ea690, L_000001fbd44400d0;
L_000001fbd43eb630 .cmp/ne 32, L_000001fbd43eb3b0, L_000001fbd4440118;
L_000001fbd43e9ab0 .array/port v000001fbd43e65d0, L_000001fbd43eb6d0;
L_000001fbd43eb6d0 .concat [ 5 2 0 0], L_000001fbd43ea690, L_000001fbd4440160;
L_000001fbd43e9bf0 .functor MUXZ 32, L_000001fbd44401a8, L_000001fbd43e9ab0, L_000001fbd43eb630, C4<>;
L_000001fbd43eb770 .concat [ 5 27 0 0], L_000001fbd43ea0f0, L_000001fbd44401f0;
L_000001fbd43e9dd0 .cmp/ne 32, L_000001fbd43eb770, L_000001fbd4440238;
L_000001fbd43ea870 .array/port v000001fbd43e65d0, L_000001fbd43e9e70;
L_000001fbd43e9e70 .concat [ 5 2 0 0], L_000001fbd43ea0f0, L_000001fbd4440280;
L_000001fbd43e9f10 .functor MUXZ 32, L_000001fbd44402c8, L_000001fbd43ea870, L_000001fbd43e9dd0, C4<>;
S_000001fbd43e4220 .scope module, "srcbmux" "mux2" 10 30, 14 1 0, S_000001fbd4363bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001fbd4372c90 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v000001fbd43e6b70_0 .net "d0", 31 0, L_000001fbd43e9f10;  alias, 1 drivers
v000001fbd43e6990_0 .net "d1", 31 0, v000001fbd43e2290_0;  alias, 1 drivers
v000001fbd43e5c70_0 .net "s", 0 0, L_000001fbd43eaeb0;  alias, 1 drivers
v000001fbd43e62b0_0 .net "y", 31 0, L_000001fbd43ea2d0;  alias, 1 drivers
L_000001fbd43ea2d0 .functor MUXZ 32, L_000001fbd43e9f10, v000001fbd43e2290_0, L_000001fbd43eaeb0, C4<>;
    .scope S_000001fbd4338b80;
T_0 ;
    %wait E_000001fbd4373010;
    %load/vec4 v000001fbd4382a00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v000001fbd43826e0_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v000001fbd43826e0_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v000001fbd43826e0_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v000001fbd43826e0_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v000001fbd43826e0_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v000001fbd43826e0_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v000001fbd43826e0_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fbd43389f0;
T_1 ;
    %wait E_000001fbd4373550;
    %load/vec4 v000001fbd4383360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001fbd4382960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000001fbd43828c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fbd4382780_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001fbd4350eb0;
T_2 ;
    %wait E_000001fbd4372d90;
    %load/vec4 v000001fbd43e2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fbd43e2e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fbd43e2b50_0;
    %assign/vec4 v000001fbd43e2e70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fbd43e4b80;
T_3 ;
    %wait E_000001fbd43736d0;
    %load/vec4 v000001fbd43e5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001fbd43e7250_0;
    %load/vec4 v000001fbd43e76b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbd43e65d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fbd4360e70;
T_4 ;
    %wait E_000001fbd4373850;
    %load/vec4 v000001fbd43e2d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001fbd43e2290_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fbd43e2290_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fbd43e2290_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001fbd43e2290_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fbd43e1570_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001fbd43e2290_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fbd443d720;
T_5 ;
    %vpi_call 5 8 "$readmemh", "progmem.txt", v000001fbd43821e0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001fbd443d590;
T_6 ;
    %wait E_000001fbd43736d0;
    %load/vec4 v000001fbd4383040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001fbd4382b40_0;
    %load/vec4 v000001fbd4382000_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fbd4383400, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fbd4388380;
T_7 ;
    %vpi_call 3 8 "$display", "Hello, World" {0 0 0};
    %vpi_call 3 9 "$monitor", "At time %t, PC = %h (%0d)", $time, v000001fbd43e9b50_0, v000001fbd43e9b50_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001fbd4387050;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbd43e98d0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbd43e98d0_0, 0;
    %end;
    .thread T_8;
    .scope S_000001fbd4387050;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbd43eb130_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbd43eb130_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fbd4387050;
T_10 ;
    %wait E_000001fbd4373510;
    %load/vec4 v000001fbd43eb4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001fbd43eb450_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001fbd43eacd0_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 33 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fbd43eb450_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 35 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 36 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "dmem.v";
    "imem.v";
    "riscvsingle.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "mux3.v";
    "regfile.v";
