Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May  6 15:20:16 2025
| Host         : DESKTOP-TO0RVHR running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 28         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on b[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on b[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on b[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on b[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on b[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on c[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on c[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on c[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on c[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on c[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on d[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on d[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on d[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on d[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on d[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on valid_i relative to clock(s) clk_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on q[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on q[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on q[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on q[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on q[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on valid_o relative to clock(s) clk_i
Related violations: <none>


