// Seed: 3350399624
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    output tri0 id_11,
    input wand id_12,
    input wor id_13,
    output tri id_14,
    input wand id_15,
    input supply1 id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply1 id_19,
    output wand id_20
    , id_23,
    output wire id_21
);
  assign id_21 = 1;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd82
) (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  tri0  _id_6
);
  if (1) begin : LABEL_0
    wire [id_6  -  id_6 : -1] id_8;
    assign id_8 = id_6;
  end else begin : LABEL_1
    wire id_9;
    ;
  end
  assign id_2 = id_6;
  assign id_2 = 1;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_4,
      id_3,
      id_2,
      id_5,
      id_5,
      id_3,
      id_1,
      id_1,
      id_3,
      id_4,
      id_0,
      id_4,
      id_5,
      id_0,
      id_3,
      id_3
  );
  assign id_3 = 1;
endmodule
