// Seed: 2079835679
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output tri id_2,
    output tri1 id_3,
    output wor id_4,
    output wire id_5,
    output tri1 id_6
    , id_13,
    input supply0 id_7,
    input tri id_8,
    output wor id_9,
    input tri id_10,
    input supply1 id_11
);
  assign id_9 = ~-1;
  assign module_1.id_2 = 0;
  logic [-1 : -1] id_14;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_3 = 32'd2
) (
    input tri1 id_0,
    output wand id_1,
    input wor _id_2,
    input supply0 _id_3
);
  logic [7:0] id_5;
  logic [id_2 : -1] id_6 = 1;
  assign id_5[id_2] = id_5;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  logic [1 : id_3] id_8, id_9, id_10;
endmodule
