<h1 id="SymphonyImplemtationtopics-FlexNocMaterial">FlexNoc Material</h1><ul><li> Basic interconnect training: <a class="external-link" href="http://15418.courses.cs.cmu.edu/spring2013/lecture/interconnects" rel="nofollow">http://15418.courses.cs.cmu.edu/spring2013/lecture/interconnects</a></li></ul><h1 id="SymphonyImplemtationtopics-5KeyAreasofFocus:">5 Key Areas of Focus:</h1><h2 id="SymphonyImplemtationtopics-○Area1:NativeProtocolAssessment">○Area 1: Native Protocol Assessment</h2><div style="margin-left: 30.0px;" class="O1">•Understanding Native protocol semantics</div><div style="margin-left: 30.0px;" class="O1">•Understanding the requirements of Native protocols and their impact on Symphony architecture</div><div style="margin-left: 30.0px;" class="O1">•Defining the Common Transport Layer functionality to support Native Protocol requirements</div><div style="margin-left: 30.0px;" class="O1">•Address map translation</div><h2 id="SymphonyImplemtationtopics-○Area2:Switchdesigninvestigation">○Area 2: Switch design investigation</h2><div style="margin-left: 30.0px;" class="O1">•Modular switch design investigation given that:</div><div style="margin-left: 60.0px;" class="O2"><ul><li>Have to be comparable to FlexNoc in area and power for the low end systems</li></ul></div><div style="margin-left: 60.0px;" class="O2"><ul><li>Meet the requirements of high end high performance systems</li></ul></div><div style="margin-left: 30.0px;" class="O2"><p>Investigation to understand:</p></div><div style="margin-left: 60.0px;" class="O3">○Modularity</div><div style="margin-left: 60.0px;" class="O3">○Area</div><div style="margin-left: 60.0px;" class="O3">○Power</div><div style="margin-left: 60.0px;" class="O3">○Performance</div><div style="margin-left: 60.0px;" class="O3">○Impact on overall Symphony architecture</div><div class="O3"><h2 id="SymphonyImplemtationtopics-○Area3:End-to-EndCreditManagement">○Area 3: End-to-End Credit Management</h2><div style="margin-left: 30.0px;" class="O1">•Feasibility of Credit management scheme</div><div style="margin-left: 30.0px;" class="O1">•Buffer sizing</div><div style="margin-left: 30.0px;" class="O1">•Protocol development</div><div style="margin-left: 30.0px;" class="O1">•Understanding impact on overall architecture</div><h2 id="SymphonyImplemtationtopics-○Area4:OtherHWblocks:">○Area 4: Other HW blocks:</h2><div style="margin-left: 30.0px;" class="O1">•Symphony has to offer similar HW features as FlexNoc. This task will handle definition of all of those blocks</div><h2 id="SymphonyImplemtationtopics-○Area5:RoutinginvestigationandSimulation">○Area 5: Routing investigation and Simulation</h2><div style="margin-left: 30.0px;" class="O1">•To support irregular topologies we would need to come up with a routing scheme. This area will investigate that and come up with recommendations</div><div style="margin-left: 30.0px;" class="O1">•Start simulation studies to investigate multiple areas</div></div><h1 id="SymphonyImplemtationtopics-Contact">Contact</h1><p>Syed Shah: Available 1/16-1/21; 1/31-</p><p>Sanjay Deshpande: Available 1/24-</p><p>John Coddington: Available 1/16-</p><p> </p>