vendor_name = ModelSim
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/conversorHex7Seg.vhd
source_file = 1, ROMcontent.mif
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Aula13.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULASomaSub.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somaConstante.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderInstru.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/registradorGenerico.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/bancoReg.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ROMMIPS.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Waveform.vwf
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/RAMMIPS.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico2x1.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/estendeSinalGenerico.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somadorGenerico.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULA_1bit.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/somadorULA.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/ULAMIPS.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico2x1_1bit.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico4x1_1bit.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderOpcodeULA.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/decoderFunctULA.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/initROM.mif
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/LUI.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/muxGenerico4x1.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/shiftLeft.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/Waveform1.vwf
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/shiftRight.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/InstruNovas.mif
source_file = 1, /home/rafaelem2/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rafaelem2/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rafaelem2/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rafaelem2/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rafaelem2/projetos/EntregaFinalP2/EntregaIntermediaria_restored/db/Aula13.cbx.xml
design_name = Aula13
instance = comp, \LEDR[0]~output , LEDR[0]~output, Aula13, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Aula13, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Aula13, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Aula13, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Aula13, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Aula13, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Aula13, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Aula13, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, Aula13, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, Aula13, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, Aula13, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Aula13, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Aula13, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Aula13, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Aula13, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Aula13, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Aula13, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, Aula13, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, Aula13, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, Aula13, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, Aula13, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, Aula13, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, Aula13, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, Aula13, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Aula13, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Aula13, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Aula13, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Aula13, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Aula13, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Aula13, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Aula13, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, Aula13, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, Aula13, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, Aula13, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, Aula13, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, Aula13, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, Aula13, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, Aula13, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, Aula13, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, Aula13, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, Aula13, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, Aula13, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, Aula13, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, Aula13, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, Aula13, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, Aula13, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, Aula13, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, Aula13, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, Aula13, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, Aula13, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, Aula13, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, Aula13, 1
instance = comp, \PC_OUT[0]~output , PC_OUT[0]~output, Aula13, 1
instance = comp, \PC_OUT[1]~output , PC_OUT[1]~output, Aula13, 1
instance = comp, \PC_OUT[2]~output , PC_OUT[2]~output, Aula13, 1
instance = comp, \PC_OUT[3]~output , PC_OUT[3]~output, Aula13, 1
instance = comp, \PC_OUT[4]~output , PC_OUT[4]~output, Aula13, 1
instance = comp, \PC_OUT[5]~output , PC_OUT[5]~output, Aula13, 1
instance = comp, \PC_OUT[6]~output , PC_OUT[6]~output, Aula13, 1
instance = comp, \PC_OUT[7]~output , PC_OUT[7]~output, Aula13, 1
instance = comp, \PC_OUT[8]~output , PC_OUT[8]~output, Aula13, 1
instance = comp, \PC_OUT[9]~output , PC_OUT[9]~output, Aula13, 1
instance = comp, \PC_OUT[10]~output , PC_OUT[10]~output, Aula13, 1
instance = comp, \PC_OUT[11]~output , PC_OUT[11]~output, Aula13, 1
instance = comp, \PC_OUT[12]~output , PC_OUT[12]~output, Aula13, 1
instance = comp, \PC_OUT[13]~output , PC_OUT[13]~output, Aula13, 1
instance = comp, \PC_OUT[14]~output , PC_OUT[14]~output, Aula13, 1
instance = comp, \PC_OUT[15]~output , PC_OUT[15]~output, Aula13, 1
instance = comp, \PC_OUT[16]~output , PC_OUT[16]~output, Aula13, 1
instance = comp, \PC_OUT[17]~output , PC_OUT[17]~output, Aula13, 1
instance = comp, \PC_OUT[18]~output , PC_OUT[18]~output, Aula13, 1
instance = comp, \PC_OUT[19]~output , PC_OUT[19]~output, Aula13, 1
instance = comp, \PC_OUT[20]~output , PC_OUT[20]~output, Aula13, 1
instance = comp, \PC_OUT[21]~output , PC_OUT[21]~output, Aula13, 1
instance = comp, \PC_OUT[22]~output , PC_OUT[22]~output, Aula13, 1
instance = comp, \PC_OUT[23]~output , PC_OUT[23]~output, Aula13, 1
instance = comp, \PC_OUT[24]~output , PC_OUT[24]~output, Aula13, 1
instance = comp, \PC_OUT[25]~output , PC_OUT[25]~output, Aula13, 1
instance = comp, \PC_OUT[26]~output , PC_OUT[26]~output, Aula13, 1
instance = comp, \PC_OUT[27]~output , PC_OUT[27]~output, Aula13, 1
instance = comp, \PC_OUT[28]~output , PC_OUT[28]~output, Aula13, 1
instance = comp, \PC_OUT[29]~output , PC_OUT[29]~output, Aula13, 1
instance = comp, \PC_OUT[30]~output , PC_OUT[30]~output, Aula13, 1
instance = comp, \PC_OUT[31]~output , PC_OUT[31]~output, Aula13, 1
instance = comp, \ULA_OUT[0]~output , ULA_OUT[0]~output, Aula13, 1
instance = comp, \ULA_OUT[1]~output , ULA_OUT[1]~output, Aula13, 1
instance = comp, \ULA_OUT[2]~output , ULA_OUT[2]~output, Aula13, 1
instance = comp, \ULA_OUT[3]~output , ULA_OUT[3]~output, Aula13, 1
instance = comp, \ULA_OUT[4]~output , ULA_OUT[4]~output, Aula13, 1
instance = comp, \ULA_OUT[5]~output , ULA_OUT[5]~output, Aula13, 1
instance = comp, \ULA_OUT[6]~output , ULA_OUT[6]~output, Aula13, 1
instance = comp, \ULA_OUT[7]~output , ULA_OUT[7]~output, Aula13, 1
instance = comp, \ULA_OUT[8]~output , ULA_OUT[8]~output, Aula13, 1
instance = comp, \ULA_OUT[9]~output , ULA_OUT[9]~output, Aula13, 1
instance = comp, \ULA_OUT[10]~output , ULA_OUT[10]~output, Aula13, 1
instance = comp, \ULA_OUT[11]~output , ULA_OUT[11]~output, Aula13, 1
instance = comp, \ULA_OUT[12]~output , ULA_OUT[12]~output, Aula13, 1
instance = comp, \ULA_OUT[13]~output , ULA_OUT[13]~output, Aula13, 1
instance = comp, \ULA_OUT[14]~output , ULA_OUT[14]~output, Aula13, 1
instance = comp, \ULA_OUT[15]~output , ULA_OUT[15]~output, Aula13, 1
instance = comp, \ULA_OUT[16]~output , ULA_OUT[16]~output, Aula13, 1
instance = comp, \ULA_OUT[17]~output , ULA_OUT[17]~output, Aula13, 1
instance = comp, \ULA_OUT[18]~output , ULA_OUT[18]~output, Aula13, 1
instance = comp, \ULA_OUT[19]~output , ULA_OUT[19]~output, Aula13, 1
instance = comp, \ULA_OUT[20]~output , ULA_OUT[20]~output, Aula13, 1
instance = comp, \ULA_OUT[21]~output , ULA_OUT[21]~output, Aula13, 1
instance = comp, \ULA_OUT[22]~output , ULA_OUT[22]~output, Aula13, 1
instance = comp, \ULA_OUT[23]~output , ULA_OUT[23]~output, Aula13, 1
instance = comp, \ULA_OUT[24]~output , ULA_OUT[24]~output, Aula13, 1
instance = comp, \ULA_OUT[25]~output , ULA_OUT[25]~output, Aula13, 1
instance = comp, \ULA_OUT[26]~output , ULA_OUT[26]~output, Aula13, 1
instance = comp, \ULA_OUT[27]~output , ULA_OUT[27]~output, Aula13, 1
instance = comp, \ULA_OUT[28]~output , ULA_OUT[28]~output, Aula13, 1
instance = comp, \ULA_OUT[29]~output , ULA_OUT[29]~output, Aula13, 1
instance = comp, \ULA_OUT[30]~output , ULA_OUT[30]~output, Aula13, 1
instance = comp, \ULA_OUT[31]~output , ULA_OUT[31]~output, Aula13, 1
instance = comp, \RAM_OUT[0]~output , RAM_OUT[0]~output, Aula13, 1
instance = comp, \RAM_OUT[1]~output , RAM_OUT[1]~output, Aula13, 1
instance = comp, \RAM_OUT[2]~output , RAM_OUT[2]~output, Aula13, 1
instance = comp, \RAM_OUT[3]~output , RAM_OUT[3]~output, Aula13, 1
instance = comp, \RAM_OUT[4]~output , RAM_OUT[4]~output, Aula13, 1
instance = comp, \RAM_OUT[5]~output , RAM_OUT[5]~output, Aula13, 1
instance = comp, \RAM_OUT[6]~output , RAM_OUT[6]~output, Aula13, 1
instance = comp, \RAM_OUT[7]~output , RAM_OUT[7]~output, Aula13, 1
instance = comp, \RAM_OUT[8]~output , RAM_OUT[8]~output, Aula13, 1
instance = comp, \RAM_OUT[9]~output , RAM_OUT[9]~output, Aula13, 1
instance = comp, \RAM_OUT[10]~output , RAM_OUT[10]~output, Aula13, 1
instance = comp, \RAM_OUT[11]~output , RAM_OUT[11]~output, Aula13, 1
instance = comp, \RAM_OUT[12]~output , RAM_OUT[12]~output, Aula13, 1
instance = comp, \RAM_OUT[13]~output , RAM_OUT[13]~output, Aula13, 1
instance = comp, \RAM_OUT[14]~output , RAM_OUT[14]~output, Aula13, 1
instance = comp, \RAM_OUT[15]~output , RAM_OUT[15]~output, Aula13, 1
instance = comp, \RAM_OUT[16]~output , RAM_OUT[16]~output, Aula13, 1
instance = comp, \RAM_OUT[17]~output , RAM_OUT[17]~output, Aula13, 1
instance = comp, \RAM_OUT[18]~output , RAM_OUT[18]~output, Aula13, 1
instance = comp, \RAM_OUT[19]~output , RAM_OUT[19]~output, Aula13, 1
instance = comp, \RAM_OUT[20]~output , RAM_OUT[20]~output, Aula13, 1
instance = comp, \RAM_OUT[21]~output , RAM_OUT[21]~output, Aula13, 1
instance = comp, \RAM_OUT[22]~output , RAM_OUT[22]~output, Aula13, 1
instance = comp, \RAM_OUT[23]~output , RAM_OUT[23]~output, Aula13, 1
instance = comp, \RAM_OUT[24]~output , RAM_OUT[24]~output, Aula13, 1
instance = comp, \RAM_OUT[25]~output , RAM_OUT[25]~output, Aula13, 1
instance = comp, \RAM_OUT[26]~output , RAM_OUT[26]~output, Aula13, 1
instance = comp, \RAM_OUT[27]~output , RAM_OUT[27]~output, Aula13, 1
instance = comp, \RAM_OUT[28]~output , RAM_OUT[28]~output, Aula13, 1
instance = comp, \RAM_OUT[29]~output , RAM_OUT[29]~output, Aula13, 1
instance = comp, \RAM_OUT[30]~output , RAM_OUT[30]~output, Aula13, 1
instance = comp, \RAM_OUT[31]~output , RAM_OUT[31]~output, Aula13, 1
instance = comp, \PontosdeControle[0]~output , PontosdeControle[0]~output, Aula13, 1
instance = comp, \PontosdeControle[1]~output , PontosdeControle[1]~output, Aula13, 1
instance = comp, \PontosdeControle[2]~output , PontosdeControle[2]~output, Aula13, 1
instance = comp, \PontosdeControle[3]~output , PontosdeControle[3]~output, Aula13, 1
instance = comp, \PontosdeControle[4]~output , PontosdeControle[4]~output, Aula13, 1
instance = comp, \PontosdeControle[5]~output , PontosdeControle[5]~output, Aula13, 1
instance = comp, \PontosdeControle[6]~output , PontosdeControle[6]~output, Aula13, 1
instance = comp, \PontosdeControle[7]~output , PontosdeControle[7]~output, Aula13, 1
instance = comp, \PontosdeControle[8]~output , PontosdeControle[8]~output, Aula13, 1
instance = comp, \PontosdeControle[9]~output , PontosdeControle[9]~output, Aula13, 1
instance = comp, \PontosdeControle[10]~output , PontosdeControle[10]~output, Aula13, 1
instance = comp, \PontosdeControle[11]~output , PontosdeControle[11]~output, Aula13, 1
instance = comp, \PontosdeControle[12]~output , PontosdeControle[12]~output, Aula13, 1
instance = comp, \PontosdeControle[13]~output , PontosdeControle[13]~output, Aula13, 1
instance = comp, \PontosdeControle[14]~output , PontosdeControle[14]~output, Aula13, 1
instance = comp, \PontosdeControle[15]~output , PontosdeControle[15]~output, Aula13, 1
instance = comp, \PontosdeControle[16]~output , PontosdeControle[16]~output, Aula13, 1
instance = comp, \teste_opcode[0]~output , teste_opcode[0]~output, Aula13, 1
instance = comp, \teste_opcode[1]~output , teste_opcode[1]~output, Aula13, 1
instance = comp, \teste_opcode[2]~output , teste_opcode[2]~output, Aula13, 1
instance = comp, \teste_opcode[3]~output , teste_opcode[3]~output, Aula13, 1
instance = comp, \teste_opcode[4]~output , teste_opcode[4]~output, Aula13, 1
instance = comp, \teste_opcode[5]~output , teste_opcode[5]~output, Aula13, 1
instance = comp, \SW[0]~input , SW[0]~input, Aula13, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Aula13, 1
instance = comp, \incrementaPC1|Add0~9 , incrementaPC1|Add0~9, Aula13, 1
instance = comp, \PC|DOUT[2] , PC|DOUT[2], Aula13, 1
instance = comp, \incrementaPC1|Add0~13 , incrementaPC1|Add0~13, Aula13, 1
instance = comp, \PC|DOUT[3] , PC|DOUT[3], Aula13, 1
instance = comp, \incrementaPC1|Add0~17 , incrementaPC1|Add0~17, Aula13, 1
instance = comp, \PC|DOUT[4] , PC|DOUT[4], Aula13, 1
instance = comp, \incrementaPC1|Add0~21 , incrementaPC1|Add0~21, Aula13, 1
instance = comp, \PC|DOUT[5] , PC|DOUT[5], Aula13, 1
instance = comp, \incrementaPC1|Add0~1 , incrementaPC1|Add0~1, Aula13, 1
instance = comp, \PC|DOUT[6] , PC|DOUT[6], Aula13, 1
instance = comp, \incrementaPC1|Add0~5 , incrementaPC1|Add0~5, Aula13, 1
instance = comp, \PC|DOUT[7] , PC|DOUT[7], Aula13, 1
instance = comp, \ROM|memROM~0 , ROM|memROM~0, Aula13, 1
instance = comp, \ROM|memROM~1 , ROM|memROM~1, Aula13, 1
instance = comp, \ROM|memROM~2 , ROM|memROM~2, Aula13, 1
instance = comp, \ROM|memROM~4 , ROM|memROM~4, Aula13, 1
instance = comp, \ROM|memROM~5 , ROM|memROM~5, Aula13, 1
instance = comp, \MUXShift|saida_MUX[3]~7 , MUXShift|saida_MUX[3]~7, Aula13, 1
instance = comp, \ROM|memROM~3 , ROM|memROM~3, Aula13, 1
instance = comp, \MUXShift|saida_MUX[3]~10 , MUXShift|saida_MUX[3]~10, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[24]~24 , MUXNOR|saida_MUX[24]~24, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[26]~26 , MUXNOR|saida_MUX[26]~26, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[28]~28 , MUXNOR|saida_MUX[28]~28, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[30]~30 , MUXNOR|saida_MUX[30]~30, Aula13, 1
instance = comp, \MUXShift|saida_MUX[9]~0 , MUXShift|saida_MUX[9]~0, Aula13, 1
instance = comp, \decoderInstru|selMuxShift[0] , decoderInstru|selMuxShift[0], Aula13, 1
instance = comp, \MUXNOR|saida_MUX[27]~27 , MUXNOR|saida_MUX[27]~27, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[29]~29 , MUXNOR|saida_MUX[29]~29, Aula13, 1
instance = comp, \ROM|memROM~6 , ROM|memROM~6, Aula13, 1
instance = comp, \ROM|memROM~7 , ROM|memROM~7, Aula13, 1
instance = comp, \ShiftLeft|ShiftLeft0~0 , ShiftLeft|ShiftLeft0~0, Aula13, 1
instance = comp, \MUXShift|saida_MUX[29]~87 , MUXShift|saida_MUX[29]~87, Aula13, 1
instance = comp, \MUXShift|saida_MUX[29]~88 , MUXShift|saida_MUX[29]~88, Aula13, 1
instance = comp, \BANCOREG|registrador~1090 , BANCOREG|registrador~1090, Aula13, 1
instance = comp, \BANCOREG|registrador~355 , BANCOREG|registrador~355, Aula13, 1
instance = comp, \BANCOREG|saidaB[29]~25 , BANCOREG|saidaB[29]~25, Aula13, 1
instance = comp, \MUXShift|saida_MUX[9]~5 , MUXShift|saida_MUX[9]~5, Aula13, 1
instance = comp, \MUXShift|saida_MUX[27]~81 , MUXShift|saida_MUX[27]~81, Aula13, 1
instance = comp, \MUXShift|saida_MUX[9]~8 , MUXShift|saida_MUX[9]~8, Aula13, 1
instance = comp, \BANCOREG|registrador~1091 , BANCOREG|registrador~1091, Aula13, 1
instance = comp, \BANCOREG|registrador~62 , BANCOREG|registrador~62, Aula13, 1
instance = comp, \BANCOREG|registrador~1086 , BANCOREG|registrador~1086, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[25]~25 , MUXNOR|saida_MUX[25]~25, Aula13, 1
instance = comp, \MUXShift|saida_MUX[25]~75 , MUXShift|saida_MUX[25]~75, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[22]~23 , MUXNOR|saida_MUX[22]~23, Aula13, 1
instance = comp, \BANCOREG|saidaB[24]~20 , BANCOREG|saidaB[24]~20, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[23]~13 , MUXNOR|saida_MUX[23]~13, Aula13, 1
instance = comp, \BANCOREG|saidaB[25]~21 , BANCOREG|saidaB[25]~21, Aula13, 1
instance = comp, \MUXShift|saida_MUX[23]~69 , MUXShift|saida_MUX[23]~69, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[20]~12 , MUXNOR|saida_MUX[20]~12, Aula13, 1
instance = comp, \BANCOREG|saidaB[22]~18 , BANCOREG|saidaB[22]~18, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[21]~22 , MUXNOR|saida_MUX[21]~22, Aula13, 1
instance = comp, \MUXShift|saida_MUX[21]~63 , MUXShift|saida_MUX[21]~63, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[18]~21 , MUXNOR|saida_MUX[18]~21, Aula13, 1
instance = comp, \BANCOREG|saidaB[20]~16 , BANCOREG|saidaB[20]~16, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[19]~11 , MUXNOR|saida_MUX[19]~11, Aula13, 1
instance = comp, \MUXShift|saida_MUX[19]~57 , MUXShift|saida_MUX[19]~57, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[16]~10 , MUXNOR|saida_MUX[16]~10, Aula13, 1
instance = comp, \BANCOREG|saidaB[18]~14 , BANCOREG|saidaB[18]~14, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[17]~20 , MUXNOR|saida_MUX[17]~20, Aula13, 1
instance = comp, \MUXShift|saida_MUX[17]~51 , MUXShift|saida_MUX[17]~51, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[14]~19 , MUXNOR|saida_MUX[14]~19, Aula13, 1
instance = comp, \BANCOREG|saidaB[16]~12 , BANCOREG|saidaB[16]~12, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[15]~9 , MUXNOR|saida_MUX[15]~9, Aula13, 1
instance = comp, \MUXShift|saida_MUX[15]~45 , MUXShift|saida_MUX[15]~45, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[12]~8 , MUXNOR|saida_MUX[12]~8, Aula13, 1
instance = comp, \BANCOREG|saidaB[14]~10 , BANCOREG|saidaB[14]~10, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[13]~18 , MUXNOR|saida_MUX[13]~18, Aula13, 1
instance = comp, \MUXShift|saida_MUX[13]~39 , MUXShift|saida_MUX[13]~39, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[10]~17 , MUXNOR|saida_MUX[10]~17, Aula13, 1
instance = comp, \BANCOREG|saidaB[12]~8 , BANCOREG|saidaB[12]~8, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[11]~7 , MUXNOR|saida_MUX[11]~7, Aula13, 1
instance = comp, \MUXShift|saida_MUX[11]~33 , MUXShift|saida_MUX[11]~33, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[8]~6 , MUXNOR|saida_MUX[8]~6, Aula13, 1
instance = comp, \BANCOREG|saidaB[10]~6 , BANCOREG|saidaB[10]~6, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[9]~16 , MUXNOR|saida_MUX[9]~16, Aula13, 1
instance = comp, \MUXShift|saida_MUX[9]~27 , MUXShift|saida_MUX[9]~27, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[6]~15 , MUXNOR|saida_MUX[6]~15, Aula13, 1
instance = comp, \BANCOREG|saidaB[8]~4 , BANCOREG|saidaB[8]~4, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[7]~5 , MUXNOR|saida_MUX[7]~5, Aula13, 1
instance = comp, \MUXShift|saida_MUX[7]~21 , MUXShift|saida_MUX[7]~21, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[4]~4 , MUXNOR|saida_MUX[4]~4, Aula13, 1
instance = comp, \BANCOREG|saidaB[6]~2 , BANCOREG|saidaB[6]~2, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[5]~14 , MUXNOR|saida_MUX[5]~14, Aula13, 1
instance = comp, \MUXShift|saida_MUX[5]~15 , MUXShift|saida_MUX[5]~15, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[3]~1 , MUXNOR|saida_MUX[3]~1, Aula13, 1
instance = comp, \BANCOREG|saidaB[4]~0 , BANCOREG|saidaB[4]~0, Aula13, 1
instance = comp, \MUXShift|saida_MUX[3]~6 , MUXShift|saida_MUX[3]~6, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[0]~0 , MUXNOR|saida_MUX[0]~0, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[1]~2 , MUXNOR|saida_MUX[1]~2, Aula13, 1
instance = comp, \ShiftRight|ShiftRight0~1 , ShiftRight|ShiftRight0~1, Aula13, 1
instance = comp, \ShiftRight|ShiftRight0~0 , ShiftRight|ShiftRight0~0, Aula13, 1
instance = comp, \BANCOREG|Equal0~0 , BANCOREG|Equal0~0, Aula13, 1
instance = comp, \BANCOREG|registrador~39 , BANCOREG|registrador~39, Aula13, 1
instance = comp, \BANCOREG|registrador~1063 , BANCOREG|registrador~1063, Aula13, 1
instance = comp, \MUXShift|saida_MUX[1]~2 , MUXShift|saida_MUX[1]~2, Aula13, 1
instance = comp, \MUXShift|saida_MUX[1]~3 , MUXShift|saida_MUX[1]~3, Aula13, 1
instance = comp, \BANCOREG|registrador~1093 , BANCOREG|registrador~1093, Aula13, 1
instance = comp, \BANCOREG|registrador~327 , BANCOREG|registrador~327, Aula13, 1
instance = comp, \MUXShift|saida_MUX[0]~93 , MUXShift|saida_MUX[0]~93, Aula13, 1
instance = comp, \MUXShift|saida_MUX[0]~94 , MUXShift|saida_MUX[0]~94, Aula13, 1
instance = comp, \MUXShift|saida_MUX[0]~1 , MUXShift|saida_MUX[0]~1, Aula13, 1
instance = comp, \BANCOREG|registrador~326 , BANCOREG|registrador~326, Aula13, 1
instance = comp, \BANCOREG|registrador~38 , BANCOREG|registrador~38, Aula13, 1
instance = comp, \BANCOREG|registrador~1062 , BANCOREG|registrador~1062, Aula13, 1
instance = comp, \MUXShift|saida_MUX[3]~9 , MUXShift|saida_MUX[3]~9, Aula13, 1
instance = comp, \MUXShift|saida_MUX[3]~11 , MUXShift|saida_MUX[3]~11, Aula13, 1
instance = comp, \BANCOREG|registrador~1092 , BANCOREG|registrador~1092, Aula13, 1
instance = comp, \BANCOREG|registrador~329 , BANCOREG|registrador~329, Aula13, 1
instance = comp, \MUXShift|saida_MUX[2]~95 , MUXShift|saida_MUX[2]~95, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[2]~3 , MUXNOR|saida_MUX[2]~3, Aula13, 1
instance = comp, \MUXShift|saida_MUX[2]~96 , MUXShift|saida_MUX[2]~96, Aula13, 1
instance = comp, \MUXShift|saida_MUX[2]~4 , MUXShift|saida_MUX[2]~4, Aula13, 1
instance = comp, \BANCOREG|registrador~328 , BANCOREG|registrador~328, Aula13, 1
instance = comp, \BANCOREG|registrador~40 , BANCOREG|registrador~40, Aula13, 1
instance = comp, \BANCOREG|registrador~1064 , BANCOREG|registrador~1064, Aula13, 1
instance = comp, \BANCOREG|registrador~41 , BANCOREG|registrador~41, Aula13, 1
instance = comp, \BANCOREG|registrador~1065 , BANCOREG|registrador~1065, Aula13, 1
instance = comp, \MUXShift|saida_MUX[5]~16 , MUXShift|saida_MUX[5]~16, Aula13, 1
instance = comp, \MUXShift|saida_MUX[5]~17 , MUXShift|saida_MUX[5]~17, Aula13, 1
instance = comp, \BANCOREG|registrador~331 , BANCOREG|registrador~331, Aula13, 1
instance = comp, \BANCOREG|saidaB[5]~1 , BANCOREG|saidaB[5]~1, Aula13, 1
instance = comp, \MUXShift|saida_MUX[4]~12 , MUXShift|saida_MUX[4]~12, Aula13, 1
instance = comp, \MUXShift|saida_MUX[4]~13 , MUXShift|saida_MUX[4]~13, Aula13, 1
instance = comp, \MUXShift|saida_MUX[4]~14 , MUXShift|saida_MUX[4]~14, Aula13, 1
instance = comp, \BANCOREG|registrador~330 , BANCOREG|registrador~330, Aula13, 1
instance = comp, \BANCOREG|registrador~42 , BANCOREG|registrador~42, Aula13, 1
instance = comp, \BANCOREG|registrador~1066 , BANCOREG|registrador~1066, Aula13, 1
instance = comp, \BANCOREG|registrador~43 , BANCOREG|registrador~43, Aula13, 1
instance = comp, \BANCOREG|registrador~1067 , BANCOREG|registrador~1067, Aula13, 1
instance = comp, \MUXShift|saida_MUX[7]~22 , MUXShift|saida_MUX[7]~22, Aula13, 1
instance = comp, \MUXShift|saida_MUX[7]~23 , MUXShift|saida_MUX[7]~23, Aula13, 1
instance = comp, \BANCOREG|registrador~333 , BANCOREG|registrador~333, Aula13, 1
instance = comp, \BANCOREG|saidaB[7]~3 , BANCOREG|saidaB[7]~3, Aula13, 1
instance = comp, \MUXShift|saida_MUX[6]~18 , MUXShift|saida_MUX[6]~18, Aula13, 1
instance = comp, \MUXShift|saida_MUX[6]~19 , MUXShift|saida_MUX[6]~19, Aula13, 1
instance = comp, \MUXShift|saida_MUX[6]~20 , MUXShift|saida_MUX[6]~20, Aula13, 1
instance = comp, \BANCOREG|registrador~332 , BANCOREG|registrador~332, Aula13, 1
instance = comp, \BANCOREG|registrador~44 , BANCOREG|registrador~44, Aula13, 1
instance = comp, \BANCOREG|registrador~1068 , BANCOREG|registrador~1068, Aula13, 1
instance = comp, \BANCOREG|registrador~45 , BANCOREG|registrador~45, Aula13, 1
instance = comp, \BANCOREG|registrador~1069 , BANCOREG|registrador~1069, Aula13, 1
instance = comp, \MUXShift|saida_MUX[9]~28 , MUXShift|saida_MUX[9]~28, Aula13, 1
instance = comp, \MUXShift|saida_MUX[9]~29 , MUXShift|saida_MUX[9]~29, Aula13, 1
instance = comp, \BANCOREG|registrador~335 , BANCOREG|registrador~335, Aula13, 1
instance = comp, \BANCOREG|saidaB[9]~5 , BANCOREG|saidaB[9]~5, Aula13, 1
instance = comp, \MUXShift|saida_MUX[8]~24 , MUXShift|saida_MUX[8]~24, Aula13, 1
instance = comp, \MUXShift|saida_MUX[8]~25 , MUXShift|saida_MUX[8]~25, Aula13, 1
instance = comp, \MUXShift|saida_MUX[8]~26 , MUXShift|saida_MUX[8]~26, Aula13, 1
instance = comp, \BANCOREG|registrador~334 , BANCOREG|registrador~334, Aula13, 1
instance = comp, \BANCOREG|registrador~46 , BANCOREG|registrador~46, Aula13, 1
instance = comp, \BANCOREG|registrador~1070 , BANCOREG|registrador~1070, Aula13, 1
instance = comp, \BANCOREG|registrador~47 , BANCOREG|registrador~47, Aula13, 1
instance = comp, \BANCOREG|registrador~1071 , BANCOREG|registrador~1071, Aula13, 1
instance = comp, \MUXShift|saida_MUX[11]~34 , MUXShift|saida_MUX[11]~34, Aula13, 1
instance = comp, \MUXShift|saida_MUX[11]~35 , MUXShift|saida_MUX[11]~35, Aula13, 1
instance = comp, \BANCOREG|registrador~337 , BANCOREG|registrador~337, Aula13, 1
instance = comp, \BANCOREG|saidaB[11]~7 , BANCOREG|saidaB[11]~7, Aula13, 1
instance = comp, \MUXShift|saida_MUX[10]~30 , MUXShift|saida_MUX[10]~30, Aula13, 1
instance = comp, \MUXShift|saida_MUX[10]~31 , MUXShift|saida_MUX[10]~31, Aula13, 1
instance = comp, \MUXShift|saida_MUX[10]~32 , MUXShift|saida_MUX[10]~32, Aula13, 1
instance = comp, \BANCOREG|registrador~336 , BANCOREG|registrador~336, Aula13, 1
instance = comp, \BANCOREG|registrador~48 , BANCOREG|registrador~48, Aula13, 1
instance = comp, \BANCOREG|registrador~1072 , BANCOREG|registrador~1072, Aula13, 1
instance = comp, \BANCOREG|registrador~49 , BANCOREG|registrador~49, Aula13, 1
instance = comp, \BANCOREG|registrador~1073 , BANCOREG|registrador~1073, Aula13, 1
instance = comp, \MUXShift|saida_MUX[13]~40 , MUXShift|saida_MUX[13]~40, Aula13, 1
instance = comp, \MUXShift|saida_MUX[13]~41 , MUXShift|saida_MUX[13]~41, Aula13, 1
instance = comp, \BANCOREG|registrador~339 , BANCOREG|registrador~339, Aula13, 1
instance = comp, \BANCOREG|saidaB[13]~9 , BANCOREG|saidaB[13]~9, Aula13, 1
instance = comp, \MUXShift|saida_MUX[12]~36 , MUXShift|saida_MUX[12]~36, Aula13, 1
instance = comp, \MUXShift|saida_MUX[12]~37 , MUXShift|saida_MUX[12]~37, Aula13, 1
instance = comp, \MUXShift|saida_MUX[12]~38 , MUXShift|saida_MUX[12]~38, Aula13, 1
instance = comp, \BANCOREG|registrador~338 , BANCOREG|registrador~338, Aula13, 1
instance = comp, \BANCOREG|registrador~50 , BANCOREG|registrador~50, Aula13, 1
instance = comp, \BANCOREG|registrador~1074 , BANCOREG|registrador~1074, Aula13, 1
instance = comp, \BANCOREG|registrador~51 , BANCOREG|registrador~51, Aula13, 1
instance = comp, \BANCOREG|registrador~1075 , BANCOREG|registrador~1075, Aula13, 1
instance = comp, \MUXShift|saida_MUX[15]~46 , MUXShift|saida_MUX[15]~46, Aula13, 1
instance = comp, \MUXShift|saida_MUX[15]~47 , MUXShift|saida_MUX[15]~47, Aula13, 1
instance = comp, \BANCOREG|registrador~341 , BANCOREG|registrador~341, Aula13, 1
instance = comp, \BANCOREG|saidaB[15]~11 , BANCOREG|saidaB[15]~11, Aula13, 1
instance = comp, \MUXShift|saida_MUX[14]~42 , MUXShift|saida_MUX[14]~42, Aula13, 1
instance = comp, \MUXShift|saida_MUX[14]~43 , MUXShift|saida_MUX[14]~43, Aula13, 1
instance = comp, \MUXShift|saida_MUX[14]~44 , MUXShift|saida_MUX[14]~44, Aula13, 1
instance = comp, \BANCOREG|registrador~340 , BANCOREG|registrador~340, Aula13, 1
instance = comp, \BANCOREG|registrador~52 , BANCOREG|registrador~52, Aula13, 1
instance = comp, \BANCOREG|registrador~1076 , BANCOREG|registrador~1076, Aula13, 1
instance = comp, \BANCOREG|registrador~53 , BANCOREG|registrador~53, Aula13, 1
instance = comp, \BANCOREG|registrador~1077 , BANCOREG|registrador~1077, Aula13, 1
instance = comp, \MUXShift|saida_MUX[17]~52 , MUXShift|saida_MUX[17]~52, Aula13, 1
instance = comp, \MUXShift|saida_MUX[17]~53 , MUXShift|saida_MUX[17]~53, Aula13, 1
instance = comp, \BANCOREG|registrador~343 , BANCOREG|registrador~343, Aula13, 1
instance = comp, \BANCOREG|saidaB[17]~13 , BANCOREG|saidaB[17]~13, Aula13, 1
instance = comp, \MUXShift|saida_MUX[16]~48 , MUXShift|saida_MUX[16]~48, Aula13, 1
instance = comp, \MUXShift|saida_MUX[16]~49 , MUXShift|saida_MUX[16]~49, Aula13, 1
instance = comp, \MUXShift|saida_MUX[16]~50 , MUXShift|saida_MUX[16]~50, Aula13, 1
instance = comp, \BANCOREG|registrador~342 , BANCOREG|registrador~342, Aula13, 1
instance = comp, \BANCOREG|registrador~54 , BANCOREG|registrador~54, Aula13, 1
instance = comp, \BANCOREG|registrador~1078 , BANCOREG|registrador~1078, Aula13, 1
instance = comp, \BANCOREG|registrador~55 , BANCOREG|registrador~55, Aula13, 1
instance = comp, \BANCOREG|registrador~1079 , BANCOREG|registrador~1079, Aula13, 1
instance = comp, \MUXShift|saida_MUX[19]~58 , MUXShift|saida_MUX[19]~58, Aula13, 1
instance = comp, \MUXShift|saida_MUX[19]~59 , MUXShift|saida_MUX[19]~59, Aula13, 1
instance = comp, \BANCOREG|registrador~345 , BANCOREG|registrador~345, Aula13, 1
instance = comp, \BANCOREG|saidaB[19]~15 , BANCOREG|saidaB[19]~15, Aula13, 1
instance = comp, \MUXShift|saida_MUX[18]~54 , MUXShift|saida_MUX[18]~54, Aula13, 1
instance = comp, \MUXShift|saida_MUX[18]~55 , MUXShift|saida_MUX[18]~55, Aula13, 1
instance = comp, \MUXShift|saida_MUX[18]~56 , MUXShift|saida_MUX[18]~56, Aula13, 1
instance = comp, \BANCOREG|registrador~344 , BANCOREG|registrador~344, Aula13, 1
instance = comp, \BANCOREG|registrador~56 , BANCOREG|registrador~56, Aula13, 1
instance = comp, \BANCOREG|registrador~1080 , BANCOREG|registrador~1080, Aula13, 1
instance = comp, \BANCOREG|registrador~57 , BANCOREG|registrador~57, Aula13, 1
instance = comp, \BANCOREG|registrador~1081 , BANCOREG|registrador~1081, Aula13, 1
instance = comp, \MUXShift|saida_MUX[21]~64 , MUXShift|saida_MUX[21]~64, Aula13, 1
instance = comp, \MUXShift|saida_MUX[21]~65 , MUXShift|saida_MUX[21]~65, Aula13, 1
instance = comp, \BANCOREG|registrador~347 , BANCOREG|registrador~347, Aula13, 1
instance = comp, \BANCOREG|saidaB[21]~17 , BANCOREG|saidaB[21]~17, Aula13, 1
instance = comp, \MUXShift|saida_MUX[20]~60 , MUXShift|saida_MUX[20]~60, Aula13, 1
instance = comp, \MUXShift|saida_MUX[20]~61 , MUXShift|saida_MUX[20]~61, Aula13, 1
instance = comp, \MUXShift|saida_MUX[20]~62 , MUXShift|saida_MUX[20]~62, Aula13, 1
instance = comp, \BANCOREG|registrador~346 , BANCOREG|registrador~346, Aula13, 1
instance = comp, \BANCOREG|registrador~58 , BANCOREG|registrador~58, Aula13, 1
instance = comp, \BANCOREG|registrador~1082 , BANCOREG|registrador~1082, Aula13, 1
instance = comp, \BANCOREG|registrador~59 , BANCOREG|registrador~59, Aula13, 1
instance = comp, \BANCOREG|registrador~1083 , BANCOREG|registrador~1083, Aula13, 1
instance = comp, \MUXShift|saida_MUX[23]~70 , MUXShift|saida_MUX[23]~70, Aula13, 1
instance = comp, \MUXShift|saida_MUX[23]~71 , MUXShift|saida_MUX[23]~71, Aula13, 1
instance = comp, \BANCOREG|registrador~349 , BANCOREG|registrador~349, Aula13, 1
instance = comp, \BANCOREG|saidaB[23]~19 , BANCOREG|saidaB[23]~19, Aula13, 1
instance = comp, \MUXShift|saida_MUX[22]~66 , MUXShift|saida_MUX[22]~66, Aula13, 1
instance = comp, \MUXShift|saida_MUX[22]~67 , MUXShift|saida_MUX[22]~67, Aula13, 1
instance = comp, \MUXShift|saida_MUX[22]~68 , MUXShift|saida_MUX[22]~68, Aula13, 1
instance = comp, \BANCOREG|registrador~348 , BANCOREG|registrador~348, Aula13, 1
instance = comp, \BANCOREG|registrador~60 , BANCOREG|registrador~60, Aula13, 1
instance = comp, \BANCOREG|registrador~1084 , BANCOREG|registrador~1084, Aula13, 1
instance = comp, \BANCOREG|registrador~61 , BANCOREG|registrador~61, Aula13, 1
instance = comp, \BANCOREG|registrador~1085 , BANCOREG|registrador~1085, Aula13, 1
instance = comp, \MUXShift|saida_MUX[25]~76 , MUXShift|saida_MUX[25]~76, Aula13, 1
instance = comp, \MUXShift|saida_MUX[25]~77 , MUXShift|saida_MUX[25]~77, Aula13, 1
instance = comp, \BANCOREG|registrador~351 , BANCOREG|registrador~351, Aula13, 1
instance = comp, \BANCOREG|registrador~63 , BANCOREG|registrador~63, Aula13, 1
instance = comp, \BANCOREG|registrador~1087 , BANCOREG|registrador~1087, Aula13, 1
instance = comp, \BANCOREG|registrador~64 , BANCOREG|registrador~64, Aula13, 1
instance = comp, \BANCOREG|registrador~1088 , BANCOREG|registrador~1088, Aula13, 1
instance = comp, \MUXShift|saida_MUX[27]~82 , MUXShift|saida_MUX[27]~82, Aula13, 1
instance = comp, \MUXShift|saida_MUX[27]~83 , MUXShift|saida_MUX[27]~83, Aula13, 1
instance = comp, \BANCOREG|registrador~353 , BANCOREG|registrador~353, Aula13, 1
instance = comp, \BANCOREG|saidaB[27]~23 , BANCOREG|saidaB[27]~23, Aula13, 1
instance = comp, \ShiftLeft|ShiftLeft0~1 , ShiftLeft|ShiftLeft0~1, Aula13, 1
instance = comp, \MUXNOR|saida_MUX[31]~31 , MUXNOR|saida_MUX[31]~31, Aula13, 1
instance = comp, \ShiftLeft|ShiftLeft0~2 , ShiftLeft|ShiftLeft0~2, Aula13, 1
instance = comp, \MUXShift|saida_MUX[31]~92 , MUXShift|saida_MUX[31]~92, Aula13, 1
instance = comp, \BANCOREG|registrador~357 , BANCOREG|registrador~357, Aula13, 1
instance = comp, \BANCOREG|saidaB[31]~27 , BANCOREG|saidaB[31]~27, Aula13, 1
instance = comp, \BANCOREG|registrador~68 , BANCOREG|registrador~68, Aula13, 1
instance = comp, \MUXShift|saida_MUX[30]~89 , MUXShift|saida_MUX[30]~89, Aula13, 1
instance = comp, \MUXShift|saida_MUX[30]~90 , MUXShift|saida_MUX[30]~90, Aula13, 1
instance = comp, \MUXShift|saida_MUX[30]~91 , MUXShift|saida_MUX[30]~91, Aula13, 1
instance = comp, \BANCOREG|registrador~356 , BANCOREG|registrador~356, Aula13, 1
instance = comp, \BANCOREG|saidaB[30]~26 , BANCOREG|saidaB[30]~26, Aula13, 1
instance = comp, \MUXShift|saida_MUX[28]~84 , MUXShift|saida_MUX[28]~84, Aula13, 1
instance = comp, \BANCOREG|registrador~65 , BANCOREG|registrador~65, Aula13, 1
instance = comp, \BANCOREG|registrador~1089 , BANCOREG|registrador~1089, Aula13, 1
instance = comp, \MUXShift|saida_MUX[28]~85 , MUXShift|saida_MUX[28]~85, Aula13, 1
instance = comp, \MUXShift|saida_MUX[28]~86 , MUXShift|saida_MUX[28]~86, Aula13, 1
instance = comp, \BANCOREG|registrador~354 , BANCOREG|registrador~354, Aula13, 1
instance = comp, \BANCOREG|saidaB[28]~24 , BANCOREG|saidaB[28]~24, Aula13, 1
instance = comp, \MUXShift|saida_MUX[26]~78 , MUXShift|saida_MUX[26]~78, Aula13, 1
instance = comp, \MUXShift|saida_MUX[26]~79 , MUXShift|saida_MUX[26]~79, Aula13, 1
instance = comp, \MUXShift|saida_MUX[26]~80 , MUXShift|saida_MUX[26]~80, Aula13, 1
instance = comp, \BANCOREG|registrador~352 , BANCOREG|registrador~352, Aula13, 1
instance = comp, \BANCOREG|saidaB[26]~22 , BANCOREG|saidaB[26]~22, Aula13, 1
instance = comp, \MUXShift|saida_MUX[24]~72 , MUXShift|saida_MUX[24]~72, Aula13, 1
instance = comp, \MUXShift|saida_MUX[24]~73 , MUXShift|saida_MUX[24]~73, Aula13, 1
instance = comp, \MUXShift|saida_MUX[24]~74 , MUXShift|saida_MUX[24]~74, Aula13, 1
instance = comp, \BANCOREG|registrador~350 , BANCOREG|registrador~350, Aula13, 1
instance = comp, \incrementaPC1|Add0~57 , incrementaPC1|Add0~57, Aula13, 1
instance = comp, \PC|DOUT[8] , PC|DOUT[8], Aula13, 1
instance = comp, \incrementaPC1|Add0~69 , incrementaPC1|Add0~69, Aula13, 1
instance = comp, \PC|DOUT[9] , PC|DOUT[9], Aula13, 1
instance = comp, \incrementaPC1|Add0~65 , incrementaPC1|Add0~65, Aula13, 1
instance = comp, \PC|DOUT[10] , PC|DOUT[10], Aula13, 1
instance = comp, \incrementaPC1|Add0~61 , incrementaPC1|Add0~61, Aula13, 1
instance = comp, \PC|DOUT[11] , PC|DOUT[11], Aula13, 1
instance = comp, \incrementaPC1|Add0~73 , incrementaPC1|Add0~73, Aula13, 1
instance = comp, \PC|DOUT[12] , PC|DOUT[12], Aula13, 1
instance = comp, \incrementaPC1|Add0~85 , incrementaPC1|Add0~85, Aula13, 1
instance = comp, \PC|DOUT[13] , PC|DOUT[13], Aula13, 1
instance = comp, \incrementaPC1|Add0~81 , incrementaPC1|Add0~81, Aula13, 1
instance = comp, \PC|DOUT[14] , PC|DOUT[14], Aula13, 1
instance = comp, \incrementaPC1|Add0~77 , incrementaPC1|Add0~77, Aula13, 1
instance = comp, \PC|DOUT[15] , PC|DOUT[15], Aula13, 1
instance = comp, \incrementaPC1|Add0~89 , incrementaPC1|Add0~89, Aula13, 1
instance = comp, \PC|DOUT[16] , PC|DOUT[16], Aula13, 1
instance = comp, \incrementaPC1|Add0~101 , incrementaPC1|Add0~101, Aula13, 1
instance = comp, \PC|DOUT[17] , PC|DOUT[17], Aula13, 1
instance = comp, \incrementaPC1|Add0~97 , incrementaPC1|Add0~97, Aula13, 1
instance = comp, \PC|DOUT[18] , PC|DOUT[18], Aula13, 1
instance = comp, \incrementaPC1|Add0~93 , incrementaPC1|Add0~93, Aula13, 1
instance = comp, \PC|DOUT[19] , PC|DOUT[19], Aula13, 1
instance = comp, \incrementaPC1|Add0~105 , incrementaPC1|Add0~105, Aula13, 1
instance = comp, \PC|DOUT[20] , PC|DOUT[20], Aula13, 1
instance = comp, \incrementaPC1|Add0~117 , incrementaPC1|Add0~117, Aula13, 1
instance = comp, \PC|DOUT[21] , PC|DOUT[21], Aula13, 1
instance = comp, \incrementaPC1|Add0~113 , incrementaPC1|Add0~113, Aula13, 1
instance = comp, \PC|DOUT[22] , PC|DOUT[22], Aula13, 1
instance = comp, \incrementaPC1|Add0~109 , incrementaPC1|Add0~109, Aula13, 1
instance = comp, \PC|DOUT[23] , PC|DOUT[23], Aula13, 1
instance = comp, \incrementaPC1|Add0~25 , incrementaPC1|Add0~25, Aula13, 1
instance = comp, \PC|DOUT[24] , PC|DOUT[24], Aula13, 1
instance = comp, \muxSaida|saida_MUX[24]~0 , muxSaida|saida_MUX[24]~0, Aula13, 1
instance = comp, \incrementaPC1|Add0~29 , incrementaPC1|Add0~29, Aula13, 1
instance = comp, \PC|DOUT[25] , PC|DOUT[25], Aula13, 1
instance = comp, \muxSaida|saida_MUX[25]~1 , muxSaida|saida_MUX[25]~1, Aula13, 1
instance = comp, \incrementaPC1|Add0~33 , incrementaPC1|Add0~33, Aula13, 1
instance = comp, \PC|DOUT[26] , PC|DOUT[26], Aula13, 1
instance = comp, \muxSaida|saida_MUX[26]~2 , muxSaida|saida_MUX[26]~2, Aula13, 1
instance = comp, \incrementaPC1|Add0~37 , incrementaPC1|Add0~37, Aula13, 1
instance = comp, \PC|DOUT[27] , PC|DOUT[27], Aula13, 1
instance = comp, \muxSaida|saida_MUX[27]~3 , muxSaida|saida_MUX[27]~3, Aula13, 1
instance = comp, \incrementaPC1|Add0~41 , incrementaPC1|Add0~41, Aula13, 1
instance = comp, \PC|DOUT[28] , PC|DOUT[28], Aula13, 1
instance = comp, \muxSaida|saida_MUX[28]~4 , muxSaida|saida_MUX[28]~4, Aula13, 1
instance = comp, \incrementaPC1|Add0~45 , incrementaPC1|Add0~45, Aula13, 1
instance = comp, \PC|DOUT[29] , PC|DOUT[29], Aula13, 1
instance = comp, \muxSaida|saida_MUX[29]~5 , muxSaida|saida_MUX[29]~5, Aula13, 1
instance = comp, \incrementaPC1|Add0~49 , incrementaPC1|Add0~49, Aula13, 1
instance = comp, \PC|DOUT[30] , PC|DOUT[30], Aula13, 1
instance = comp, \muxSaida|saida_MUX[30]~6 , muxSaida|saida_MUX[30]~6, Aula13, 1
instance = comp, \incrementaPC1|Add0~53 , incrementaPC1|Add0~53, Aula13, 1
instance = comp, \PC|DOUT[31] , PC|DOUT[31], Aula13, 1
instance = comp, \muxSaida|saida_MUX[31]~7 , muxSaida|saida_MUX[31]~7, Aula13, 1
instance = comp, \muxSaida|saida_MUX[2]~8 , muxSaida|saida_MUX[2]~8, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[0]~0 , DECHEX0|rascSaida7seg[0]~0, Aula13, 1
instance = comp, \muxSaida|saida_MUX[3]~9 , muxSaida|saida_MUX[3]~9, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[1]~1 , DECHEX0|rascSaida7seg[1]~1, Aula13, 1
instance = comp, \muxSaida|saida_MUX[0]~10 , muxSaida|saida_MUX[0]~10, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[1]~2 , DECHEX0|rascSaida7seg[1]~2, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[2]~3 , DECHEX0|rascSaida7seg[2]~3, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[3]~4 , DECHEX0|rascSaida7seg[3]~4, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[4]~5 , DECHEX0|rascSaida7seg[4]~5, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[5]~6 , DECHEX0|rascSaida7seg[5]~6, Aula13, 1
instance = comp, \DECHEX0|rascSaida7seg[6]~7 , DECHEX0|rascSaida7seg[6]~7, Aula13, 1
instance = comp, \muxSaida|saida_MUX[7]~11 , muxSaida|saida_MUX[7]~11, Aula13, 1
instance = comp, \muxSaida|saida_MUX[6]~12 , muxSaida|saida_MUX[6]~12, Aula13, 1
instance = comp, \muxSaida|saida_MUX[5]~13 , muxSaida|saida_MUX[5]~13, Aula13, 1
instance = comp, \DECHEX1|rascSaida7seg[0]~0 , DECHEX1|rascSaida7seg[0]~0, Aula13, 1
instance = comp, \muxSaida|saida_MUX[4]~14 , muxSaida|saida_MUX[4]~14, Aula13, 1
instance = comp, \DECHEX1|rascSaida7seg[1]~1 , DECHEX1|rascSaida7seg[1]~1, Aula13, 1
instance = comp, \DECHEX1|rascSaida7seg[2]~2 , DECHEX1|rascSaida7seg[2]~2, Aula13, 1
instance = comp, \DECHEX1|rascSaida7seg[3]~3 , DECHEX1|rascSaida7seg[3]~3, Aula13, 1
instance = comp, \DECHEX1|rascSaida7seg[4]~4 , DECHEX1|rascSaida7seg[4]~4, Aula13, 1
instance = comp, \DECHEX1|rascSaida7seg[5]~5 , DECHEX1|rascSaida7seg[5]~5, Aula13, 1
instance = comp, \DECHEX1|rascSaida7seg[6]~6 , DECHEX1|rascSaida7seg[6]~6, Aula13, 1
instance = comp, \muxSaida|saida_MUX[11]~15 , muxSaida|saida_MUX[11]~15, Aula13, 1
instance = comp, \muxSaida|saida_MUX[10]~16 , muxSaida|saida_MUX[10]~16, Aula13, 1
instance = comp, \muxSaida|saida_MUX[9]~17 , muxSaida|saida_MUX[9]~17, Aula13, 1
instance = comp, \DECHEX2|rascSaida7seg[0]~0 , DECHEX2|rascSaida7seg[0]~0, Aula13, 1
instance = comp, \muxSaida|saida_MUX[8]~18 , muxSaida|saida_MUX[8]~18, Aula13, 1
instance = comp, \DECHEX2|rascSaida7seg[1]~1 , DECHEX2|rascSaida7seg[1]~1, Aula13, 1
instance = comp, \DECHEX2|rascSaida7seg[2]~2 , DECHEX2|rascSaida7seg[2]~2, Aula13, 1
instance = comp, \DECHEX2|rascSaida7seg[3]~3 , DECHEX2|rascSaida7seg[3]~3, Aula13, 1
instance = comp, \DECHEX2|rascSaida7seg[4]~4 , DECHEX2|rascSaida7seg[4]~4, Aula13, 1
instance = comp, \DECHEX2|rascSaida7seg[5]~5 , DECHEX2|rascSaida7seg[5]~5, Aula13, 1
instance = comp, \DECHEX2|rascSaida7seg[6]~6 , DECHEX2|rascSaida7seg[6]~6, Aula13, 1
instance = comp, \muxSaida|saida_MUX[15]~19 , muxSaida|saida_MUX[15]~19, Aula13, 1
instance = comp, \muxSaida|saida_MUX[14]~20 , muxSaida|saida_MUX[14]~20, Aula13, 1
instance = comp, \muxSaida|saida_MUX[13]~21 , muxSaida|saida_MUX[13]~21, Aula13, 1
instance = comp, \DECHEX3|rascSaida7seg[0]~0 , DECHEX3|rascSaida7seg[0]~0, Aula13, 1
instance = comp, \muxSaida|saida_MUX[12]~22 , muxSaida|saida_MUX[12]~22, Aula13, 1
instance = comp, \DECHEX3|rascSaida7seg[1]~1 , DECHEX3|rascSaida7seg[1]~1, Aula13, 1
instance = comp, \DECHEX3|rascSaida7seg[2]~2 , DECHEX3|rascSaida7seg[2]~2, Aula13, 1
instance = comp, \DECHEX3|rascSaida7seg[3]~3 , DECHEX3|rascSaida7seg[3]~3, Aula13, 1
instance = comp, \DECHEX3|rascSaida7seg[4]~4 , DECHEX3|rascSaida7seg[4]~4, Aula13, 1
instance = comp, \DECHEX3|rascSaida7seg[5]~5 , DECHEX3|rascSaida7seg[5]~5, Aula13, 1
instance = comp, \DECHEX3|rascSaida7seg[6]~6 , DECHEX3|rascSaida7seg[6]~6, Aula13, 1
instance = comp, \muxSaida|saida_MUX[19]~23 , muxSaida|saida_MUX[19]~23, Aula13, 1
instance = comp, \muxSaida|saida_MUX[18]~24 , muxSaida|saida_MUX[18]~24, Aula13, 1
instance = comp, \muxSaida|saida_MUX[17]~25 , muxSaida|saida_MUX[17]~25, Aula13, 1
instance = comp, \DECHEX4|rascSaida7seg[0]~0 , DECHEX4|rascSaida7seg[0]~0, Aula13, 1
instance = comp, \muxSaida|saida_MUX[16]~26 , muxSaida|saida_MUX[16]~26, Aula13, 1
instance = comp, \DECHEX4|rascSaida7seg[1]~1 , DECHEX4|rascSaida7seg[1]~1, Aula13, 1
instance = comp, \DECHEX4|rascSaida7seg[2]~2 , DECHEX4|rascSaida7seg[2]~2, Aula13, 1
instance = comp, \DECHEX4|rascSaida7seg[3]~3 , DECHEX4|rascSaida7seg[3]~3, Aula13, 1
instance = comp, \DECHEX4|rascSaida7seg[4]~4 , DECHEX4|rascSaida7seg[4]~4, Aula13, 1
instance = comp, \DECHEX4|rascSaida7seg[5]~5 , DECHEX4|rascSaida7seg[5]~5, Aula13, 1
instance = comp, \DECHEX4|rascSaida7seg[6]~6 , DECHEX4|rascSaida7seg[6]~6, Aula13, 1
instance = comp, \muxSaida|saida_MUX[23]~27 , muxSaida|saida_MUX[23]~27, Aula13, 1
instance = comp, \muxSaida|saida_MUX[22]~28 , muxSaida|saida_MUX[22]~28, Aula13, 1
instance = comp, \muxSaida|saida_MUX[21]~29 , muxSaida|saida_MUX[21]~29, Aula13, 1
instance = comp, \DECHEX5|rascSaida7seg[0]~0 , DECHEX5|rascSaida7seg[0]~0, Aula13, 1
instance = comp, \muxSaida|saida_MUX[20]~30 , muxSaida|saida_MUX[20]~30, Aula13, 1
instance = comp, \DECHEX5|rascSaida7seg[1]~1 , DECHEX5|rascSaida7seg[1]~1, Aula13, 1
instance = comp, \DECHEX5|rascSaida7seg[2]~2 , DECHEX5|rascSaida7seg[2]~2, Aula13, 1
instance = comp, \DECHEX5|rascSaida7seg[3]~3 , DECHEX5|rascSaida7seg[3]~3, Aula13, 1
instance = comp, \DECHEX5|rascSaida7seg[4]~4 , DECHEX5|rascSaida7seg[4]~4, Aula13, 1
instance = comp, \DECHEX5|rascSaida7seg[5]~5 , DECHEX5|rascSaida7seg[5]~5, Aula13, 1
instance = comp, \DECHEX5|rascSaida7seg[6]~6 , DECHEX5|rascSaida7seg[6]~6, Aula13, 1
instance = comp, \decoderFunctULA|Equal1~0 , decoderFunctULA|Equal1~0, Aula13, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, Aula13, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Aula13, 1
instance = comp, \KEY[2]~input , KEY[2]~input, Aula13, 1
instance = comp, \KEY[3]~input , KEY[3]~input, Aula13, 1
instance = comp, \SW[1]~input , SW[1]~input, Aula13, 1
instance = comp, \SW[2]~input , SW[2]~input, Aula13, 1
instance = comp, \SW[3]~input , SW[3]~input, Aula13, 1
instance = comp, \SW[4]~input , SW[4]~input, Aula13, 1
instance = comp, \SW[5]~input , SW[5]~input, Aula13, 1
instance = comp, \SW[6]~input , SW[6]~input, Aula13, 1
instance = comp, \SW[7]~input , SW[7]~input, Aula13, 1
instance = comp, \SW[8]~input , SW[8]~input, Aula13, 1
instance = comp, \SW[9]~input , SW[9]~input, Aula13, 1
