{"sha": "651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjUxZGJlNWQ4ZThlNDkwN2FmMzBmYjMxOWM2Y2EwZDI5MjY5YjFlMQ==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2017-07-18T03:40:39Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2017-07-18T03:40:39Z"}, "message": "Revert commit r249424\t2017-06-20 Carl Love <cel@us.ibm.com>\n\ngcc/ChangeLog:\n\n2017-07-17  Carl Love  <cel@us.ibm.com>\n\n\tRevert commit r249424\t2017-06-20  Carl Love  <cel@us.ibm.com>\n\n\t* config/rs6000/rs6000-c.c (altivec_overloaded_builtins): Add\n\tALTIVEC_BUILTIN_VMULESW, ALTIVEC_BUILTIN_VMULEUW,\n\tALTIVEC_BUILTIN_VMULOSW, ALTIVEC_BUILTIN_VMULOUW entries.\n\t* config/rs6000/rs6000.c (rs6000_gimple_fold_builtin,\n\tbuiltin_function_type): Add ALTIVEC_BUILTIN_* case statements.\n\t* config/rs6000/altivec.md (MVULEUW, VMULESW, VMULOUW,\n\tVMULOSW): New enum \"unspec\" values.\n\t(vec_widen_umult_even_v4si, vec_widen_smult_even_v4si,\n\tvec_widen_umult_odd_v4si, vec_widen_smult_odd_v4si,\n\taltivec_vmuleuw, altivec_vmulesw, altivec_vmulouw,\n\taltivec_vmulosw): New patterns.\n\t* config/rs6000/rs6000-builtin.def (VMLEUW, VMULESW, VMULOUW,\n\tVMULOSW): Add definitions.\n\ngcc/testsuite/ChangeLog:\n\n2017-07-17  Carl Love  <cel@us.ibm.com>\n\n\tRevert commit r249572 \t2017-06-22 Carl Love  <cel@us.ibm.com>\n\ttest case changes for commit 249424\n\n\t* gcc.target/powerpc/builtins-2.c (vmulosh, vmulouh, vmulesh,\n\tvmuleuh): Fix scan-assembler-times should check for word not half word\n\tinstructions.\n\nFrom-SVN: r250295", "tree": {"sha": "24c431439b36884221dd08a150bd77ca1f1f4722", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/24c431439b36884221dd08a150bd77ca1f1f4722"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "cef3814bc158ff362aef9a004d90ebe35b1d8561", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cef3814bc158ff362aef9a004d90ebe35b1d8561", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cef3814bc158ff362aef9a004d90ebe35b1d8561"}], "stats": {"total": 153, "additions": 38, "deletions": 115}, "files": [{"sha": "80a02d144e6f30244510248ee35493fccd7eed89", "filename": "gcc/ChangeLog", "status": "modified", "additions": 19, "deletions": 0, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "patch": "@@ -1,3 +1,22 @@\n+gcc/ChangeLog:\n+\n+2017-07-17  Carl Love  <cel@us.ibm.com>\n+\n+\tRevert commit r249424\t2017-06-20  Carl Love  <cel@us.ibm.com>\n+\n+\t* config/rs6000/rs6000-c.c (altivec_overloaded_builtins): Add\n+\tALTIVEC_BUILTIN_VMULESW, ALTIVEC_BUILTIN_VMULEUW,\n+\tALTIVEC_BUILTIN_VMULOSW, ALTIVEC_BUILTIN_VMULOUW entries.\n+\t* config/rs6000/rs6000.c (rs6000_gimple_fold_builtin,\n+\tbuiltin_function_type): Add ALTIVEC_BUILTIN_* case statements.\n+\t* config/rs6000/altivec.md (MVULEUW, VMULESW, VMULOUW,\n+\tVMULOSW): New enum \"unspec\" values.\n+\t(vec_widen_umult_even_v4si, vec_widen_smult_even_v4si,\n+\tvec_widen_umult_odd_v4si, vec_widen_smult_odd_v4si,\n+\taltivec_vmuleuw, altivec_vmulesw, altivec_vmulouw,\n+\taltivec_vmulosw): New patterns.\n+\t* config/rs6000/rs6000-builtin.def (VMLEUW, VMULESW, VMULOUW,\n+\tVMULOSW): Add definitions.\n 2017-07-17  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* config/alpha/alpha.c: Include predict.h."}, {"sha": "91c56512308c64ccd3789284c21cb9cb5a8a4b63", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 0, "deletions": 93, "changes": 93, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "patch": "@@ -36,14 +36,10 @@\n    UNSPEC_VMULESB\n    UNSPEC_VMULEUH\n    UNSPEC_VMULESH\n-   UNSPEC_VMULEUW\n-   UNSPEC_VMULESW\n    UNSPEC_VMULOUB\n    UNSPEC_VMULOSB\n    UNSPEC_VMULOUH\n    UNSPEC_VMULOSH\n-   UNSPEC_VMULOUW\n-   UNSPEC_VMULOSW\n    UNSPEC_VPKPX\n    UNSPEC_VPACK_SIGN_SIGN_SAT\n    UNSPEC_VPACK_SIGN_UNS_SAT\n@@ -1418,32 +1414,6 @@\n   DONE;\n })\n \n-(define_expand \"vec_widen_umult_even_v4si\"\n-  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n- \"TARGET_ALTIVEC\"\n-{\n-  if (VECTOR_ELT_ORDER_BIG)\n-    emit_insn (gen_altivec_vmuleuw (operands[0], operands[1], operands[2]));\n-  else\n-    emit_insn (gen_altivec_vmulouw (operands[0], operands[1], operands[2]));\n- DONE;\n-})\n-\n-(define_expand \"vec_widen_smult_even_v4si\"\n-  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-{\n-  if (VECTOR_ELT_ORDER_BIG)\n-    emit_insn (gen_altivec_vmulesw (operands[0], operands[1], operands[2]));\n-  else\n-    emit_insn (gen_altivec_vmulosw (operands[0], operands[1], operands[2]));\n-  DONE;\n-})\n-\n (define_expand \"vec_widen_umult_odd_v16qi\"\n   [(use (match_operand:V8HI 0 \"register_operand\" \"\"))\n    (use (match_operand:V16QI 1 \"register_operand\" \"\"))\n@@ -1496,34 +1466,6 @@\n   DONE;\n })\n \n-(define_expand \"vec_widen_umult_odd_v4si\"\n-  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-{\n-  if (VECTOR_ELT_ORDER_BIG)\n-    emit_insn (gen_altivec_vmulouw (operands[0], operands[1], operands[2]));\n-  else\n-    emit_insn (gen_altivec_vmuleuw (operands[0], operands[1], operands[2]));\n-  DONE;\n-})\n-\n-(define_expand \"vec_widen_smult_odd_v4si\"\n-  [(use (match_operand:V2DI 0 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 1 \"register_operand\" \"\"))\n-   (use (match_operand:V4SI 2 \"register_operand\" \"\"))]\n-  \"TARGET_ALTIVEC\"\n-{\n-  if (VECTOR_ELT_ORDER_BIG)\n-    emit_insn (gen_altivec_vmulosw (operands[0], operands[1],\n-\t\t\t\t    operands[2]));\n-  else\n-    emit_insn (gen_altivec_vmulesw (operands[0], operands[1],\n-\t\t\t\t    operands[2]));\n-  DONE;\n-})\n-\n (define_insn \"altivec_vmuleub\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n@@ -1596,41 +1538,6 @@\n   \"vmulosh %0,%1,%2\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n-(define_insn \"altivec_vmuleuw\"\n-  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n-\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULEUW))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmuleuw %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulouw\"\n-  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n-\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULOUW))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulouw %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulesw\"\n-  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n-\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULESW))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulesw %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n-\n-(define_insn \"altivec_vmulosw\"\n-  [(set (match_operand:V2DI 0 \"register_operand\" \"=v\")\n-\t(unspec:V2DI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-\t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")]\n-\t\t     UNSPEC_VMULOSW))]\n-  \"TARGET_ALTIVEC\"\n-  \"vmulosw %0,%1,%2\"\n-  [(set_attr \"type\" \"veccomplex\")])\n \n ;; Vector pack/unpack\n (define_insn \"altivec_vpkpx\""}, {"sha": "bf2c90b49fbf6f0ece8aaf04694c83f00ab86e13", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 0, "deletions": 8, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "patch": "@@ -1031,14 +1031,10 @@ BU_ALTIVEC_2 (VMULEUB,\t      \"vmuleub\",\tCONST,\tvec_widen_umult_even_v16qi)\n BU_ALTIVEC_2 (VMULESB,\t      \"vmulesb\",\tCONST,\tvec_widen_smult_even_v16qi)\n BU_ALTIVEC_2 (VMULEUH,\t      \"vmuleuh\",\tCONST,\tvec_widen_umult_even_v8hi)\n BU_ALTIVEC_2 (VMULESH,\t      \"vmulesh\",\tCONST,\tvec_widen_smult_even_v8hi)\n-BU_ALTIVEC_2 (VMULEUW,\t      \"vmuleuw\",\tCONST,\tvec_widen_umult_even_v4si)\n-BU_ALTIVEC_2 (VMULESW,\t      \"vmulesw\",\tCONST,\tvec_widen_smult_even_v4si)\n BU_ALTIVEC_2 (VMULOUB,\t      \"vmuloub\",\tCONST,\tvec_widen_umult_odd_v16qi)\n BU_ALTIVEC_2 (VMULOSB,\t      \"vmulosb\",\tCONST,\tvec_widen_smult_odd_v16qi)\n BU_ALTIVEC_2 (VMULOUH,\t      \"vmulouh\",\tCONST,\tvec_widen_umult_odd_v8hi)\n BU_ALTIVEC_2 (VMULOSH,\t      \"vmulosh\",\tCONST,\tvec_widen_smult_odd_v8hi)\n-BU_ALTIVEC_2 (VMULOUW,\t      \"vmulouw\",\tCONST,\tvec_widen_umult_odd_v4si)\n-BU_ALTIVEC_2 (VMULOSW,\t      \"vmulosw\",\tCONST,\tvec_widen_smult_odd_v4si)\n BU_ALTIVEC_2 (VNOR,\t      \"vnor\",\t\tCONST,\tnorv4si3)\n BU_ALTIVEC_2 (VOR,\t      \"vor\",\t\tCONST,\tiorv4si3)\n BU_ALTIVEC_2 (VPKUHUM,\t      \"vpkuhum\",\tCONST,\taltivec_vpkuhum)\n@@ -1357,16 +1353,12 @@ BU_ALTIVEC_OVERLOAD_2 (VMRGLH,\t   \"vmrglh\")\n BU_ALTIVEC_OVERLOAD_2 (VMRGLW,\t   \"vmrglw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULESB,\t   \"vmulesb\")\n BU_ALTIVEC_OVERLOAD_2 (VMULESH,\t   \"vmulesh\")\n-BU_ALTIVEC_OVERLOAD_2 (VMULESW,\t   \"vmulesw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULEUB,\t   \"vmuleub\")\n BU_ALTIVEC_OVERLOAD_2 (VMULEUH,\t   \"vmuleuh\")\n-BU_ALTIVEC_OVERLOAD_2 (VMULEUW,\t   \"vmuleuw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOSB,\t   \"vmulosb\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOSH,\t   \"vmulosh\")\n-BU_ALTIVEC_OVERLOAD_2 (VMULOSW,\t   \"vmulosw\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOUB,\t   \"vmuloub\")\n BU_ALTIVEC_OVERLOAD_2 (VMULOUH,\t   \"vmulouh\")\n-BU_ALTIVEC_OVERLOAD_2 (VMULOUW,\t   \"vmulouw\")\n BU_ALTIVEC_OVERLOAD_2 (VPKSHSS,\t   \"vpkshss\")\n BU_ALTIVEC_OVERLOAD_2 (VPKSHUS,\t   \"vpkshus\")\n BU_ALTIVEC_OVERLOAD_2 (VPKSWSS,\t   \"vpkswss\")"}, {"sha": "2a3612607593b80ce46d4e2db18ae33b7027fe8a", "filename": "gcc/config/rs6000/rs6000-c.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-c.c?ref=651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "patch": "@@ -2232,9 +2232,9 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n   { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULESH,\n     RS6000_BTI_V4SI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULESW,\n+  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULESH,\n     RS6000_BTI_V2DI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULEUW,\n+  { ALTIVEC_BUILTIN_VEC_MULE, ALTIVEC_BUILTIN_VMULEUH,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_VMULEUB, ALTIVEC_BUILTIN_VMULEUB,\n@@ -2251,9 +2251,9 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V8HI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n   { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOUH,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOSW,\n+  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOSH,\n     RS6000_BTI_V2DI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOUW,\n+  { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOUH,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n   { ALTIVEC_BUILTIN_VEC_MULO, ALTIVEC_BUILTIN_VMULOSH,"}, {"sha": "988926b8d5996e9dbc47fe11b5b92fc9ae5f58c1", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 0, "deletions": 6, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "patch": "@@ -16358,11 +16358,9 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n     /* Even element flavors of vec_mul (signed). */\n     case ALTIVEC_BUILTIN_VMULESB:\n     case ALTIVEC_BUILTIN_VMULESH:\n-    case ALTIVEC_BUILTIN_VMULESW:\n     /* Even element flavors of vec_mul (unsigned).  */\n     case ALTIVEC_BUILTIN_VMULEUB:\n     case ALTIVEC_BUILTIN_VMULEUH:\n-    case ALTIVEC_BUILTIN_VMULEUW:\n       {\n \targ0 = gimple_call_arg (stmt, 0);\n \targ1 = gimple_call_arg (stmt, 1);\n@@ -16375,11 +16373,9 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n     /* Odd element flavors of vec_mul (signed).  */\n     case ALTIVEC_BUILTIN_VMULOSB:\n     case ALTIVEC_BUILTIN_VMULOSH:\n-    case ALTIVEC_BUILTIN_VMULOSW:\n     /* Odd element flavors of vec_mul (unsigned). */\n     case ALTIVEC_BUILTIN_VMULOUB:\n     case ALTIVEC_BUILTIN_VMULOUH:\n-    case ALTIVEC_BUILTIN_VMULOUW:\n       {\n \targ0 = gimple_call_arg (stmt, 0);\n \targ1 = gimple_call_arg (stmt, 1);\n@@ -18069,10 +18065,8 @@ builtin_function_type (machine_mode mode_ret, machine_mode mode_arg0,\n       /* unsigned 2 argument functions.  */\n     case ALTIVEC_BUILTIN_VMULEUB:\n     case ALTIVEC_BUILTIN_VMULEUH:\n-    case ALTIVEC_BUILTIN_VMULEUW:\n     case ALTIVEC_BUILTIN_VMULOUB:\n     case ALTIVEC_BUILTIN_VMULOUH:\n-    case ALTIVEC_BUILTIN_VMULOUW:\n     case CRYPTO_BUILTIN_VCIPHER:\n     case CRYPTO_BUILTIN_VCIPHERLAST:\n     case CRYPTO_BUILTIN_VNCIPHER:"}, {"sha": "4bbc174e356a634212a0be6126bd62411f8a72c1", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "patch": "@@ -1,3 +1,14 @@\n+gcc/testsuite/ChangeLog:\n+\n+2017-07-17  Carl Love  <cel@us.ibm.com>\n+\n+\tRevert commit r249572 \t2017-06-22 Carl Love  <cel@us.ibm.com>\n+\ttest case changes for commit 249424\n+\n+\t* gcc.target/powerpc/builtins-2.c (vmulosh, vmulouh, vmulesh,\n+\tvmuleuh): Fix scan-assembler-times should check for word not half word\n+\tinstructions.\n+\n 2017-07-17  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n \n \tPR tree-optimization/81162"}, {"sha": "e0e3714dc54cfad7ed23dab8655d1b1b3f63fbc2", "filename": "gcc/testsuite/gcc.target/powerpc/builtins-3.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/651dbe5d8e8e4907af30fb319c6ca0d29269b1e1/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3.c?ref=651dbe5d8e8e4907af30fb319c6ca0d29269b1e1", "patch": "@@ -236,8 +236,8 @@ test_vul_sldw_vul_vul (vector unsigned long long x,\n /* { dg-final { scan-assembler-times \"xvnegsp\"  1 } } */\n /* { dg-final { scan-assembler-times \"xvnegdp\"  1 } } */\n /* { dg-final { scan-assembler-times \"vslo\"     4 } } */\n-/* { dg-final { scan-assembler-times \"vmulosw\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vmulouw\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vmulesw\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vmuleuw\"  1 } } */\n+/* { dang-remove { scan-assembler-times \"vmulosw\"  1 } } */\n+/* { dang-remove  { scan-assembler-times \"vmulouw\"  1 } } */\n+/* { dang-remove  { scan-assembler-times \"vmulesw\"  1 } } */\n+/* { dang-remove  { scan-assembler-times \"vmuleuw\"  1 } } */\n /* { dg-final { scan-assembler-times \"xxsldwi\"  8 } } */"}]}