

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Wed Nov  3 14:22:46 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|      0 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       66|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       66|       29|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   65|        130|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  66|   0|   66|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|    entry_proc|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|    entry_proc|  return value|
|gatewayIP    |   in|   32|     ap_none|     gatewayIP|       pointer|
|networkMask  |   in|   32|     ap_none|   networkMask|       pointer|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%networkMask_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %networkMask"   --->   Operation 2 'read' 'networkMask_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%gatewayIP_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %gatewayIP"   --->   Operation 3 'read' 'gatewayIP_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %gatewayIP_read"   --->   Operation 4 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %networkMask_read"   --->   Operation 5 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i64 %mrv_1"   --->   Operation 6 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gatewayIP]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ networkMask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
networkMask_read (read       ) [ 00]
gatewayIP_read   (read       ) [ 00]
mrv              (insertvalue) [ 00]
mrv_1            (insertvalue) [ 00]
ret_ln0          (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gatewayIP">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gatewayIP"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="networkMask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="networkMask"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="networkMask_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="32" slack="0"/>
<pin id="10" dir="0" index="1" bw="32" slack="0"/>
<pin id="11" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="networkMask_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="gatewayIP_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gatewayIP_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="mrv_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="64" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="mrv_1_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="64" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="14" pin="2"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="20" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="8" pin="2"/><net_sink comp="26" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gatewayIP | {}
	Port: networkMask | {}
 - Input state : 
	Port: entry_proc : gatewayIP | {1 }
	Port: entry_proc : networkMask | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|   read   | networkMask_read_read_fu_8 |
|          |  gatewayIP_read_read_fu_14 |
|----------|----------------------------|
|insertvalue|          mrv_fu_20         |
|          |         mrv_1_fu_26        |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
