Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 16 17:40:04 2024
| Host         : ispc-JPH245YLS8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-14 | Critical Warning | LUT on the clock tree         | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 4          |
| TIMING-18 | Warning          | Missing input or output delay | 8          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT design_1_i/util_vector_logic_0/Res[0]_INST_0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on td7s_out[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on td7s_out[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on td7s_out[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on td7s_out[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on td7s_out[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on td7s_out[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on td7s_out[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on td7s_sel relative to clock(s) sys_clock
Related violations: <none>


