
---------- Begin Simulation Statistics ----------
final_tick                               1167411938421                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118035                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383668                       # Number of bytes of host memory used
host_op_rate                                   136860                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20205.79                       # Real time elapsed on the host
host_tick_rate                                9906407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2384982557                       # Number of instructions simulated
sim_ops                                    2765362852                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.200167                       # Number of seconds simulated
sim_ticks                                200166774165                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1519190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3038371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.008632                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        32213895                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     73199037                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59910                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     66089221                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1936456                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1937337                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          881                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        82830646                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6181683                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         147921708                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        138083574                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59787                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           82057115                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26866438                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4256401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1759534                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    384982556                       # Number of instructions committed
system.switch_cpus.commit.committedOps      447930562                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    479754207                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.933667                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.122561                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    362543819     75.57%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     31593384      6.59%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     24928071      5.20%     87.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6139384      1.28%     88.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16051332      3.35%     91.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      4649782      0.97%     92.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3196837      0.67%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3785160      0.79%     94.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26866438      5.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    479754207                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6163255                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         399098257                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              87037422                       # Number of loads committed
system.switch_cpus.commit.membars             4729315                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    277490816     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     17499079      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     87037422     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     65903245     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    447930562                       # Class of committed instruction
system.switch_cpus.commit.refs              152940667                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           7271834                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           384982556                       # Number of Instructions Simulated
system.switch_cpus.committedOps             447930562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.246852                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.246852                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     389180248                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           129                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     32111986                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      450615392                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         23416952                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          49583455                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          64317                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           496                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17770335                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            82830646                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48363653                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             431543278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          5855                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              388354080                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          128880                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172558                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     48407585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     40332034                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.809044                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    480015315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.941017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.260642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        389988003     81.24%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13806616      2.88%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6009463      1.25%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10636778      2.22%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9295632      1.94%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5910886      1.23%     90.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12130239      2.53%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3453260      0.72%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         28784438      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    480015315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        89906                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         82152356                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.941963                       # Inst execution rate
system.switch_cpus.iew.exec_refs            156620802                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           65992167                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       110839518                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      87354025                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4271208                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     66090912                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    449690200                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      90628635                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        94394                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     452157502                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         155751                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5728890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          64317                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6418775                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17640451                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6457                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3403600                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       316573                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       187641                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6457                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        88777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         436382505                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             448659694                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.572475                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         249818154                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.934676                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              448687402                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        552954341                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       321016968                       # number of integer regfile writes
system.switch_cpus.ipc                       0.802020                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.802020                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     278082220     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     17503065      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     90647221     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     66019390     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      452251899                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8493592                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018781                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          965591     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         945894     11.14%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2642612     31.11%     53.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3939495     46.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      450068949                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1372133639                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    441386737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    444174074                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          445418991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         452251899                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4271209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1759510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1178                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14808                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1634094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    480015315                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.942161                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.771511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    329878848     68.72%     68.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     46486529      9.68%     78.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     29265657      6.10%     84.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19252018      4.01%     88.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17279214      3.60%     92.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18511585      3.86%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11250962      2.34%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4426567      0.92%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3663935      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    480015315                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.942160                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       10676542                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     20880241                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7272957                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      7282083                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      5665541                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4164005                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     87354025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     66090912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       476233293                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       17025576                       # number of misc regfile writes
system.switch_cpus.numCycles                480016245                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       128364524                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     469153605                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       92120648                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         30804767                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      104279204                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        609443                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     721976021                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      450080041                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    471480354                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          59640115                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6602565                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          64317                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     139696008                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2326610                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    551157512                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    121445576                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5231896                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         103524170                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4271211                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      4851656                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            902577774                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           899641485                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          4848721                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2424237                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1519189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1519178                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3038379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1519186                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1519181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       349638                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1169545                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1519181                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2345447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2212112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4557559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4557559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    122598656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    116611072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    239209728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               239209728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1519188                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1519188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1519188                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3708260619                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3555359131                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14341585132                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1167411938421                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1519182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       699274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2688739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1519148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4557463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4557568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    239205120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              239214080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1868859                       # Total snoops (count)
system.tol2bus.snoopTraffic                  44753664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3388049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448400                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1868855     55.16%     55.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1519186     44.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3388049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1850255271                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3167436090                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    100070528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         100072576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     22526080                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22526080                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       781801                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             781817                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       175985                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            175985                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    499935758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            499945990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     112536559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           112536559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     112536559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    499935758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           612482549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    351970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1563602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000276101512                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        20309                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        20309                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2507583                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            332211                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     781817                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    175985                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1563634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  351970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            67458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            80684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            67432                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           105344                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           118304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           171840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           172744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           118282                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            73008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           110828                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          125664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           83152                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           58214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           57312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           92400                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           60968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1848                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            24052                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            59136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            59120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            60023                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            35038                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            53592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           59136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.57                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 38649417824                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7818170000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            67967555324                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24717.69                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43467.69                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  975124                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 319946                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.36                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.90                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1563634                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              351970                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 689769                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 689801                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  92038                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  92008                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 12058                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 13212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 19640                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 20374                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 20356                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 20316                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 20317                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 20318                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 20322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 20316                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 20354                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 20462                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 20432                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 20347                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 20332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 20310                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 20322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 20321                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       620494                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.576047                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   161.165539                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   188.729684                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3104      0.50%      0.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       493403     79.52%     80.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        55251      8.90%     88.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        28944      4.66%     93.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6933      1.12%     94.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5198      0.84%     95.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4970      0.80%     96.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3304      0.53%     96.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        19387      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       620494                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        20309                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     76.989414                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    73.593424                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.380977                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          775      3.82%      3.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          924      4.55%      8.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2111     10.39%     18.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         2623     12.92%     31.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2221     10.94%     42.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1613      7.94%     50.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2737     13.48%     64.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         3128     15.40%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1815      8.94%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          935      4.60%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          528      2.60%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          468      2.30%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          409      2.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           18      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        20309                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        20309                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.329509                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.300273                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.001990                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6558     32.29%     32.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1549      7.63%     39.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           11453     56.39%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             496      2.44%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             207      1.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              46      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        20309                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             100072576                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               22524480                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              100072576                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            22526080                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      499.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      112.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   499.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   112.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.78                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 200166566499                       # Total gap between requests
system.mem_ctrls0.avgGap                    208985.33                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    100070528                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     22524480                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10231.468277106807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 499935758.156898677349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 112528565.712073609233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1563602                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       351970                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1268216                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  67966287108                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4810056391359                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39631.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43467.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13666097.65                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1958459160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1040915370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4723438440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         588440160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    15800550480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     76858287570                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     12141176160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      113111267340                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       565.085129                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  30863462015                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6683820000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 162619492150                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2471975100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1313859360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6440908320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1248712740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    15800550480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     87272960490                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      3370980960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      117919947450                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.108497                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   8023338846                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6683820000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 185459615319                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     94381184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          94383488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     22227584                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       22227584                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       737353                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             737371                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       173653                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            173653                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        11510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    471512739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            471524250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        11510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     111045323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           111045323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     111045323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        11510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    471512739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           582569572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    347306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1474706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000113356420                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        19869                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        19869                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2387822                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            327700                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     737371                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    173653                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1474742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  347306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            69294                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            61964                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            65594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            96086                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           105368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           178346                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           152430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           106250                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            58230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           134892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          109048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           72978                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           63768                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           66522                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           73914                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           60058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            23100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            59136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            59120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            59073                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            34126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            54516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           58212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 35722779547                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7373710000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            63374192047                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24223.07                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42973.07                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  920257                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 316267                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.40                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               91.06                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1474742                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              347306                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 657384                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 657394                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  79978                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  79970                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 13027                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 14230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 19397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 19885                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 19891                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 19873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 19870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 19870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 19871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 19873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 20157                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 20164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 19882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 20006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 20005                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 19872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 19872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 19872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       585487                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   199.162694                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.466565                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   197.166170                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2516      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       474439     81.03%     81.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        44487      7.60%     89.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        21846      3.73%     92.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         7603      1.30%     94.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         5462      0.93%     95.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         4915      0.84%     95.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4086      0.70%     96.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        20133      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       585487                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        19869                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.221853                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.527551                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    20.198708                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          529      2.66%      2.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          659      3.32%      5.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2337     11.76%     17.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         2454     12.35%     30.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         4330     21.79%     51.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2066     10.40%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2917     14.68%     76.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1239      6.24%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1521      7.66%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1295      6.52%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           41      0.21%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           22      0.11%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          431      2.17%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           13      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           15      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        19869                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        19869                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.478635                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.446097                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.061672                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5799     29.19%     29.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1031      5.19%     34.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           11415     57.45%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             981      4.94%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             640      3.22%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        19869                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              94383488                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               22226112                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               94383488                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            22227584                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      471.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      111.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   471.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   111.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 200166495192                       # Total gap between requests
system.mem_ctrls1.avgGap                    219715.94                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     94381184                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     22226112                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 11510.401811745158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 471512739.283095955849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 111037968.677452608943                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1474706                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       347306                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1428730                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  63372763317                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4640215578795                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39686.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42973.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13360597.22                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1924158600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1022687985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4565387400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         588440160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    15800550480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     76917578400                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     12091338240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      112910141265                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       564.080336                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  30743805329                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6683820000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 162739148836                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2256318540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1199235180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5964270480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1224377100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    15800550480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     86272355130                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      4213621440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      116930728350                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.166522                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  10217152085                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6683820000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 183265802080                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1519155                       # number of demand (read+write) misses
system.l2.demand_misses::total                1519189                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1519155                       # number of overall misses
system.l2.overall_misses::total               1519189                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3133755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 144728342205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     144731475960                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3133755                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 144728342205                       # number of overall miss cycles
system.l2.overall_miss_latency::total    144731475960                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1519155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1519190                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1519155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1519190                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92169.264706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95268.976638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95268.907266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92169.264706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95268.976638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95268.907266                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              349638                       # number of writebacks
system.l2.writebacks::total                    349638                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1519155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1519189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1519155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1519189                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2844147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 131745315430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 131748159577                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2844147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 131745315430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 131748159577                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83651.382353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86722.760633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86722.691895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83651.382353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86722.760633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86722.691895                       # average overall mshr miss latency
system.l2.replacements                        1868859                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       349636                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           349636                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       349636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       349636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1169510                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1169510                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       501651                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        501651                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71664.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71664.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       442895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       442895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63270.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63270.714286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3133755                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3133755                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92169.264706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92169.264706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2844147                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2844147                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83651.382353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83651.382353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      1519148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1519148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 144727840554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144727840554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1519148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1519148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95269.085404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95269.085404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1519148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1519148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 131744872535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131744872535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86722.868697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86722.868697                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     1868988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1868987                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.189199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   103.806425                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.188978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.810988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50482795                       # Number of tag accesses
system.l2.tags.data_accesses                 50482795                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967245164256                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   200166774165                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     48363604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2050463249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099645                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     48363604                       # number of overall hits
system.cpu.icache.overall_hits::total      2050463249                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          835                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           884                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4305525                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4305525                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4305525                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4305525                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48363653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2050464133                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48363653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2050464133                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87867.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4870.503394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87867.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4870.503394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3187965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3187965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3187965                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3187965                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91084.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91084.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91084.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91084.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     48363604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2050463249                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           884                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4305525                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4305525                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48363653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2050464133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87867.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4870.503394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3187965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3187965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91084.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91084.714286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.962252                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2050464119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2356855.309195                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.252872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.709380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79968102057                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79968102057                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715498899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    121869876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        837368775                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715498899                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    121869876                       # number of overall hits
system.cpu.dcache.overall_hits::total       837368775                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9764364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6136391                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15900755                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9764364                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6136391                       # number of overall misses
system.cpu.dcache.overall_misses::total      15900755                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 568045491051                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 568045491051                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 568045491051                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 568045491051                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725263263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    128006267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    853269530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725263263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    128006267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    853269530                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047938                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047938                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92569.963526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35724.435164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92569.963526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35724.435164                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    90.607143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5274492                       # number of writebacks
system.cpu.dcache.writebacks::total           5274492                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4617243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4617243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4617243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4617243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1519148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1519148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1519148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1519148                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 146637745173                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 146637745173                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 146637745173                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 146637745173                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001780                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001780                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96526.306307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96526.306307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96526.306307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96526.306307                       # average overall mshr miss latency
system.cpu.dcache.replacements               11283336                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397511422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     60223039                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       457734461                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6136377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12357140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 568044452721                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 568044452721                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403732185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     66359416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    470091601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.092472                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92570.005513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45968.925878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4617236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4617236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1519141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1519141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 146637234765                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 146637234765                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96526.415102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96526.415102                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317987477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     61646837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      379634314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1038330                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1038330                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321531078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     61646851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    383177929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74166.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.293014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       510408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       510408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72915.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72915.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18840959                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4256395                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23097354                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1353582                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1353582                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18841033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4256408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23097441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 104121.692308                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15558.413793                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       508740                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       508740                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72677.142857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72677.142857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18841033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4256394                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23097427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18841033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4256394                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23097427                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167411938421                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998823                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           894847148                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11283592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.305167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   221.537021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    34.461802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.865379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.134616                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       28794144328                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      28794144328                       # Number of data accesses

---------- End Simulation Statistics   ----------
