--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml System.twx System.ncd -o System.twr System.pcf -ucf
system.ucf

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock BT1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |   16.138(R)|XLXI_2/XLXN_57    |   0.000|
B           |   15.848(R)|XLXI_2/XLXN_57    |   0.000|
C           |   15.371(R)|XLXI_2/XLXN_57    |   0.000|
D           |   15.383(R)|XLXI_2/XLXN_57    |   0.000|
E           |   15.622(R)|XLXI_2/XLXN_57    |   0.000|
F           |   16.425(R)|XLXI_2/XLXN_57    |   0.000|
G           |   14.513(R)|XLXI_2/XLXN_57    |   0.000|
M1          |   13.109(R)|XLXI_2/XLXN_57    |   0.000|
M2          |   13.837(R)|XLXI_2/XLXN_57    |   0.000|
M3          |   12.810(R)|XLXI_2/XLXN_57    |   0.000|
M4          |   11.629(R)|XLXI_2/XLXN_57    |   0.000|
------------+------------+------------------+--------+

Clock BT2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |   14.337(R)|XLXI_2/XLXN_56    |   0.000|
B           |   14.047(R)|XLXI_2/XLXN_56    |   0.000|
C           |   13.570(R)|XLXI_2/XLXN_56    |   0.000|
D           |   13.582(R)|XLXI_2/XLXN_56    |   0.000|
E           |   13.821(R)|XLXI_2/XLXN_56    |   0.000|
F           |   14.624(R)|XLXI_2/XLXN_56    |   0.000|
G           |   13.132(R)|XLXI_2/XLXN_56    |   0.000|
M1          |   12.592(R)|XLXI_2/XLXN_56    |   0.000|
M2          |   12.747(R)|XLXI_2/XLXN_56    |   0.000|
M3          |   11.018(R)|XLXI_2/XLXN_56    |   0.000|
M4          |   11.033(R)|XLXI_2/XLXN_56    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock BT1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BT1            |    2.845|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BT2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BT2            |    2.090|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |         |    1.701|
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 20 20:48:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4512 MB



