
---------- Begin Simulation Statistics ----------
final_tick                               2541851139500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219235                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   219234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.15                       # Real time elapsed on the host
host_tick_rate                              618424541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197780                       # Number of instructions simulated
sim_ops                                       4197780                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011841                       # Number of seconds simulated
sim_ticks                                 11841294500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.135861                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384247                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               851312                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77791                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803952                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52835                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277634                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224799                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977528                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64587                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26767                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197780                       # Number of instructions committed
system.cpu.committedOps                       4197780                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.638572                       # CPI: cycles per instruction
system.cpu.discardedOps                        191357                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608091                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1453052                       # DTB hits
system.cpu.dtb.data_misses                       7707                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406042                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       850033                       # DTB read hits
system.cpu.dtb.read_misses                       6852                       # DTB read misses
system.cpu.dtb.write_accesses                  202049                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603019                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18038                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3382854                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032246                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661926                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16730759                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177350                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967167                       # ITB accesses
system.cpu.itb.fetch_acv                          556                       # ITB acv
system.cpu.itb.fetch_hits                      959740                       # ITB hits
system.cpu.itb.fetch_misses                      7427                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4201     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14407                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10932117000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9512000      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17071500      0.14%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886947500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11845648000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903407                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7994596000     67.49%     67.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3851052000     32.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23669486                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85456      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542489     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839805     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592929     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197780                       # Class of committed instruction
system.cpu.quiesceCycles                        13103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6938727                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22852457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22852457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22852457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22852457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117192.087179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117192.087179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117192.087179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117192.087179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13090490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13090490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13090490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13090490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67130.717949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67130.717949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67130.717949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67130.717949                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22502960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22502960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117202.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117202.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12890993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12890993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67140.588542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67140.588542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.272488                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539428156000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.272488                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204530                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204530                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128105                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34836                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86537                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34190                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29004                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29004                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87127                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40871                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11110528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11110528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157417                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002782                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052675                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156979     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157417                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820615036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375911000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461982250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470570173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377639793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848209966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470570173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470570173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188282117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188282117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188282117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470570173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377639793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036492083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406806                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111766                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156936                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121159                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10277                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5675                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009495000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759351250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13701.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32451.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103903                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156936                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.945457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.539205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.496675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34293     42.16%     42.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24334     29.91%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10021     12.32%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4566      5.61%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2348      2.89%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1450      1.78%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          913      1.12%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      0.74%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2825      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.028544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.412912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.667364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1257     17.17%     17.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5576     76.15%     93.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           289      3.95%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.34%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6519     89.03%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.30%     90.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              464      6.34%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.42%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.81%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9386176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7614912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11841289500                       # Total gap between requests
system.mem_ctrls.avgGap                      42580.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7614912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417689467.988487243652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374975219.136725306511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643081041.519573688507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2520765750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2238585500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290506755250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28952.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32038.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397731.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313446000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166573935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559461840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308538540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5179242300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185590080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7647105495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.799789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430403250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11015691250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267478680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142145520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487683420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312552720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5103616980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249274560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7497004680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.123742                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    593855250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10852239250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11834094500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646116                       # number of overall hits
system.cpu.icache.overall_hits::total         1646116                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87128                       # number of overall misses
system.cpu.icache.overall_misses::total         87128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5371734000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5371734000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5371734000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5371734000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050269                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050269                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050269                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050269                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61653.360573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61653.360573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61653.360573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61653.360573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86537                       # number of writebacks
system.cpu.icache.writebacks::total             86537                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87128                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87128                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87128                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87128                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5284607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5284607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5284607000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5284607000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050269                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60653.372050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60653.372050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60653.372050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60653.372050                       # average overall mshr miss latency
system.cpu.icache.replacements                  86537                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646116                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5371734000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5371734000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61653.360573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61653.360573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87128                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5284607000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5284607000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60653.372050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60653.372050                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.811872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1668405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.262310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.811872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3553615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3553615                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313864                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105671                       # number of overall misses
system.cpu.dcache.overall_misses::total        105671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6765224000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6765224000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6765224000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6765224000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419535                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419535                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419535                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419535                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64021.576402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64021.576402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64021.576402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64021.576402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34660                       # number of writebacks
system.cpu.dcache.writebacks::total             34660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4386316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4386316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4386316500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4386316500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048598                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048598                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63581.783524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63581.783524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63581.783524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63581.783524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3290489000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3290489000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66901.614346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66901.614346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2665125000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2665125000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66679.801846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66679.801846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474735000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474735000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61513.888151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61513.888151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59314.615067                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59314.615067                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63927000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63927000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70951.165372                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70951.165372                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63026000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63026000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69951.165372                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69951.165372                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541851139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.491774                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.053292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.491774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953525                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953525                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625886160500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 294289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   294289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   200.44                       # Real time elapsed on the host
host_tick_rate                              407983473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58986969                       # Number of instructions simulated
sim_ops                                      58986969                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081776                       # Number of seconds simulated
sim_ticks                                 81775907000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.307676                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5768358                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8969937                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1104                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            614426                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7976267                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192769                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          630638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           437869                       # Number of indirect misses.
system.cpu.branchPred.lookups                10211922                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392034                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35191                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047566                       # Number of instructions committed
system.cpu.committedOps                      54047566                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.023986                       # CPI: cycles per instruction
system.cpu.discardedOps                       1104474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15165258                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15692407                       # DTB hits
system.cpu.dtb.data_misses                       1422                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10688919                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11005003                       # DTB read hits
system.cpu.dtb.read_misses                       1170                       # DTB read misses
system.cpu.dtb.write_accesses                 4476339                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4687404                       # DTB write hits
system.cpu.dtb.write_misses                       252                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123493                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38407920                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11534369                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4933464                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89427678                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330689                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18340869                       # ITB accesses
system.cpu.itb.fetch_acv                          131                       # ITB acv
system.cpu.itb.fetch_hits                    18339569                       # ITB hits
system.cpu.itb.fetch_misses                      1300                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4942      9.69%      9.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     299      0.59%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.54% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50992                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52636                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1916     35.13%     35.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3418     62.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5454                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1914     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1914     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3948                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79080441000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61246000      0.07%     96.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                92505000      0.11%     96.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2544255000      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81778447000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998956                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559977                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723872                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.671128                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.803204                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6498730500      7.95%      7.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75279716500     92.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        163439067                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897369      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601889     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28367      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605541     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549366      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84787      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047566                       # Class of committed instruction
system.cpu.quiesceCycles                       112747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74011389                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2604575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1842459092                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1842459092                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1842459092                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1842459092                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118151.795049                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118151.795049                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118151.795049                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118151.795049                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           101                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1061876253                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1061876253                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1061876253                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1061876253                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68095.181031                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68095.181031                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68095.181031                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68095.181031                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1837608617                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1837608617                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118158.990291                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118158.990291                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1059125778                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1059125778                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68102.223380                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68102.223380                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275382                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31500                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255756                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14976                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12092                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12092                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18864                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3767270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3767270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3894171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160736832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160736832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2999168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3002195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164734355                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               73                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303772                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303622     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303772                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2563500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7875969684                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168556500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6417337750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80368448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1978496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82346944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80368448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80368448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2016000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2016000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31500                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31500                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         982788830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24194119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1006982949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    982788830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        982788830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24652738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24652738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24652738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        982788830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24194119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031635687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    980898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000087942500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             928220                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1287219                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286671                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1287219                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787867                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306321                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            393476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4938                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6055856000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2494020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15408431000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12140.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30890.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        67                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  877575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1287219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    222                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.123137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.971288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.535123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32235     15.63%     15.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38015     18.43%     34.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25965     12.59%     46.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22220     10.77%     57.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20587      9.98%     67.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18534      8.99%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11293      5.47%     81.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5823      2.82%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31595     15.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206267                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.873005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.322152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50684     90.16%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5360      9.53%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           118      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            30      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.448973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.379372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.586476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27196     48.38%     48.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1671      2.97%     51.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10334     18.38%     69.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10399     18.50%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5999     10.67%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              287      0.51%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              111      0.20%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               88      0.16%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.09%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               40      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31923456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50423488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62777216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82346944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82382016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       767.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1006.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1007.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81775907000                       # Total gap between requests
system.mem_ctrls.avgGap                      31771.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29986048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1937408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62777216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366685605.822751700878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23691672.413978852332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 767673735.492777943611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1287219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14386554250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1021876750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1990974111000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11456.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33055.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1546725.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246251460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130859190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           395091900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278690580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6455563920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6634825650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25817411520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39958694220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.636515                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67056008750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2730780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11996109750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1227001860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            652147980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3167096940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4842092880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6455563920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36559066980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        618013920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53520984480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.483532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1304994750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2730780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77747028750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               352500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81294092                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1161500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               94500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83975021000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17632227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17632227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17632227                       # number of overall hits
system.cpu.icache.overall_hits::total        17632227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255757                       # number of overall misses
system.cpu.icache.overall_misses::total       1255757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48673658500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48673658500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48673658500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48673658500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18887984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18887984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18887984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18887984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066484                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38760.411847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38760.411847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38760.411847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38760.411847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255756                       # number of writebacks
system.cpu.icache.writebacks::total           1255756                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47417901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47417901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47417901500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47417901500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066484                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37760.411847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37760.411847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37760.411847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37760.411847                       # average overall mshr miss latency
system.cpu.icache.replacements                1255756                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17632227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17632227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48673658500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48673658500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18887984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18887984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38760.411847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38760.411847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47417901500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47417901500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37760.411847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37760.411847                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999858                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18886449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.039903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39031725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39031725                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15541092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15541092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15541092                       # number of overall hits
system.cpu.dcache.overall_hits::total        15541092                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41727                       # number of overall misses
system.cpu.dcache.overall_misses::total         41727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2699602000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2699602000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2699602000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2699602000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15582819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15582819                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15582819                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15582819                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64696.767081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64696.767081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64696.767081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64696.767081                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15948                       # number of writebacks
system.cpu.dcache.writebacks::total             15948                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11195                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11195                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1968086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1968086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1968086000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1968086000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149780000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149780000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64459.779903                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64459.779903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64459.779903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64459.779903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100120.320856                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100120.320856                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10926462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10926462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1390430000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1390430000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10946644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10946644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68894.559508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68894.559508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1253643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1253643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149780000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149780000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68021.866522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68021.866522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196819.973719                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196819.973719                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21545                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1309172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1309172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60764.539336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60764.539336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    714443000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    714443000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59035.118162                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59035.118162                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13855                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13855                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30485500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30485500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027719                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027719                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77178.481013                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77178.481013                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          393                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          393                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29997000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29997000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76328.244275                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76328.244275                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84035021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939591                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15582067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.045643                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939591                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31253248                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31253248                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2974460264500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262428                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   262428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1574.81                       # Real time elapsed on the host
host_tick_rate                              221343921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   413273390                       # Number of instructions simulated
sim_ops                                     413273390                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.348574                       # Number of seconds simulated
sim_ticks                                348574104000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             17.911109                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16433814                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             91752075                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2858546                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4687109                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          87756619                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8341403                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        59317120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         50975717                       # Number of indirect misses.
system.cpu.branchPred.lookups               109986144                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7640913                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1329284                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   354286421                       # Number of instructions committed
system.cpu.committedOps                     354286421                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.967753                       # CPI: cycles per instruction
system.cpu.discardedOps                      31499582                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 35844875                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    117237228                       # DTB hits
system.cpu.dtb.data_misses                     165315                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 25720094                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     70666003                       # DTB read hits
system.cpu.dtb.read_misses                     165304                       # DTB read misses
system.cpu.dtb.write_accesses                10124781                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    46571225                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            56826929                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          295642777                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          82593875                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         70040313                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        47037318                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.508194                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               120771466                       # ITB accesses
system.cpu.itb.fetch_acv                       738749                       # ITB acv
system.cpu.itb.fetch_hits                   120771414                       # ITB hits
system.cpu.itb.fetch_misses                        52                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                997096     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   991802     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               991439     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               88541      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3069604                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3070053                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   992897     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     357      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  996001     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1989255                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    992897     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      357      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   992897     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1986151                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             286331164500     82.14%     82.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               223316500      0.06%     82.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             62019774000     17.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         348574255000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996884                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998440                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              991685                      
system.cpu.kern.mode_good::user                991685                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            991810                       # number of protection mode switches
system.cpu.kern.mode_switch::user              991685                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999874                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999937                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       158407338000     45.44%     45.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         190166917000     54.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        697148208                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15978842      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               155361577     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3274      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              29837452      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3822333      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4264169      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11463311      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                780461      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               167195      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               48997281     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39895517     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          18082145      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6676377      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18956487      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                354286421                       # Class of committed instruction
system.cpu.tickCycles                       650110890                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       643698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1287398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             628092                       # Transaction distribution
system.membus.trans_dist::WriteReq                357                       # Transaction distribution
system.membus.trans_dist::WriteResp               357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18069                       # Transaction distribution
system.membus.trans_dist::WritebackClean       527549                       # Transaction distribution
system.membus.trans_dist::CleanEvict            98081                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15607                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15607                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         527549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        100543                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1582647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1582647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       348450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       349164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1931811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67526272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67526272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8590016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8592872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76119144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            644056                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001762                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644054    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              644056                       # Request fanout histogram
system.membus.reqLayer0.occupancy              892500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3605255000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          628012000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2646678750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33763136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7433600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41196736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33763136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33763136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1156416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1156416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          527549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          116150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              643699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18069                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18069                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          96860712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21325738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118186450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     96860712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96860712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3317561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3317561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3317561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         96860712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21325738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121504012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    111713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001956364500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2965                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2965                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              903237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      643699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     545617                       # Number of write requests accepted
system.mem_ctrls.readBursts                    643699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   545617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 507667                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                496121                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1499                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2198969500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  680160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4749569500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16165.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34915.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40840                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34935                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                643699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               545617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  106351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       109769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.183549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.814080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.096224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        81815     74.53%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16714     15.23%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7818      7.12%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1776      1.62%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          814      0.74%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          348      0.32%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          197      0.18%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          121      0.11%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          166      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       109769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.868803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.738361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.755365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            802     27.05%     27.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1038     35.01%     62.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           153      5.16%     67.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           210      7.08%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           175      5.90%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           146      4.92%     85.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           90      3.04%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           92      3.10%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           73      2.46%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           52      1.75%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           58      1.96%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           30      1.01%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           20      0.67%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           15      0.51%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.20%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2965                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.694772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.662143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2018     68.06%     68.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.48%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              741     24.99%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              117      3.95%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      1.48%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2965                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8706048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32490688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3168000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41196736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34919488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  348572553000                       # Total gap between requests
system.mem_ctrls.avgGap                     293086.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1556416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7149632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3168000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4465093.597429142334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20511081.913302429020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9088454.832548318431                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       527549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       116150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       545617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    822559250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3927010250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8649524543250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1559.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33809.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15852740.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            496379940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            263858760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557234160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          167165280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27516203520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53102846160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      89134269600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       171237957420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.252665                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 231139195500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11639680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105795228500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            287285040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            152714595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           414034320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           91224720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27516203520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38310580650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     101590914240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168362957085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.004776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 263723553000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11639680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73210871000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 357                       # Transaction distribution
system.iobus.trans_dist::WriteResp                357                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               892500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              357000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    348574104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    154821241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154821241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    154821241                       # number of overall hits
system.cpu.icache.overall_hits::total       154821241                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       527548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         527548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       527548                       # number of overall misses
system.cpu.icache.overall_misses::total        527548                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12853231500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12853231500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12853231500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12853231500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    155348789                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    155348789                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    155348789                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    155348789                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003396                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003396                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003396                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003396                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24364.098622                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24364.098622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24364.098622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24364.098622                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       527549                       # number of writebacks
system.cpu.icache.writebacks::total            527549                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       527548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       527548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       527548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       527548                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12325682500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12325682500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12325682500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12325682500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003396                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003396                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003396                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003396                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23364.096727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23364.096727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23364.096727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23364.096727                       # average overall mshr miss latency
system.cpu.icache.replacements                 527549                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    154821241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154821241                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       527548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        527548                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12853231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12853231500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    155348789                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    155348789                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24364.098622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24364.098622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       527548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       527548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12325682500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12325682500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23364.096727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23364.096727                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           155380929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            528061                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            294.248068                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         311225127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        311225127                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    114878812                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        114878812                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    114878812                       # number of overall hits
system.cpu.dcache.overall_hits::total       114878812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       120262                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       120262                       # number of overall misses
system.cpu.dcache.overall_misses::total        120262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7835631500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7835631500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7835631500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7835631500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    114999074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    114999074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    114999074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    114999074                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65154.674793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65154.674793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65154.674793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65154.674793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18069                       # number of writebacks
system.cpu.dcache.writebacks::total             18069                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4337                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       115925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       115925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       115925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       115925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          357                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          357                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7584095500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7584095500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7584095500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7584095500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65422.432607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65422.432607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65422.432607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65422.432607                       # average overall mshr miss latency
system.cpu.dcache.replacements                 116150                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     69322007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        69322007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       100359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        100359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6812006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6812006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     69422366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69422366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67876.383782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67876.383782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       100318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6708427500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6708427500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66871.623238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66871.623238                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     45556805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45556805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1023625500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1023625500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     45576708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45576708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51430.713963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51430.713963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          357                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    875668000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    875668000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56107.387711                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56107.387711                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2070                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2070                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     17324000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     17324000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.098039                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.098039                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76995.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76995.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     17099000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17099000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.098039                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.098039                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75995.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75995.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2295                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2295                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2295                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2295                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 348574104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           115040414                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            981.791302                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         230123478                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        230123478                       # Number of data accesses

---------- End Simulation Statistics   ----------
