{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureBody","interfaceLanguage":"swift"},"metadata":{"fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureBody"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO","kind":"typeIdentifier","text":"AsynchronousBlock"}],"required":true,"externalID":"s:12VHDLMachines24MachineVHDLRepresentableP16architectureBody11VHDLParsing17AsynchronousBlockOvp","symbolKind":"property","title":"architectureBody","role":"symbol","modules":[{"name":"VHDLMachines"}],"roleHeading":"Instance Property"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable"]]},"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/machinevhdlrepresentable\/architecturebody"]}],"sections":[],"kind":"symbol","abstract":[{"text":"The architecture body.","type":"text"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureBody"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"AsynchronousBlock","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}],"platforms":["Linux"],"languages":["swift"]}]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/architectureBody":{"required":true,"type":"topic","abstract":[{"type":"text","text":"The architecture body."}],"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureBody","kind":"identifier"},{"text":": ","kind":"text"},{"text":"AsynchronousBlock","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17AsynchronousBlockO"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/architecturebody","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/architectureBody","title":"architectureBody","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}