Line 60: ###[NR_CPU_INTF] GetAsyncShmNr : Invalid domain_type(%d), return SHM3
Line 67: ###[NR_CPU_INTF] GetAsyncShmNr : Invalid domain_type(%d), return SHM3
Line 80: ###[NR_CPU_INTF] GetPhySinr : A wrong cc index(%d)
Line 104: ###[NR_CPU_INTF] GetPhySinr : A wrong cc index(%d)
Line 140: ###[NR_CPU_INTF] GetPhySinr : unexpected mode(%d)
Line 155: ###[NR_CPU_INTF] GetPhySinr : A wrong cc index(%d)
Line 178: ###[NR_CPU_INTF] ServingSinr(%d) from LCPU -> domain_type should be added
Line 209: ###[NR_CPU_INTF] GetPhyAfcXoOffsetInfo: A wrong cc index(%d)
Line 218: ###[NR_CPU_INTF] GetPhyAfcXoOffsetInfo: domain_type(%d), demod_cc(%d), updateFlag(%d), afcXoOffsetPpt(%d), reset_flag(%d)
Line 266: ###[NR_CPU_INTF] SetRsrpCalOffset: skip writing rsrp cal offset
Line 299: ###[NR_CPU_INTF] SetRsrpCalOffset: rx_path(%d), rf_path(%d), rf_band(%d), rsrp_offset(%d, %d, %d, %d)
Line 333: [PHY] SINR: MXR%d, SSB(%3d, %3d), CCH(%3d, %3d), SCH(%3d, %3d)
Line 358: [PHY] SINR_DIV: MXR%d, SSB(%3d, %3d), CCH(%3d, %3d), SCH(%3d, %3d)
Line 413: [PHY] RF module(%d), rxbeam_idx(0x%03x), txbeam_idx(0x%03x) rsrp(%d), power(%d), temper(%d), domain(%d), ServingSSB(%d)
Line 416: [PHY] NB_RSRP[0-6] NB0(%d) NB1(%d) NB2(%d) NB3(%d) NB4(%d) NB5(%d) NB6(%d)
Line 436: [PHY] SSB_RSRP(%d), FR2BeamCtrlCC/m_CcIdx/Rx0/1_Beam(8/8/8/8)(0x%08x), sigpwr(%d/%d), rx0/rx1/rxsum/rxsumDB(%d/%d/%d/%d), ssb_state/sync_dis/BW/SsbDetectedIdx/AGC(Rx0)/AGC(Rx1)(2/1/4/8/8/8)(0x%08x), SINR(inst/db/iir)(8/8/16)(%08x)
Line 472: [PHY] CC%d SLP : dlGrantRatio(3)/ulGrantRatio(3)/RbRatio(3) %d, AvgMCS(2)/AvgRank(1)/DLBler(3)/ULBler(3) %d, ResidualErrCnt/Ack2NackCnt %x, AverageTrbk %d, DLAggLev(2)/ULAggLev(2) %d, pdschTransportChTp %d, ulAvgMCS(3)/ulAvgNRB(3)/ulAvgLayer(3) %d
Line 506: [PHY] Total PHY DL Tput(kbps) (%d)
Line 511: [PHY] CC%d DEMOD : nrCsiRi(2)/nrCsiCqi(2) %x, Arg1 %x, Arg2 %x, Arg3 %x, Arg4 %x, Arg5 %x, Arg6 %x
Line 515: [PHY] CC%d TX : FbrxAbnormalCnt(10)/EncStuckCnt(10)/curEncIdx(3)/txLmacStuckCnt(7) %x, TxRxDiff %x, PucchPwr(s16)/PrachPwr(s16) %x, SrsPwr(s16)/PuschPwr(s16) %x, PrachRmpUpCnt(u8)/MaxSrCnt(u8)/SrsAntSwEn(u8)/SrsPortIdx(u8) %x, CSI(u10)/SR(u10)/HARQ(u10) cnt on PUCCH %x, CSI(u16)/HARQ(u16) cnt on PUSCH %x
Line 520: [PHY] CC%d : PHY UL Tput (%d)
Line 535: [NR_CPU_INTF] SetPhyDecPchConnState(%d, %d)
Line 550: ###[NR_DEMOD] SetCcSpecificUeCapa:: BwpSwitchingSupport4/Delay4(0x%x), MaxUlMimo(%d), domain_type(%d)
Line 557: [NR_CPU_INTF] SetPhyBufReducedMode(%d, %d, %d)
Line 568: [NR_CPU_INTF] SetPhyForce2RxMode(%d, %d, %d)
Line 581: [NR_CPU_INTF] SetPhyEcbBufReducedMode Domain[%d]-CC[%d](isReduceModeB04 %d, isReduceModeB12 %d, isHalfSlotMode %d, timingType %d, dmrsSymbol %d)
Line 590: [NR_CPU_INTF] SetPhyCsiOp Domain[%d]-CC[%d](nrCsiOperOffset %d, nrCsiOperNum %d)
