// Seed: 3336296989
module module_0;
  if (1 ? id_1 : 1) reg id_2;
  else
    always_comb begin
      id_1 <= id_1;
      if (1 ? 1 : 1)
        @(id_1)
        @(posedge id_2) begin
          begin
            id_1 = {id_2, 1, id_2};
            if (id_2) $display;
            id_1 = id_1;
          end
          id_2 <= 1'b0;
          id_2 = id_1;
        end
      else;
      id_2 <= 1;
      id_1 <= id_1;
      wait (id_2) @(negedge 1) this <= 1'h0;
    end
  assign id_1 = 1'b0;
  assign id_1 = id_2;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
  assign id_7[1'b0] = 1'b0;
endmodule
