library ieee;
use ieee.std_logic_1164.all;

entity or2 is
	port(
	A	: in std_logic;
	B	: in std_logic;
	
	Y	: out std_logic);
end hadder;
	
architecture df of or2 is

	
begin

	Y <= A or B;

end;