$date
	Sat Dec 11 20:46:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dataMemoryTb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ memread $end
$var reg 1 % memwrite $end
$var reg 32 & write_data [31:0] $end
$scope module dm $end
$var wire 32 ' address [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ memread $end
$var wire 1 % memwrite $end
$var wire 32 ( write_data [31:0] $end
$var reg 32 ) read_data [31:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 *
b0 )
b0 (
b0 '
b0 &
1%
0$
1#
b0 "
b0 !
$end
