==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-10] Analyzing design file '/home/yanghui/Desktop/myProject/multiple_krnl/krnl_vadd.cl' ... 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 356.906 ; gain = 12.586 ; free physical = 12737 ; free virtual = 31025
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.906 ; gain = 12.586 ; free physical = 12767 ; free virtual = 31055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.238 ; gain = 42.918 ; free physical = 12758 ; free virtual = 31047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.238 ; gain = 42.918 ; free physical = 12770 ; free virtual = 31060
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (/home/yanghui/Desktop/myProject/multiple_krnl/krnl_vadd.cl:52) in function 'krnl_write' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.1' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.2' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.3' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.4' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.5' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.6' automatically.
INFO: [XFORM 203-102] Partitioning array '.cast.i.7' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 501.078 ; gain = 156.758 ; free physical = 12699 ; free virtual = 30989
INFO: [XFORM 203-811] Inferring bus burst write of variable length on port 'gmem' (/home/yanghui/Desktop/myProject/multiple_krnl/krnl_vadd.cl:55:5).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 501.078 ; gain = 156.758 ; free physical = 12723 ; free virtual = 31012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_write' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.19 seconds; current allocated memory: 59.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 60.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_write/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_write/pipe_c' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_write/pipe_c_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_write/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_write/n_elements' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_write/p_xcl_gv_pipe_c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_write' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'n_elements' and 'p_xcl_gv_pipe_c' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_write'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 62.156 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 501.078 ; gain = 156.758 ; free physical = 12711 ; free virtual = 31006
INFO: [SYSC 207-301] Generating SystemC RTL for krnl_write.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_write.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_write.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 38.58 seconds; peak allocated memory: 62.156 MB.
