INFO:sim:172 - Generating IP...
Resolving generics for 'name'...
Applying external generics to 'name'...
Delivering associated files for 'name'...
Delivering EJava files for 'name'...
Generating implementation netlist for 'name'...
INFO:sim - Pre-processing HDL files for 'name'...
Running synthesis for 'name'
Running ngcbuild...
Writing VEO instantiation template for 'name'...
Writing Verilog behavioral simulation model for 'name'...
WARNING:sim - Overwriting existing file
   D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name/doc/blk_mem_gen_v7_3_v
   info.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'name'...
Generating metadata file...
Generating ISE project file for 'name'...
Generating ISE project...
XCO file found: name.xco
XMDF file found: name_xmdf.tcl
Adding D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.asy -view all
-origin_type imported
Adding D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.ngc -view all
-origin_type created
Checking file "D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.ngc" for
project device match ...
File "D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.ngc" device
information matches project device.
Adding D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.sym -view all
-origin_type imported
Adding D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/fundamentallogic/flappybird/ipcore_dir/tmp/_cg/name.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/name"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'name'.
