#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 26 18:26:48 2020
# Process ID: 107152
# Current directory: C:/Users/hp/Desktop/vivado/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent105696 C:\Users\hp\Desktop\vivado\project_5\project_5.xpr
# Log file: C:/Users/hp/Desktop/vivado/project_5/vivado.log
# Journal file: C:/Users/hp/Desktop/vivado/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/vivado/project_5/project_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Desktop/vivado/project_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 899.871 ; gain = 151.801
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:user:pic16c56:1.3 - pic16c56_0
Successfully read diagram <design_1> from BD file <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 18:27:27 2020...
