{:input (genetic.representation/genetic-representation "../mediumcorpus/58071.E5736E40.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_9_11, wire1_11, wire2_9, wire3_10, wire4_13, wire5_12);\n  wire \\:missing_edge ;\n  input wire0_9_11;\n  wire wire0_9_11;\n  wire wire10_12;\n  wire wire11_13;\n  input wire1_11;\n  wire wire1_11;\n  input wire2_9;\n  wire wire2_9;\n  input wire3_10;\n  wire wire3_10;\n  output wire4_13;\n  wire wire4_13;\n  output wire5_12;\n  wire wire5_12;\n  wire wire6;\n  wire wire7;\n  wire wire8;\n  wire wire9_10;\n  assign wire9_10 = 4'h8 >> { wire2_9, wire0_9_11 };\n  assign wire10_12 = 4'he >> { wire3_10, wire9_10 };\n  assign wire11_13 = 4'h8 >> { wire1_11, wire0_9_11 };\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_13 = wire11_13;\n  assign wire5_12 = wire10_12;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:3.1-32.10\" *)\nmodule postsynth(wire0_9_11, wire1_11, wire2_9, wire3_10, wire4_13, wire5_12);\n  wire _0_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:5.9-5.19\" *)\n  input wire0_9_11;\n  wire wire0_9_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:7.8-7.17\" *)\n  wire wire10_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:8.8-8.17\" *)\n  wire wire11_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:9.9-9.17\" *)\n  input wire1_11;\n  wire wire1_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:11.9-11.16\" *)\n  input wire2_9;\n  wire wire2_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:13.9-13.17\" *)\n  input wire3_10;\n  wire wire3_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:15.10-15.18\" *)\n  output wire4_13;\n  wire wire4_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:17.10-17.18\" *)\n  output wire5_12;\n  wire wire5_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:19.8-19.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:20.8-20.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/A1CC74AF.v:21.8-21.13\" *)\n  wire wire8;\n  assign _0_ = wire2_9 & wire0_9_11;\n  assign wire5_12 = _0_ | wire3_10;\n  assign wire4_13 = wire1_11 & wire0_9_11;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_12 = wire5_12;\n  assign wire11_13 = wire4_13;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}