
MCU_Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a10  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08002b1c  08002b1c  00012b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b60  08002b60  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08002b60  08002b60  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b60  08002b60  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b60  08002b60  00012b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b64  08002b64  00012b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08002b68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000064  08002bcc  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  08002bcc  000201cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009138  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001992  00000000  00000000  000291c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  0002ab58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000948  00000000  00000000  0002b578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001678d  00000000  00000000  0002bec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad30  00000000  00000000  0004264d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082552  00000000  00000000  0004d37d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf8cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028ac  00000000  00000000  000cf924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b04 	.word	0x08002b04

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08002b04 	.word	0x08002b04

0800014c <isButton1Pressed>:
int KeyReg2[3] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int KeyReg3[3] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int TimeForKeyPress[3] = {200,200,200};

// Kiểm tra nút nhấn
int isButton1Pressed(){ if(button1_flag){ button1_flag=0; return 1; } return 0; }
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	d004      	beq.n	8000162 <isButton1Pressed+0x16>
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
 8000162:	2300      	movs	r3, #0
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000080 	.word	0x20000080

08000170 <isButton2Pressed>:
int isButton2Pressed(){ if(button2_flag){ button2_flag=0; return 1; } return 0; }
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b00      	cmp	r3, #0
 800017a:	d004      	beq.n	8000186 <isButton2Pressed+0x16>
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
 8000186:	2300      	movs	r3, #0
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000084 	.word	0x20000084

08000194 <isButton3Pressed>:
int isButton3Pressed(){ if(button3_flag){ button3_flag=0; return 1; } return 0; }
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b00      	cmp	r3, #0
 800019e:	d004      	beq.n	80001aa <isButton3Pressed+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
 80001aa:	2300      	movs	r3, #0
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000088 	.word	0x20000088

080001b8 <subKeyProcess>:

// Hàm xử lý khi nút được nhấn
void subKeyProcess(int button_index){
 80001b8:	b480      	push	{r7}
 80001ba:	b083      	sub	sp, #12
 80001bc:	af00      	add	r7, sp, #0
 80001be:	6078      	str	r0, [r7, #4]
    if(button_index==0) button1_flag=1;
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d103      	bne.n	80001ce <subKeyProcess+0x16>
 80001c6:	4b0b      	ldr	r3, [pc, #44]	; (80001f4 <subKeyProcess+0x3c>)
 80001c8:	2201      	movs	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
    else if(button_index==1) button2_flag=1;
    else if(button_index==2) button3_flag=1;
}
 80001cc:	e00c      	b.n	80001e8 <subKeyProcess+0x30>
    else if(button_index==1) button2_flag=1;
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	2b01      	cmp	r3, #1
 80001d2:	d103      	bne.n	80001dc <subKeyProcess+0x24>
 80001d4:	4b08      	ldr	r3, [pc, #32]	; (80001f8 <subKeyProcess+0x40>)
 80001d6:	2201      	movs	r2, #1
 80001d8:	601a      	str	r2, [r3, #0]
}
 80001da:	e005      	b.n	80001e8 <subKeyProcess+0x30>
    else if(button_index==2) button3_flag=1;
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	2b02      	cmp	r3, #2
 80001e0:	d102      	bne.n	80001e8 <subKeyProcess+0x30>
 80001e2:	4b06      	ldr	r3, [pc, #24]	; (80001fc <subKeyProcess+0x44>)
 80001e4:	2201      	movs	r2, #1
 80001e6:	601a      	str	r2, [r3, #0]
}
 80001e8:	bf00      	nop
 80001ea:	370c      	adds	r7, #12
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	20000080 	.word	0x20000080
 80001f8:	20000084 	.word	0x20000084
 80001fc:	20000088 	.word	0x20000088

08000200 <getKeyInput>:

// Quét tất cả nút
void getKeyInput() {
 8000200:	b580      	push	{r7, lr}
 8000202:	b086      	sub	sp, #24
 8000204:	af00      	add	r7, sp, #0
    GPIO_TypeDef* ports[3] = {BUTTON_1_GPIO_Port, BUTTON_2_GPIO_Port, BUTTON_3_GPIO_Port};
 8000206:	4a47      	ldr	r2, [pc, #284]	; (8000324 <getKeyInput+0x124>)
 8000208:	f107 0308 	add.w	r3, r7, #8
 800020c:	ca07      	ldmia	r2, {r0, r1, r2}
 800020e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t pins[3] = {BUTTON_1_Pin, BUTTON_2_Pin, BUTTON_3_Pin};
 8000212:	4a45      	ldr	r2, [pc, #276]	; (8000328 <getKeyInput+0x128>)
 8000214:	463b      	mov	r3, r7
 8000216:	e892 0003 	ldmia.w	r2, {r0, r1}
 800021a:	6018      	str	r0, [r3, #0]
 800021c:	3304      	adds	r3, #4
 800021e:	8019      	strh	r1, [r3, #0]

    for(int i=0; i<3; i++){
 8000220:	2300      	movs	r3, #0
 8000222:	617b      	str	r3, [r7, #20]
 8000224:	e076      	b.n	8000314 <getKeyInput+0x114>
        KeyReg0[i] = KeyReg1[i];
 8000226:	4a41      	ldr	r2, [pc, #260]	; (800032c <getKeyInput+0x12c>)
 8000228:	697b      	ldr	r3, [r7, #20]
 800022a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022e:	4940      	ldr	r1, [pc, #256]	; (8000330 <getKeyInput+0x130>)
 8000230:	697b      	ldr	r3, [r7, #20]
 8000232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 8000236:	4a3f      	ldr	r2, [pc, #252]	; (8000334 <getKeyInput+0x134>)
 8000238:	697b      	ldr	r3, [r7, #20]
 800023a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023e:	493b      	ldr	r1, [pc, #236]	; (800032c <getKeyInput+0x12c>)
 8000240:	697b      	ldr	r3, [r7, #20]
 8000242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg2[i] = HAL_GPIO_ReadPin(ports[i], pins[i]);
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	009b      	lsls	r3, r3, #2
 800024a:	f107 0218 	add.w	r2, r7, #24
 800024e:	4413      	add	r3, r2
 8000250:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8000254:	697b      	ldr	r3, [r7, #20]
 8000256:	005b      	lsls	r3, r3, #1
 8000258:	f107 0118 	add.w	r1, r7, #24
 800025c:	440b      	add	r3, r1
 800025e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000262:	4619      	mov	r1, r3
 8000264:	4610      	mov	r0, r2
 8000266:	f001 fc39 	bl	8001adc <HAL_GPIO_ReadPin>
 800026a:	4603      	mov	r3, r0
 800026c:	4619      	mov	r1, r3
 800026e:	4a31      	ldr	r2, [pc, #196]	; (8000334 <getKeyInput+0x134>)
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        if((KeyReg0[i]==KeyReg1[i]) && (KeyReg1[i]==KeyReg2[i])){
 8000276:	4a2e      	ldr	r2, [pc, #184]	; (8000330 <getKeyInput+0x130>)
 8000278:	697b      	ldr	r3, [r7, #20]
 800027a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800027e:	492b      	ldr	r1, [pc, #172]	; (800032c <getKeyInput+0x12c>)
 8000280:	697b      	ldr	r3, [r7, #20]
 8000282:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000286:	429a      	cmp	r2, r3
 8000288:	d12a      	bne.n	80002e0 <getKeyInput+0xe0>
 800028a:	4a28      	ldr	r2, [pc, #160]	; (800032c <getKeyInput+0x12c>)
 800028c:	697b      	ldr	r3, [r7, #20]
 800028e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000292:	4928      	ldr	r1, [pc, #160]	; (8000334 <getKeyInput+0x134>)
 8000294:	697b      	ldr	r3, [r7, #20]
 8000296:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800029a:	429a      	cmp	r2, r3
 800029c:	d120      	bne.n	80002e0 <getKeyInput+0xe0>
            if(KeyReg3[i]!=KeyReg2[i]){
 800029e:	4a26      	ldr	r2, [pc, #152]	; (8000338 <getKeyInput+0x138>)
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002a6:	4923      	ldr	r1, [pc, #140]	; (8000334 <getKeyInput+0x134>)
 80002a8:	697b      	ldr	r3, [r7, #20]
 80002aa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d02d      	beq.n	800030e <getKeyInput+0x10e>
                KeyReg3[i]=KeyReg2[i];
 80002b2:	4a20      	ldr	r2, [pc, #128]	; (8000334 <getKeyInput+0x134>)
 80002b4:	697b      	ldr	r3, [r7, #20]
 80002b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002ba:	491f      	ldr	r1, [pc, #124]	; (8000338 <getKeyInput+0x138>)
 80002bc:	697b      	ldr	r3, [r7, #20]
 80002be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if(KeyReg2[i]==PRESSED_STATE) subKeyProcess(i);
 80002c2:	4a1c      	ldr	r2, [pc, #112]	; (8000334 <getKeyInput+0x134>)
 80002c4:	697b      	ldr	r3, [r7, #20]
 80002c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d102      	bne.n	80002d4 <getKeyInput+0xd4>
 80002ce:	6978      	ldr	r0, [r7, #20]
 80002d0:	f7ff ff72 	bl	80001b8 <subKeyProcess>
                TimeForKeyPress[i]=200;
 80002d4:	4a19      	ldr	r2, [pc, #100]	; (800033c <getKeyInput+0x13c>)
 80002d6:	697b      	ldr	r3, [r7, #20]
 80002d8:	21c8      	movs	r1, #200	; 0xc8
 80002da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            if(KeyReg3[i]!=KeyReg2[i]){
 80002de:	e016      	b.n	800030e <getKeyInput+0x10e>
            }
        } else {
            TimeForKeyPress[i]--;
 80002e0:	4a16      	ldr	r2, [pc, #88]	; (800033c <getKeyInput+0x13c>)
 80002e2:	697b      	ldr	r3, [r7, #20]
 80002e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e8:	1e5a      	subs	r2, r3, #1
 80002ea:	4914      	ldr	r1, [pc, #80]	; (800033c <getKeyInput+0x13c>)
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if(TimeForKeyPress[i]==0){
 80002f2:	4a12      	ldr	r2, [pc, #72]	; (800033c <getKeyInput+0x13c>)
 80002f4:	697b      	ldr	r3, [r7, #20]
 80002f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d107      	bne.n	800030e <getKeyInput+0x10e>
                subKeyProcess(i);
 80002fe:	6978      	ldr	r0, [r7, #20]
 8000300:	f7ff ff5a 	bl	80001b8 <subKeyProcess>
                TimeForKeyPress[i]=200;
 8000304:	4a0d      	ldr	r2, [pc, #52]	; (800033c <getKeyInput+0x13c>)
 8000306:	697b      	ldr	r3, [r7, #20]
 8000308:	21c8      	movs	r1, #200	; 0xc8
 800030a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i=0; i<3; i++){
 800030e:	697b      	ldr	r3, [r7, #20]
 8000310:	3301      	adds	r3, #1
 8000312:	617b      	str	r3, [r7, #20]
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	2b02      	cmp	r3, #2
 8000318:	dd85      	ble.n	8000226 <getKeyInput+0x26>
            }
        }
    }
}
 800031a:	bf00      	nop
 800031c:	bf00      	nop
 800031e:	3718      	adds	r7, #24
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	08002b1c 	.word	0x08002b1c
 8000328:	08002b28 	.word	0x08002b28
 800032c:	2000000c 	.word	0x2000000c
 8000330:	20000000 	.word	0x20000000
 8000334:	20000018 	.word	0x20000018
 8000338:	20000024 	.word	0x20000024
 800033c:	20000030 	.word	0x20000030

08000340 <updateLedBuffer>:
// --- Di chuyển từ main.c ---
// Buffer 7-segment cho 4 LED (2 cặp)
uint8_t led7segBuffer[4];
const uint8_t SEGMENTS[10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F};

void updateLedBuffer(uint8_t number_left, uint8_t number_right) {
 8000340:	b480      	push	{r7}
 8000342:	b083      	sub	sp, #12
 8000344:	af00      	add	r7, sp, #0
 8000346:	4603      	mov	r3, r0
 8000348:	460a      	mov	r2, r1
 800034a:	71fb      	strb	r3, [r7, #7]
 800034c:	4613      	mov	r3, r2
 800034e:	71bb      	strb	r3, [r7, #6]
    if(number_left > 99) number_left = 99;
 8000350:	79fb      	ldrb	r3, [r7, #7]
 8000352:	2b63      	cmp	r3, #99	; 0x63
 8000354:	d901      	bls.n	800035a <updateLedBuffer+0x1a>
 8000356:	2363      	movs	r3, #99	; 0x63
 8000358:	71fb      	strb	r3, [r7, #7]
    if(number_right > 99) number_right = 99;
 800035a:	79bb      	ldrb	r3, [r7, #6]
 800035c:	2b63      	cmp	r3, #99	; 0x63
 800035e:	d901      	bls.n	8000364 <updateLedBuffer+0x24>
 8000360:	2363      	movs	r3, #99	; 0x63
 8000362:	71bb      	strb	r3, [r7, #6]

    led7segBuffer[0] = SEGMENTS[number_left / 10];
 8000364:	79fb      	ldrb	r3, [r7, #7]
 8000366:	4a1d      	ldr	r2, [pc, #116]	; (80003dc <updateLedBuffer+0x9c>)
 8000368:	fba2 2303 	umull	r2, r3, r2, r3
 800036c:	08db      	lsrs	r3, r3, #3
 800036e:	b2db      	uxtb	r3, r3
 8000370:	461a      	mov	r2, r3
 8000372:	4b1b      	ldr	r3, [pc, #108]	; (80003e0 <updateLedBuffer+0xa0>)
 8000374:	5c9a      	ldrb	r2, [r3, r2]
 8000376:	4b1b      	ldr	r3, [pc, #108]	; (80003e4 <updateLedBuffer+0xa4>)
 8000378:	701a      	strb	r2, [r3, #0]
    led7segBuffer[1] = SEGMENTS[number_left % 10];
 800037a:	79fa      	ldrb	r2, [r7, #7]
 800037c:	4b17      	ldr	r3, [pc, #92]	; (80003dc <updateLedBuffer+0x9c>)
 800037e:	fba3 1302 	umull	r1, r3, r3, r2
 8000382:	08d9      	lsrs	r1, r3, #3
 8000384:	460b      	mov	r3, r1
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	440b      	add	r3, r1
 800038a:	005b      	lsls	r3, r3, #1
 800038c:	1ad3      	subs	r3, r2, r3
 800038e:	b2db      	uxtb	r3, r3
 8000390:	461a      	mov	r2, r3
 8000392:	4b13      	ldr	r3, [pc, #76]	; (80003e0 <updateLedBuffer+0xa0>)
 8000394:	5c9a      	ldrb	r2, [r3, r2]
 8000396:	4b13      	ldr	r3, [pc, #76]	; (80003e4 <updateLedBuffer+0xa4>)
 8000398:	705a      	strb	r2, [r3, #1]
    led7segBuffer[2] = SEGMENTS[number_right / 10];
 800039a:	79bb      	ldrb	r3, [r7, #6]
 800039c:	4a0f      	ldr	r2, [pc, #60]	; (80003dc <updateLedBuffer+0x9c>)
 800039e:	fba2 2303 	umull	r2, r3, r2, r3
 80003a2:	08db      	lsrs	r3, r3, #3
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	461a      	mov	r2, r3
 80003a8:	4b0d      	ldr	r3, [pc, #52]	; (80003e0 <updateLedBuffer+0xa0>)
 80003aa:	5c9a      	ldrb	r2, [r3, r2]
 80003ac:	4b0d      	ldr	r3, [pc, #52]	; (80003e4 <updateLedBuffer+0xa4>)
 80003ae:	709a      	strb	r2, [r3, #2]
    led7segBuffer[3] = SEGMENTS[number_right % 10];
 80003b0:	79ba      	ldrb	r2, [r7, #6]
 80003b2:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <updateLedBuffer+0x9c>)
 80003b4:	fba3 1302 	umull	r1, r3, r3, r2
 80003b8:	08d9      	lsrs	r1, r3, #3
 80003ba:	460b      	mov	r3, r1
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	440b      	add	r3, r1
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	1ad3      	subs	r3, r2, r3
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	461a      	mov	r2, r3
 80003c8:	4b05      	ldr	r3, [pc, #20]	; (80003e0 <updateLedBuffer+0xa0>)
 80003ca:	5c9a      	ldrb	r2, [r3, r2]
 80003cc:	4b05      	ldr	r3, [pc, #20]	; (80003e4 <updateLedBuffer+0xa4>)
 80003ce:	70da      	strb	r2, [r3, #3]
}
 80003d0:	bf00      	nop
 80003d2:	370c      	adds	r7, #12
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bc80      	pop	{r7}
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	cccccccd 	.word	0xcccccccd
 80003e0:	08002b30 	.word	0x08002b30
 80003e4:	2000017c 	.word	0x2000017c

080003e8 <display_state>:

// --- Di chuyển từ main.c ---
void display_state(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  // Tắt hết
  HAL_GPIO_WritePin(GPIOA, Red_1_Pin|Amber_1_Pin|Green_1_Pin|Red_2_Pin|Amber_2_Pin|Green_2_Pin, GPIO_PIN_SET);
 80003ec:	2201      	movs	r2, #1
 80003ee:	217e      	movs	r1, #126	; 0x7e
 80003f0:	481f      	ldr	r0, [pc, #124]	; (8000470 <display_state+0x88>)
 80003f2:	f001 fb8a 	bl	8001b0a <HAL_GPIO_WritePin>

  switch (state)
 80003f6:	4b1f      	ldr	r3, [pc, #124]	; (8000474 <display_state+0x8c>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	2b03      	cmp	r3, #3
 80003fc:	d836      	bhi.n	800046c <display_state+0x84>
 80003fe:	a201      	add	r2, pc, #4	; (adr r2, 8000404 <display_state+0x1c>)
 8000400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000404:	08000415 	.word	0x08000415
 8000408:	0800042b 	.word	0x0800042b
 800040c:	08000441 	.word	0x08000441
 8000410:	08000457 	.word	0x08000457
  {
    case S_RED_GREEN:
      HAL_GPIO_WritePin(GPIOA, Red_1_Pin, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	2102      	movs	r1, #2
 8000418:	4815      	ldr	r0, [pc, #84]	; (8000470 <display_state+0x88>)
 800041a:	f001 fb76 	bl	8001b0a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, Green_2_Pin, GPIO_PIN_RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	2140      	movs	r1, #64	; 0x40
 8000422:	4813      	ldr	r0, [pc, #76]	; (8000470 <display_state+0x88>)
 8000424:	f001 fb71 	bl	8001b0a <HAL_GPIO_WritePin>
      break;
 8000428:	e020      	b.n	800046c <display_state+0x84>

    case S_RED_AMBER:
      HAL_GPIO_WritePin(GPIOA, Red_1_Pin, GPIO_PIN_RESET);
 800042a:	2200      	movs	r2, #0
 800042c:	2102      	movs	r1, #2
 800042e:	4810      	ldr	r0, [pc, #64]	; (8000470 <display_state+0x88>)
 8000430:	f001 fb6b 	bl	8001b0a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, Amber_2_Pin, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	2120      	movs	r1, #32
 8000438:	480d      	ldr	r0, [pc, #52]	; (8000470 <display_state+0x88>)
 800043a:	f001 fb66 	bl	8001b0a <HAL_GPIO_WritePin>
      break;
 800043e:	e015      	b.n	800046c <display_state+0x84>

    case S_GREEN_RED:
      HAL_GPIO_WritePin(GPIOA, Green_1_Pin, GPIO_PIN_RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	2108      	movs	r1, #8
 8000444:	480a      	ldr	r0, [pc, #40]	; (8000470 <display_state+0x88>)
 8000446:	f001 fb60 	bl	8001b0a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, Red_2_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2110      	movs	r1, #16
 800044e:	4808      	ldr	r0, [pc, #32]	; (8000470 <display_state+0x88>)
 8000450:	f001 fb5b 	bl	8001b0a <HAL_GPIO_WritePin>
      break;
 8000454:	e00a      	b.n	800046c <display_state+0x84>

    case S_AMBER_RED:
      HAL_GPIO_WritePin(GPIOA, Amber_1_Pin, GPIO_PIN_RESET);
 8000456:	2200      	movs	r2, #0
 8000458:	2104      	movs	r1, #4
 800045a:	4805      	ldr	r0, [pc, #20]	; (8000470 <display_state+0x88>)
 800045c:	f001 fb55 	bl	8001b0a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, Red_2_Pin, GPIO_PIN_RESET);
 8000460:	2200      	movs	r2, #0
 8000462:	2110      	movs	r1, #16
 8000464:	4802      	ldr	r0, [pc, #8]	; (8000470 <display_state+0x88>)
 8000466:	f001 fb50 	bl	8001b0a <HAL_GPIO_WritePin>
      break;
 800046a:	bf00      	nop
  }
}
 800046c:	bf00      	nop
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40010800 	.word	0x40010800
 8000474:	2000008c 	.word	0x2000008c

08000478 <fsm_update>:

// --- Di chuyển từ main.c và Sửa đổi ---
// Hàm FSM cập nhật trạng thái dựa trên counter
void fsm_update(void) {
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
    switch (state) {
 800047c:	4b3f      	ldr	r3, [pc, #252]	; (800057c <fsm_update+0x104>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b03      	cmp	r3, #3
 8000482:	d86d      	bhi.n	8000560 <fsm_update+0xe8>
 8000484:	a201      	add	r2, pc, #4	; (adr r2, 800048c <fsm_update+0x14>)
 8000486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800048a:	bf00      	nop
 800048c:	0800049d 	.word	0x0800049d
 8000490:	080004cb 	.word	0x080004cb
 8000494:	080004ff 	.word	0x080004ff
 8000498:	0800052d 	.word	0x0800052d
        case S_RED_GREEN:
            led_counter_left = amber_time;
 800049c:	4b38      	ldr	r3, [pc, #224]	; (8000580 <fsm_update+0x108>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a38      	ldr	r2, [pc, #224]	; (8000584 <fsm_update+0x10c>)
 80004a2:	6013      	str	r3, [r2, #0]
            led_counter_right = amber_time;
 80004a4:	4b36      	ldr	r3, [pc, #216]	; (8000580 <fsm_update+0x108>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a37      	ldr	r2, [pc, #220]	; (8000588 <fsm_update+0x110>)
 80004aa:	6013      	str	r3, [r2, #0]
            counter = amber_time;
 80004ac:	4b34      	ldr	r3, [pc, #208]	; (8000580 <fsm_update+0x108>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a36      	ldr	r2, [pc, #216]	; (800058c <fsm_update+0x114>)
 80004b2:	6013      	str	r3, [r2, #0]
            state = S_RED_AMBER;
 80004b4:	4b31      	ldr	r3, [pc, #196]	; (800057c <fsm_update+0x104>)
 80004b6:	2201      	movs	r2, #1
 80004b8:	701a      	strb	r2, [r3, #0]
            fsm_timer_counter = amber_time * 100; // Thay thế setTimer1
 80004ba:	4b31      	ldr	r3, [pc, #196]	; (8000580 <fsm_update+0x108>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	2264      	movs	r2, #100	; 0x64
 80004c0:	fb02 f303 	mul.w	r3, r2, r3
 80004c4:	4a32      	ldr	r2, [pc, #200]	; (8000590 <fsm_update+0x118>)
 80004c6:	6013      	str	r3, [r2, #0]
            break;
 80004c8:	e04a      	b.n	8000560 <fsm_update+0xe8>

        case S_RED_AMBER:
            led_counter_left = green_time;
 80004ca:	4b32      	ldr	r3, [pc, #200]	; (8000594 <fsm_update+0x11c>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a2d      	ldr	r2, [pc, #180]	; (8000584 <fsm_update+0x10c>)
 80004d0:	6013      	str	r3, [r2, #0]
            led_counter_right = amber_time + green_time;
 80004d2:	4b2b      	ldr	r3, [pc, #172]	; (8000580 <fsm_update+0x108>)
 80004d4:	681a      	ldr	r2, [r3, #0]
 80004d6:	4b2f      	ldr	r3, [pc, #188]	; (8000594 <fsm_update+0x11c>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4413      	add	r3, r2
 80004dc:	4a2a      	ldr	r2, [pc, #168]	; (8000588 <fsm_update+0x110>)
 80004de:	6013      	str	r3, [r2, #0]
            counter = green_time;
 80004e0:	4b2c      	ldr	r3, [pc, #176]	; (8000594 <fsm_update+0x11c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a29      	ldr	r2, [pc, #164]	; (800058c <fsm_update+0x114>)
 80004e6:	6013      	str	r3, [r2, #0]
            state = S_GREEN_RED;
 80004e8:	4b24      	ldr	r3, [pc, #144]	; (800057c <fsm_update+0x104>)
 80004ea:	2202      	movs	r2, #2
 80004ec:	701a      	strb	r2, [r3, #0]
            fsm_timer_counter = green_time * 100; // Thay thế setTimer1
 80004ee:	4b29      	ldr	r3, [pc, #164]	; (8000594 <fsm_update+0x11c>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2264      	movs	r2, #100	; 0x64
 80004f4:	fb02 f303 	mul.w	r3, r2, r3
 80004f8:	4a25      	ldr	r2, [pc, #148]	; (8000590 <fsm_update+0x118>)
 80004fa:	6013      	str	r3, [r2, #0]
            break;
 80004fc:	e030      	b.n	8000560 <fsm_update+0xe8>

        case S_GREEN_RED:
            led_counter_left = amber_time;
 80004fe:	4b20      	ldr	r3, [pc, #128]	; (8000580 <fsm_update+0x108>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	4a20      	ldr	r2, [pc, #128]	; (8000584 <fsm_update+0x10c>)
 8000504:	6013      	str	r3, [r2, #0]
            led_counter_right = amber_time;
 8000506:	4b1e      	ldr	r3, [pc, #120]	; (8000580 <fsm_update+0x108>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	4a1f      	ldr	r2, [pc, #124]	; (8000588 <fsm_update+0x110>)
 800050c:	6013      	str	r3, [r2, #0]
            counter = amber_time;
 800050e:	4b1c      	ldr	r3, [pc, #112]	; (8000580 <fsm_update+0x108>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4a1e      	ldr	r2, [pc, #120]	; (800058c <fsm_update+0x114>)
 8000514:	6013      	str	r3, [r2, #0]
            state = S_AMBER_RED;
 8000516:	4b19      	ldr	r3, [pc, #100]	; (800057c <fsm_update+0x104>)
 8000518:	2203      	movs	r2, #3
 800051a:	701a      	strb	r2, [r3, #0]
            fsm_timer_counter = amber_time * 100; // Thay thế setTimer1
 800051c:	4b18      	ldr	r3, [pc, #96]	; (8000580 <fsm_update+0x108>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2264      	movs	r2, #100	; 0x64
 8000522:	fb02 f303 	mul.w	r3, r2, r3
 8000526:	4a1a      	ldr	r2, [pc, #104]	; (8000590 <fsm_update+0x118>)
 8000528:	6013      	str	r3, [r2, #0]
            break;
 800052a:	e019      	b.n	8000560 <fsm_update+0xe8>

        case S_AMBER_RED:
            led_counter_left = amber_time + green_time;
 800052c:	4b14      	ldr	r3, [pc, #80]	; (8000580 <fsm_update+0x108>)
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	4b18      	ldr	r3, [pc, #96]	; (8000594 <fsm_update+0x11c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4413      	add	r3, r2
 8000536:	4a13      	ldr	r2, [pc, #76]	; (8000584 <fsm_update+0x10c>)
 8000538:	6013      	str	r3, [r2, #0]
            led_counter_right = green_time;
 800053a:	4b16      	ldr	r3, [pc, #88]	; (8000594 <fsm_update+0x11c>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a12      	ldr	r2, [pc, #72]	; (8000588 <fsm_update+0x110>)
 8000540:	6013      	str	r3, [r2, #0]
            counter = green_time;
 8000542:	4b14      	ldr	r3, [pc, #80]	; (8000594 <fsm_update+0x11c>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a11      	ldr	r2, [pc, #68]	; (800058c <fsm_update+0x114>)
 8000548:	6013      	str	r3, [r2, #0]
            state = S_RED_GREEN;
 800054a:	4b0c      	ldr	r3, [pc, #48]	; (800057c <fsm_update+0x104>)
 800054c:	2200      	movs	r2, #0
 800054e:	701a      	strb	r2, [r3, #0]
            fsm_timer_counter = green_time * 100; // Thay thế setTimer1
 8000550:	4b10      	ldr	r3, [pc, #64]	; (8000594 <fsm_update+0x11c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2264      	movs	r2, #100	; 0x64
 8000556:	fb02 f303 	mul.w	r3, r2, r3
 800055a:	4a0d      	ldr	r2, [pc, #52]	; (8000590 <fsm_update+0x118>)
 800055c:	6013      	str	r3, [r2, #0]
            break;
 800055e:	bf00      	nop
    }
    display_state();
 8000560:	f7ff ff42 	bl	80003e8 <display_state>

    // CẬP NHẬT NGAY LED SAU KHI CHUYỂN TRẠNG THÁI
    updateLedBuffer(led_counter_left, led_counter_right);
 8000564:	4b07      	ldr	r3, [pc, #28]	; (8000584 <fsm_update+0x10c>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	b2db      	uxtb	r3, r3
 800056a:	4a07      	ldr	r2, [pc, #28]	; (8000588 <fsm_update+0x110>)
 800056c:	6812      	ldr	r2, [r2, #0]
 800056e:	b2d2      	uxtb	r2, r2
 8000570:	4611      	mov	r1, r2
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff fee4 	bl	8000340 <updateLedBuffer>
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	2000008c 	.word	0x2000008c
 8000580:	20000044 	.word	0x20000044
 8000584:	20000094 	.word	0x20000094
 8000588:	20000098 	.word	0x20000098
 800058c:	20000090 	.word	0x20000090
 8000590:	200000a0 	.word	0x200000a0
 8000594:	20000048 	.word	0x20000048

08000598 <fsm_init>:

// --- Sửa đổi ---
void fsm_init(void) {
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0

    // Reset biến tạm
    temp_red_time = red_time;
 800059c:	4b1f      	ldr	r3, [pc, #124]	; (800061c <fsm_init+0x84>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a1f      	ldr	r2, [pc, #124]	; (8000620 <fsm_init+0x88>)
 80005a2:	6013      	str	r3, [r2, #0]
    temp_amber_time = amber_time;
 80005a4:	4b1f      	ldr	r3, [pc, #124]	; (8000624 <fsm_init+0x8c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a1f      	ldr	r2, [pc, #124]	; (8000628 <fsm_init+0x90>)
 80005aa:	6013      	str	r3, [r2, #0]
    temp_green_time = green_time;
 80005ac:	4b1f      	ldr	r3, [pc, #124]	; (800062c <fsm_init+0x94>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a1f      	ldr	r2, [pc, #124]	; (8000630 <fsm_init+0x98>)
 80005b2:	6013      	str	r3, [r2, #0]

    // Đặt trạng thái ban đầu (từ main.c)
    mode = MODE_1;
 80005b4:	4b1f      	ldr	r3, [pc, #124]	; (8000634 <fsm_init+0x9c>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	701a      	strb	r2, [r3, #0]
    state = S_RED_GREEN;
 80005ba:	4b1f      	ldr	r3, [pc, #124]	; (8000638 <fsm_init+0xa0>)
 80005bc:	2200      	movs	r2, #0
 80005be:	701a      	strb	r2, [r3, #0]
    counter = green_time;
 80005c0:	4b1a      	ldr	r3, [pc, #104]	; (800062c <fsm_init+0x94>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a1d      	ldr	r2, [pc, #116]	; (800063c <fsm_init+0xa4>)
 80005c6:	6013      	str	r3, [r2, #0]
    led_counter_left = green_time + amber_time;  // 5
 80005c8:	4b18      	ldr	r3, [pc, #96]	; (800062c <fsm_init+0x94>)
 80005ca:	681a      	ldr	r2, [r3, #0]
 80005cc:	4b15      	ldr	r3, [pc, #84]	; (8000624 <fsm_init+0x8c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4413      	add	r3, r2
 80005d2:	4a1b      	ldr	r2, [pc, #108]	; (8000640 <fsm_init+0xa8>)
 80005d4:	6013      	str	r3, [r2, #0]
    led_counter_right = green_time;              // 3
 80005d6:	4b15      	ldr	r3, [pc, #84]	; (800062c <fsm_init+0x94>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a1a      	ldr	r2, [pc, #104]	; (8000644 <fsm_init+0xac>)
 80005dc:	6013      	str	r3, [r2, #0]

    // Cập nhật đèn và 7-seg
    display_state();
 80005de:	f7ff ff03 	bl	80003e8 <display_state>
    updateLedBuffer(led_counter_left, led_counter_right);
 80005e2:	4b17      	ldr	r3, [pc, #92]	; (8000640 <fsm_init+0xa8>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	4a16      	ldr	r2, [pc, #88]	; (8000644 <fsm_init+0xac>)
 80005ea:	6812      	ldr	r2, [r2, #0]
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	4611      	mov	r1, r2
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff fea5 	bl	8000340 <updateLedBuffer>

    // Đặt giá trị ban đầu cho các biến đếm của scheduler
    // (Đơn vị là ticks, 1 tick = 10ms)
    fsm_timer_counter = green_time * 100; // 300 ticks = 3s
 80005f6:	4b0d      	ldr	r3, [pc, #52]	; (800062c <fsm_init+0x94>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	2264      	movs	r2, #100	; 0x64
 80005fc:	fb02 f303 	mul.w	r3, r2, r3
 8000600:	4a11      	ldr	r2, [pc, #68]	; (8000648 <fsm_init+0xb0>)
 8000602:	6013      	str	r3, [r2, #0]
    fsm_1sec_counter = 100;               // 100 ticks = 1s
 8000604:	4b11      	ldr	r3, [pc, #68]	; (800064c <fsm_init+0xb4>)
 8000606:	2264      	movs	r2, #100	; 0x64
 8000608:	601a      	str	r2, [r3, #0]
    fsm_blink_counter = 50;               // 50 ticks = 0.5s (cho nháy)
 800060a:	4b11      	ldr	r3, [pc, #68]	; (8000650 <fsm_init+0xb8>)
 800060c:	2232      	movs	r2, #50	; 0x32
 800060e:	601a      	str	r2, [r3, #0]
    blink_flag = 0;                       // Bắt đầu ở trạng thái TẮT
 8000610:	4b10      	ldr	r3, [pc, #64]	; (8000654 <fsm_init+0xbc>)
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000040 	.word	0x20000040
 8000620:	2000004c 	.word	0x2000004c
 8000624:	20000044 	.word	0x20000044
 8000628:	20000050 	.word	0x20000050
 800062c:	20000048 	.word	0x20000048
 8000630:	20000054 	.word	0x20000054
 8000634:	2000003c 	.word	0x2000003c
 8000638:	2000008c 	.word	0x2000008c
 800063c:	20000090 	.word	0x20000090
 8000640:	20000094 	.word	0x20000094
 8000644:	20000098 	.word	0x20000098
 8000648:	200000a0 	.word	0x200000a0
 800064c:	200000a4 	.word	0x200000a4
 8000650:	200000a8 	.word	0x200000a8
 8000654:	2000009c 	.word	0x2000009c

08000658 <fsm_handle_buttons>:

// --- Sửa đổi ---
void fsm_handle_buttons(void) {
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
    // Nút 1: Chuyển mode
    if(isButton1Pressed()) {
 800065c:	f7ff fd76 	bl	800014c <isButton1Pressed>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d021      	beq.n	80006aa <fsm_handle_buttons+0x52>
        mode++;
 8000666:	4b3d      	ldr	r3, [pc, #244]	; (800075c <fsm_handle_buttons+0x104>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	3301      	adds	r3, #1
 800066c:	b2da      	uxtb	r2, r3
 800066e:	4b3b      	ldr	r3, [pc, #236]	; (800075c <fsm_handle_buttons+0x104>)
 8000670:	701a      	strb	r2, [r3, #0]
        if(mode > MODE_4){
 8000672:	4b3a      	ldr	r3, [pc, #232]	; (800075c <fsm_handle_buttons+0x104>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b04      	cmp	r3, #4
 8000678:	d905      	bls.n	8000686 <fsm_handle_buttons+0x2e>
            fsm_init(); // Gọi hàm init để reset mọi thứ về MODE_1
 800067a:	f7ff ff8d 	bl	8000598 <fsm_init>
            mode = MODE_1; // Đảm bảo mode là 1
 800067e:	4b37      	ldr	r3, [pc, #220]	; (800075c <fsm_handle_buttons+0x104>)
 8000680:	2201      	movs	r2, #1
 8000682:	701a      	strb	r2, [r3, #0]
            return; // Thoát ngay sau khi reset
 8000684:	e068      	b.n	8000758 <fsm_handle_buttons+0x100>
        }

        // Reset biến tạm khi chuyển mode
        temp_red_time = red_time;
 8000686:	4b36      	ldr	r3, [pc, #216]	; (8000760 <fsm_handle_buttons+0x108>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a36      	ldr	r2, [pc, #216]	; (8000764 <fsm_handle_buttons+0x10c>)
 800068c:	6013      	str	r3, [r2, #0]
        temp_amber_time = amber_time;
 800068e:	4b36      	ldr	r3, [pc, #216]	; (8000768 <fsm_handle_buttons+0x110>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a36      	ldr	r2, [pc, #216]	; (800076c <fsm_handle_buttons+0x114>)
 8000694:	6013      	str	r3, [r2, #0]
        temp_green_time = green_time;
 8000696:	4b36      	ldr	r3, [pc, #216]	; (8000770 <fsm_handle_buttons+0x118>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a36      	ldr	r2, [pc, #216]	; (8000774 <fsm_handle_buttons+0x11c>)
 800069c:	6013      	str	r3, [r2, #0]

        // Reset bộ đếm nhấp nháy
        fsm_blink_counter = 50; // Đặt lại 0.5s
 800069e:	4b36      	ldr	r3, [pc, #216]	; (8000778 <fsm_handle_buttons+0x120>)
 80006a0:	2232      	movs	r2, #50	; 0x32
 80006a2:	601a      	str	r2, [r3, #0]
        blink_flag = 0;         // Luôn bắt đầu ở trạng thái TẮT
 80006a4:	4b35      	ldr	r3, [pc, #212]	; (800077c <fsm_handle_buttons+0x124>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
    }

    // Nút 2: Tăng thời gian (trong mode cài đặt)
    if(isButton2Pressed()) {
 80006aa:	f7ff fd61 	bl	8000170 <isButton2Pressed>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d028      	beq.n	8000706 <fsm_handle_buttons+0xae>
        switch(mode) {
 80006b4:	4b29      	ldr	r3, [pc, #164]	; (800075c <fsm_handle_buttons+0x104>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b04      	cmp	r3, #4
 80006ba:	d01a      	beq.n	80006f2 <fsm_handle_buttons+0x9a>
 80006bc:	2b04      	cmp	r3, #4
 80006be:	dc24      	bgt.n	800070a <fsm_handle_buttons+0xb2>
 80006c0:	2b02      	cmp	r3, #2
 80006c2:	d002      	beq.n	80006ca <fsm_handle_buttons+0x72>
 80006c4:	2b03      	cmp	r3, #3
 80006c6:	d00a      	beq.n	80006de <fsm_handle_buttons+0x86>
                break;
            case MODE_4:
                if(temp_green_time < 99) temp_green_time++;
                break;
            default:
                break;
 80006c8:	e01f      	b.n	800070a <fsm_handle_buttons+0xb2>
                if(temp_red_time < 99) temp_red_time++;
 80006ca:	4b26      	ldr	r3, [pc, #152]	; (8000764 <fsm_handle_buttons+0x10c>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2b62      	cmp	r3, #98	; 0x62
 80006d0:	dc1d      	bgt.n	800070e <fsm_handle_buttons+0xb6>
 80006d2:	4b24      	ldr	r3, [pc, #144]	; (8000764 <fsm_handle_buttons+0x10c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	3301      	adds	r3, #1
 80006d8:	4a22      	ldr	r2, [pc, #136]	; (8000764 <fsm_handle_buttons+0x10c>)
 80006da:	6013      	str	r3, [r2, #0]
                break;
 80006dc:	e017      	b.n	800070e <fsm_handle_buttons+0xb6>
                if(temp_amber_time < 99) temp_amber_time++;
 80006de:	4b23      	ldr	r3, [pc, #140]	; (800076c <fsm_handle_buttons+0x114>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2b62      	cmp	r3, #98	; 0x62
 80006e4:	dc15      	bgt.n	8000712 <fsm_handle_buttons+0xba>
 80006e6:	4b21      	ldr	r3, [pc, #132]	; (800076c <fsm_handle_buttons+0x114>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	3301      	adds	r3, #1
 80006ec:	4a1f      	ldr	r2, [pc, #124]	; (800076c <fsm_handle_buttons+0x114>)
 80006ee:	6013      	str	r3, [r2, #0]
                break;
 80006f0:	e00f      	b.n	8000712 <fsm_handle_buttons+0xba>
                if(temp_green_time < 99) temp_green_time++;
 80006f2:	4b20      	ldr	r3, [pc, #128]	; (8000774 <fsm_handle_buttons+0x11c>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	2b62      	cmp	r3, #98	; 0x62
 80006f8:	dc0d      	bgt.n	8000716 <fsm_handle_buttons+0xbe>
 80006fa:	4b1e      	ldr	r3, [pc, #120]	; (8000774 <fsm_handle_buttons+0x11c>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	3301      	adds	r3, #1
 8000700:	4a1c      	ldr	r2, [pc, #112]	; (8000774 <fsm_handle_buttons+0x11c>)
 8000702:	6013      	str	r3, [r2, #0]
                break;
 8000704:	e007      	b.n	8000716 <fsm_handle_buttons+0xbe>
        }
    }
 8000706:	bf00      	nop
 8000708:	e006      	b.n	8000718 <fsm_handle_buttons+0xc0>
                break;
 800070a:	bf00      	nop
 800070c:	e004      	b.n	8000718 <fsm_handle_buttons+0xc0>
                break;
 800070e:	bf00      	nop
 8000710:	e002      	b.n	8000718 <fsm_handle_buttons+0xc0>
                break;
 8000712:	bf00      	nop
 8000714:	e000      	b.n	8000718 <fsm_handle_buttons+0xc0>
                break;
 8000716:	bf00      	nop

    // Nút 3: Lưu giá trị (trong mode cài đặt)
    if(isButton3Pressed()) {
 8000718:	f7ff fd3c 	bl	8000194 <isButton3Pressed>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d01a      	beq.n	8000758 <fsm_handle_buttons+0x100>
        switch(mode) {
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <fsm_handle_buttons+0x104>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b04      	cmp	r3, #4
 8000728:	d010      	beq.n	800074c <fsm_handle_buttons+0xf4>
 800072a:	2b04      	cmp	r3, #4
 800072c:	dc13      	bgt.n	8000756 <fsm_handle_buttons+0xfe>
 800072e:	2b02      	cmp	r3, #2
 8000730:	d002      	beq.n	8000738 <fsm_handle_buttons+0xe0>
 8000732:	2b03      	cmp	r3, #3
 8000734:	d005      	beq.n	8000742 <fsm_handle_buttons+0xea>
                break;
            case MODE_4:
                green_time = temp_green_time;
                break;
            default:
                break;
 8000736:	e00e      	b.n	8000756 <fsm_handle_buttons+0xfe>
                red_time = temp_red_time;
 8000738:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <fsm_handle_buttons+0x10c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a08      	ldr	r2, [pc, #32]	; (8000760 <fsm_handle_buttons+0x108>)
 800073e:	6013      	str	r3, [r2, #0]
                break;
 8000740:	e00a      	b.n	8000758 <fsm_handle_buttons+0x100>
                amber_time = temp_amber_time;
 8000742:	4b0a      	ldr	r3, [pc, #40]	; (800076c <fsm_handle_buttons+0x114>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a08      	ldr	r2, [pc, #32]	; (8000768 <fsm_handle_buttons+0x110>)
 8000748:	6013      	str	r3, [r2, #0]
                break;
 800074a:	e005      	b.n	8000758 <fsm_handle_buttons+0x100>
                green_time = temp_green_time;
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <fsm_handle_buttons+0x11c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a07      	ldr	r2, [pc, #28]	; (8000770 <fsm_handle_buttons+0x118>)
 8000752:	6013      	str	r3, [r2, #0]
                break;
 8000754:	e000      	b.n	8000758 <fsm_handle_buttons+0x100>
                break;
 8000756:	bf00      	nop
        }
    }
}
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	2000003c 	.word	0x2000003c
 8000760:	20000040 	.word	0x20000040
 8000764:	2000004c 	.word	0x2000004c
 8000768:	20000044 	.word	0x20000044
 800076c:	20000050 	.word	0x20000050
 8000770:	20000048 	.word	0x20000048
 8000774:	20000054 	.word	0x20000054
 8000778:	200000a8 	.word	0x200000a8
 800077c:	2000009c 	.word	0x2000009c

08000780 <fsm_update_display>:

// --- Sửa đổi ---
void fsm_update_display(void) {
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
    // Hàm này bây giờ chỉ chịu trách nhiệm BẬT/TẮT LED
    // và cập nhật 7-seg dựa trên 'blink_flag'
    // 'blink_flag' được cập nhật trong fsm_run()

    switch(mode) {
 8000784:	4b3a      	ldr	r3, [pc, #232]	; (8000870 <fsm_update_display+0xf0>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	3b01      	subs	r3, #1
 800078a:	2b03      	cmp	r3, #3
 800078c:	d86e      	bhi.n	800086c <fsm_update_display+0xec>
 800078e:	a201      	add	r2, pc, #4	; (adr r2, 8000794 <fsm_update_display+0x14>)
 8000790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000794:	0800086b 	.word	0x0800086b
 8000798:	080007a5 	.word	0x080007a5
 800079c:	080007e7 	.word	0x080007e7
 80007a0:	08000829 	.word	0x08000829
        case MODE_1:
            // Không làm gì, MODE_1 được xử lý riêng
            break;

        case MODE_2: // Nhấp nháy đèn đỏ
            if(blink_flag) {
 80007a4:	4b33      	ldr	r3, [pc, #204]	; (8000874 <fsm_update_display+0xf4>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d00f      	beq.n	80007cc <fsm_update_display+0x4c>
                HAL_GPIO_WritePin(GPIOA, Red_1_Pin, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2102      	movs	r1, #2
 80007b0:	4831      	ldr	r0, [pc, #196]	; (8000878 <fsm_update_display+0xf8>)
 80007b2:	f001 f9aa 	bl	8001b0a <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, Red_2_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2110      	movs	r1, #16
 80007ba:	482f      	ldr	r0, [pc, #188]	; (8000878 <fsm_update_display+0xf8>)
 80007bc:	f001 f9a5 	bl	8001b0a <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, Amber_1_Pin|Amber_2_Pin|Green_1_Pin|Green_2_Pin, GPIO_PIN_SET);
 80007c0:	2201      	movs	r2, #1
 80007c2:	216c      	movs	r1, #108	; 0x6c
 80007c4:	482c      	ldr	r0, [pc, #176]	; (8000878 <fsm_update_display+0xf8>)
 80007c6:	f001 f9a0 	bl	8001b0a <HAL_GPIO_WritePin>
 80007ca:	e004      	b.n	80007d6 <fsm_update_display+0x56>
            } else {
                HAL_GPIO_WritePin(GPIOA, Red_1_Pin|Amber_1_Pin|Green_1_Pin|Red_2_Pin|Amber_2_Pin|Green_2_Pin, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	217e      	movs	r1, #126	; 0x7e
 80007d0:	4829      	ldr	r0, [pc, #164]	; (8000878 <fsm_update_display+0xf8>)
 80007d2:	f001 f99a 	bl	8001b0a <HAL_GPIO_WritePin>
            }
            // Cập nhật LED 7 đoạn
            updateLedBuffer(temp_red_time, 2);
 80007d6:	4b29      	ldr	r3, [pc, #164]	; (800087c <fsm_update_display+0xfc>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	2102      	movs	r1, #2
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff fdae 	bl	8000340 <updateLedBuffer>
            break;
 80007e4:	e042      	b.n	800086c <fsm_update_display+0xec>

        case MODE_3: // Nhấp nháy đèn vàng
            if(blink_flag) {
 80007e6:	4b23      	ldr	r3, [pc, #140]	; (8000874 <fsm_update_display+0xf4>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d00f      	beq.n	800080e <fsm_update_display+0x8e>
                HAL_GPIO_WritePin(GPIOA, Amber_1_Pin, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2104      	movs	r1, #4
 80007f2:	4821      	ldr	r0, [pc, #132]	; (8000878 <fsm_update_display+0xf8>)
 80007f4:	f001 f989 	bl	8001b0a <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, Amber_2_Pin, GPIO_PIN_RESET);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2120      	movs	r1, #32
 80007fc:	481e      	ldr	r0, [pc, #120]	; (8000878 <fsm_update_display+0xf8>)
 80007fe:	f001 f984 	bl	8001b0a <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, Red_1_Pin|Red_2_Pin|Green_1_Pin|Green_2_Pin, GPIO_PIN_SET);
 8000802:	2201      	movs	r2, #1
 8000804:	215a      	movs	r1, #90	; 0x5a
 8000806:	481c      	ldr	r0, [pc, #112]	; (8000878 <fsm_update_display+0xf8>)
 8000808:	f001 f97f 	bl	8001b0a <HAL_GPIO_WritePin>
 800080c:	e004      	b.n	8000818 <fsm_update_display+0x98>
            } else {
                HAL_GPIO_WritePin(GPIOA, Red_1_Pin|Amber_1_Pin|Green_1_Pin|Red_2_Pin|Amber_2_Pin|Green_2_Pin, GPIO_PIN_SET);
 800080e:	2201      	movs	r2, #1
 8000810:	217e      	movs	r1, #126	; 0x7e
 8000812:	4819      	ldr	r0, [pc, #100]	; (8000878 <fsm_update_display+0xf8>)
 8000814:	f001 f979 	bl	8001b0a <HAL_GPIO_WritePin>
            }
            updateLedBuffer(temp_amber_time, 3);
 8000818:	4b19      	ldr	r3, [pc, #100]	; (8000880 <fsm_update_display+0x100>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	b2db      	uxtb	r3, r3
 800081e:	2103      	movs	r1, #3
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fd8d 	bl	8000340 <updateLedBuffer>
            break;
 8000826:	e021      	b.n	800086c <fsm_update_display+0xec>

        case MODE_4: // Nhấp nháy đèn xanh
            if(blink_flag) {
 8000828:	4b12      	ldr	r3, [pc, #72]	; (8000874 <fsm_update_display+0xf4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d00f      	beq.n	8000850 <fsm_update_display+0xd0>
                HAL_GPIO_WritePin(GPIOA, Green_1_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	2108      	movs	r1, #8
 8000834:	4810      	ldr	r0, [pc, #64]	; (8000878 <fsm_update_display+0xf8>)
 8000836:	f001 f968 	bl	8001b0a <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, Green_2_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2140      	movs	r1, #64	; 0x40
 800083e:	480e      	ldr	r0, [pc, #56]	; (8000878 <fsm_update_display+0xf8>)
 8000840:	f001 f963 	bl	8001b0a <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, Red_1_Pin|Red_2_Pin|Amber_1_Pin|Amber_2_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	2136      	movs	r1, #54	; 0x36
 8000848:	480b      	ldr	r0, [pc, #44]	; (8000878 <fsm_update_display+0xf8>)
 800084a:	f001 f95e 	bl	8001b0a <HAL_GPIO_WritePin>
 800084e:	e004      	b.n	800085a <fsm_update_display+0xda>
            } else {
                HAL_GPIO_WritePin(GPIOA, Red_1_Pin|Amber_1_Pin|Green_1_Pin|Red_2_Pin|Amber_2_Pin|Green_2_Pin, GPIO_PIN_SET);
 8000850:	2201      	movs	r2, #1
 8000852:	217e      	movs	r1, #126	; 0x7e
 8000854:	4808      	ldr	r0, [pc, #32]	; (8000878 <fsm_update_display+0xf8>)
 8000856:	f001 f958 	bl	8001b0a <HAL_GPIO_WritePin>
            }
            updateLedBuffer(temp_green_time, 4);
 800085a:	4b0a      	ldr	r3, [pc, #40]	; (8000884 <fsm_update_display+0x104>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	b2db      	uxtb	r3, r3
 8000860:	2104      	movs	r1, #4
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff fd6c 	bl	8000340 <updateLedBuffer>
            break;
 8000868:	e000      	b.n	800086c <fsm_update_display+0xec>
            break;
 800086a:	bf00      	nop
    }
}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	2000003c 	.word	0x2000003c
 8000874:	2000009c 	.word	0x2000009c
 8000878:	40010800 	.word	0x40010800
 800087c:	2000004c 	.word	0x2000004c
 8000880:	20000050 	.word	0x20000050
 8000884:	20000054 	.word	0x20000054

08000888 <fsm_run>:

// --- HÀM MỚI (Task chính) ---
// Hàm này được gọi mỗi 10ms (1 tick) bởi bộ lập lịch
void fsm_run(void) {
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0

    // 1. Luôn kiểm tra nút nhấn
    fsm_handle_buttons();
 800088c:	f7ff fee4 	bl	8000658 <fsm_handle_buttons>

    // 2. Chạy FSM chính dựa trên mode
    if (mode == MODE_1) {
 8000890:	4b34      	ldr	r3, [pc, #208]	; (8000964 <fsm_run+0xdc>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b01      	cmp	r3, #1
 8000896:	d146      	bne.n	8000926 <fsm_run+0x9e>

        // Kiểm tra điều kiện lỗi (phải được đảm bảo)
        if(green_time + amber_time != red_time){
 8000898:	4b33      	ldr	r3, [pc, #204]	; (8000968 <fsm_run+0xe0>)
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	4b33      	ldr	r3, [pc, #204]	; (800096c <fsm_run+0xe4>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	441a      	add	r2, r3
 80008a2:	4b33      	ldr	r3, [pc, #204]	; (8000970 <fsm_run+0xe8>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d001      	beq.n	80008ae <fsm_run+0x26>
            fsm_init(); // Reset lại toàn bộ hệ thống về mặc định
 80008aa:	f7ff fe75 	bl	8000598 <fsm_init>
        }

        // Xử lý đếm 1 giây (thay cho timer1s)
        if (fsm_1sec_counter > 0) {
 80008ae:	4b31      	ldr	r3, [pc, #196]	; (8000974 <fsm_run+0xec>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	dd04      	ble.n	80008c0 <fsm_run+0x38>
            fsm_1sec_counter--;
 80008b6:	4b2f      	ldr	r3, [pc, #188]	; (8000974 <fsm_run+0xec>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	3b01      	subs	r3, #1
 80008bc:	4a2d      	ldr	r2, [pc, #180]	; (8000974 <fsm_run+0xec>)
 80008be:	6013      	str	r3, [r2, #0]
        }
        if (fsm_1sec_counter <= 0) {
 80008c0:	4b2c      	ldr	r3, [pc, #176]	; (8000974 <fsm_run+0xec>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	dc1e      	bgt.n	8000906 <fsm_run+0x7e>
            // Đã qua 1 giây
            fsm_1sec_counter = 100; // Đặt lại 100 ticks (1s)
 80008c8:	4b2a      	ldr	r3, [pc, #168]	; (8000974 <fsm_run+0xec>)
 80008ca:	2264      	movs	r2, #100	; 0x64
 80008cc:	601a      	str	r2, [r3, #0]

            if (led_counter_left > 1) led_counter_left--;
 80008ce:	4b2a      	ldr	r3, [pc, #168]	; (8000978 <fsm_run+0xf0>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	dd04      	ble.n	80008e0 <fsm_run+0x58>
 80008d6:	4b28      	ldr	r3, [pc, #160]	; (8000978 <fsm_run+0xf0>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	3b01      	subs	r3, #1
 80008dc:	4a26      	ldr	r2, [pc, #152]	; (8000978 <fsm_run+0xf0>)
 80008de:	6013      	str	r3, [r2, #0]
            if (led_counter_right > 1) led_counter_right--;
 80008e0:	4b26      	ldr	r3, [pc, #152]	; (800097c <fsm_run+0xf4>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	dd04      	ble.n	80008f2 <fsm_run+0x6a>
 80008e8:	4b24      	ldr	r3, [pc, #144]	; (800097c <fsm_run+0xf4>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	3b01      	subs	r3, #1
 80008ee:	4a23      	ldr	r2, [pc, #140]	; (800097c <fsm_run+0xf4>)
 80008f0:	6013      	str	r3, [r2, #0]

            updateLedBuffer(led_counter_left, led_counter_right);
 80008f2:	4b21      	ldr	r3, [pc, #132]	; (8000978 <fsm_run+0xf0>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	4a20      	ldr	r2, [pc, #128]	; (800097c <fsm_run+0xf4>)
 80008fa:	6812      	ldr	r2, [r2, #0]
 80008fc:	b2d2      	uxtb	r2, r2
 80008fe:	4611      	mov	r1, r2
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff fd1d 	bl	8000340 <updateLedBuffer>
        }

        // Xử lý chuyển trạng thái đèn (thay cho timer1)
        if (fsm_timer_counter > 0) {
 8000906:	4b1e      	ldr	r3, [pc, #120]	; (8000980 <fsm_run+0xf8>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	dd04      	ble.n	8000918 <fsm_run+0x90>
            fsm_timer_counter--;
 800090e:	4b1c      	ldr	r3, [pc, #112]	; (8000980 <fsm_run+0xf8>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	3b01      	subs	r3, #1
 8000914:	4a1a      	ldr	r2, [pc, #104]	; (8000980 <fsm_run+0xf8>)
 8000916:	6013      	str	r3, [r2, #0]
        }
        if (fsm_timer_counter <= 0) {
 8000918:	4b19      	ldr	r3, [pc, #100]	; (8000980 <fsm_run+0xf8>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	dc1e      	bgt.n	800095e <fsm_run+0xd6>
            // Hết giờ, chuyển trạng thái
            fsm_update(); // Hàm này sẽ tự đặt lại fsm_timer_counter
 8000920:	f7ff fdaa 	bl	8000478 <fsm_update>
        }

        // Cập nhật hiển thị (LED nháy và 7-seg)
        fsm_update_display();
    }
}
 8000924:	e01b      	b.n	800095e <fsm_run+0xd6>
        if (fsm_blink_counter > 0) {
 8000926:	4b17      	ldr	r3, [pc, #92]	; (8000984 <fsm_run+0xfc>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	dd04      	ble.n	8000938 <fsm_run+0xb0>
            fsm_blink_counter--;
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <fsm_run+0xfc>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3b01      	subs	r3, #1
 8000934:	4a13      	ldr	r2, [pc, #76]	; (8000984 <fsm_run+0xfc>)
 8000936:	6013      	str	r3, [r2, #0]
        if (fsm_blink_counter <= 0) {
 8000938:	4b12      	ldr	r3, [pc, #72]	; (8000984 <fsm_run+0xfc>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	dc0c      	bgt.n	800095a <fsm_run+0xd2>
            fsm_blink_counter = 50; // Đặt lại 50 ticks (0.5s)
 8000940:	4b10      	ldr	r3, [pc, #64]	; (8000984 <fsm_run+0xfc>)
 8000942:	2232      	movs	r2, #50	; 0x32
 8000944:	601a      	str	r2, [r3, #0]
            blink_flag = !blink_flag; // Đảo cờ nháy
 8000946:	4b10      	ldr	r3, [pc, #64]	; (8000988 <fsm_run+0x100>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	bf0c      	ite	eq
 800094e:	2301      	moveq	r3, #1
 8000950:	2300      	movne	r3, #0
 8000952:	b2db      	uxtb	r3, r3
 8000954:	461a      	mov	r2, r3
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <fsm_run+0x100>)
 8000958:	601a      	str	r2, [r3, #0]
        fsm_update_display();
 800095a:	f7ff ff11 	bl	8000780 <fsm_update_display>
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	2000003c 	.word	0x2000003c
 8000968:	20000048 	.word	0x20000048
 800096c:	20000044 	.word	0x20000044
 8000970:	20000040 	.word	0x20000040
 8000974:	200000a4 	.word	0x200000a4
 8000978:	20000094 	.word	0x20000094
 800097c:	20000098 	.word	0x20000098
 8000980:	200000a0 	.word	0x200000a0
 8000984:	200000a8 	.word	0x200000a8
 8000988:	2000009c 	.word	0x2000009c

0800098c <display7SEG_off>:


// --- GIỮ LẠI CÁC HÀM LÁI LED 7-SEG CẤP THẤP ---
// (Bạn cũng có thể chuyển các hàm này sang fsm.c nếu muốn)

void display7SEG_off(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, EN1_Pin|EN2_Pin|EN3_Pin|EN4_Pin, GPIO_PIN_SET);
 8000990:	2201      	movs	r2, #1
 8000992:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8000996:	4802      	ldr	r0, [pc, #8]	; (80009a0 <display7SEG_off+0x14>)
 8000998:	f001 f8b7 	bl	8001b0a <HAL_GPIO_WritePin>
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40010800 	.word	0x40010800

080009a4 <output7SEG>:


void output7SEG(uint8_t value) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOB, a_Pin, (value & 0x01) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	f003 0301 	and.w	r3, r3, #1
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	bf0c      	ite	eq
 80009b8:	2301      	moveq	r3, #1
 80009ba:	2300      	movne	r3, #0
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	461a      	mov	r2, r3
 80009c0:	2102      	movs	r1, #2
 80009c2:	482a      	ldr	r0, [pc, #168]	; (8000a6c <output7SEG+0xc8>)
 80009c4:	f001 f8a1 	bl	8001b0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, b_Pin, (value & 0x02) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	bf0c      	ite	eq
 80009d2:	2301      	moveq	r3, #1
 80009d4:	2300      	movne	r3, #0
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	461a      	mov	r2, r3
 80009da:	2104      	movs	r1, #4
 80009dc:	4823      	ldr	r0, [pc, #140]	; (8000a6c <output7SEG+0xc8>)
 80009de:	f001 f894 	bl	8001b0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, c_Pin, (value & 0x04) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	f003 0304 	and.w	r3, r3, #4
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	bf0c      	ite	eq
 80009ec:	2301      	moveq	r3, #1
 80009ee:	2300      	movne	r3, #0
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	461a      	mov	r2, r3
 80009f4:	2108      	movs	r1, #8
 80009f6:	481d      	ldr	r0, [pc, #116]	; (8000a6c <output7SEG+0xc8>)
 80009f8:	f001 f887 	bl	8001b0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, d_Pin, (value & 0x08) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	f003 0308 	and.w	r3, r3, #8
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	bf0c      	ite	eq
 8000a06:	2301      	moveq	r3, #1
 8000a08:	2300      	movne	r3, #0
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	2110      	movs	r1, #16
 8000a10:	4816      	ldr	r0, [pc, #88]	; (8000a6c <output7SEG+0xc8>)
 8000a12:	f001 f87a 	bl	8001b0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, e_Pin, (value & 0x10) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	f003 0310 	and.w	r3, r3, #16
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	bf0c      	ite	eq
 8000a20:	2301      	moveq	r3, #1
 8000a22:	2300      	movne	r3, #0
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	461a      	mov	r2, r3
 8000a28:	2120      	movs	r1, #32
 8000a2a:	4810      	ldr	r0, [pc, #64]	; (8000a6c <output7SEG+0xc8>)
 8000a2c:	f001 f86d 	bl	8001b0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, f_Pin, (value & 0x20) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	f003 0320 	and.w	r3, r3, #32
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	bf0c      	ite	eq
 8000a3a:	2301      	moveq	r3, #1
 8000a3c:	2300      	movne	r3, #0
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	461a      	mov	r2, r3
 8000a42:	2140      	movs	r1, #64	; 0x40
 8000a44:	4809      	ldr	r0, [pc, #36]	; (8000a6c <output7SEG+0xc8>)
 8000a46:	f001 f860 	bl	8001b0a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, g_Pin, (value & 0x40) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	bf0c      	ite	eq
 8000a54:	2301      	moveq	r3, #1
 8000a56:	2300      	movne	r3, #0
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	2180      	movs	r1, #128	; 0x80
 8000a5e:	4803      	ldr	r0, [pc, #12]	; (8000a6c <output7SEG+0xc8>)
 8000a60:	f001 f853 	bl	8001b0a <HAL_GPIO_WritePin>
}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40010c00 	.word	0x40010c00

08000a70 <update7SEG>:


void update7SEG(void) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
    // Lấy buffer từ fsm.c (nếu bạn khai báo nó là extern)
    extern uint8_t led7segBuffer[4];
    static uint8_t digit = 0;

    display7SEG_off();
 8000a74:	f7ff ff8a 	bl	800098c <display7SEG_off>

    switch(digit) {
 8000a78:	4b26      	ldr	r3, [pc, #152]	; (8000b14 <update7SEG+0xa4>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b03      	cmp	r3, #3
 8000a7e:	d83a      	bhi.n	8000af6 <update7SEG+0x86>
 8000a80:	a201      	add	r2, pc, #4	; (adr r2, 8000a88 <update7SEG+0x18>)
 8000a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a86:	bf00      	nop
 8000a88:	08000a99 	.word	0x08000a99
 8000a8c:	08000aaf 	.word	0x08000aaf
 8000a90:	08000ac7 	.word	0x08000ac7
 8000a94:	08000adf 	.word	0x08000adf
        case 0: output7SEG(led7segBuffer[0]); HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_RESET); break;
 8000a98:	4b1f      	ldr	r3, [pc, #124]	; (8000b18 <update7SEG+0xa8>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff81 	bl	80009a4 <output7SEG>
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2180      	movs	r1, #128	; 0x80
 8000aa6:	481d      	ldr	r0, [pc, #116]	; (8000b1c <update7SEG+0xac>)
 8000aa8:	f001 f82f 	bl	8001b0a <HAL_GPIO_WritePin>
 8000aac:	e023      	b.n	8000af6 <update7SEG+0x86>
        case 1: output7SEG(led7segBuffer[1]); HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_RESET); break;
 8000aae:	4b1a      	ldr	r3, [pc, #104]	; (8000b18 <update7SEG+0xa8>)
 8000ab0:	785b      	ldrb	r3, [r3, #1]
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff ff76 	bl	80009a4 <output7SEG>
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000abe:	4817      	ldr	r0, [pc, #92]	; (8000b1c <update7SEG+0xac>)
 8000ac0:	f001 f823 	bl	8001b0a <HAL_GPIO_WritePin>
 8000ac4:	e017      	b.n	8000af6 <update7SEG+0x86>
        case 2: output7SEG(led7segBuffer[2]); HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_RESET); break;
 8000ac6:	4b14      	ldr	r3, [pc, #80]	; (8000b18 <update7SEG+0xa8>)
 8000ac8:	789b      	ldrb	r3, [r3, #2]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff ff6a 	bl	80009a4 <output7SEG>
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad6:	4811      	ldr	r0, [pc, #68]	; (8000b1c <update7SEG+0xac>)
 8000ad8:	f001 f817 	bl	8001b0a <HAL_GPIO_WritePin>
 8000adc:	e00b      	b.n	8000af6 <update7SEG+0x86>
        case 3: output7SEG(led7segBuffer[3]); HAL_GPIO_WritePin(GPIOA, EN4_Pin, GPIO_PIN_RESET); break;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <update7SEG+0xa8>)
 8000ae0:	78db      	ldrb	r3, [r3, #3]
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff ff5e 	bl	80009a4 <output7SEG>
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aee:	480b      	ldr	r0, [pc, #44]	; (8000b1c <update7SEG+0xac>)
 8000af0:	f001 f80b 	bl	8001b0a <HAL_GPIO_WritePin>
 8000af4:	bf00      	nop
    }

    digit = (digit + 1) % 4;
 8000af6:	4b07      	ldr	r3, [pc, #28]	; (8000b14 <update7SEG+0xa4>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	3301      	adds	r3, #1
 8000afc:	425a      	negs	r2, r3
 8000afe:	f003 0303 	and.w	r3, r3, #3
 8000b02:	f002 0203 	and.w	r2, r2, #3
 8000b06:	bf58      	it	pl
 8000b08:	4253      	negpl	r3, r2
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	4b01      	ldr	r3, [pc, #4]	; (8000b14 <update7SEG+0xa4>)
 8000b0e:	701a      	strb	r2, [r3, #0]
}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	200000ac 	.word	0x200000ac
 8000b18:	2000017c 	.word	0x2000017c
 8000b1c:	40010800 	.word	0x40010800

08000b20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b24:	f000 fcf0 	bl	8001508 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b28:	f000 f826 	bl	8000b78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000b2c:	f000 f860 	bl	8000bf0 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000b30:	f000 f8aa 	bl	8000c88 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000b34:	480c      	ldr	r0, [pc, #48]	; (8000b68 <main+0x48>)
 8000b36:	f001 fc2d 	bl	8002394 <HAL_TIM_Base_Start_IT>

  // --- THÊM PHẦN KHỞI TẠO SCHEDULER ---
  SCH_Init();
 8000b3a:	f000 f937 	bl	8000dac <SCH_Init>
  fsm_init(); // Khởi tạo FSM (hàm này trong fsm.c)
 8000b3e:	f7ff fd2b 	bl	8000598 <fsm_init>

  // Thêm các task vào bộ lập lịch
  // Tick timer là 10ms (từ MX_TIM2_Init)
  // 1. Task quét nút nhấn: chạy mỗi 10ms (1 tick)
  SCH_Add_Task(getKeyInput, 0, 1);
 8000b42:	2201      	movs	r2, #1
 8000b44:	2100      	movs	r1, #0
 8000b46:	4809      	ldr	r0, [pc, #36]	; (8000b6c <main+0x4c>)
 8000b48:	f000 f99a 	bl	8000e80 <SCH_Add_Task>

  // 2. Task quét LED 7-seg: chạy mỗi 10ms (1 tick), offset 1 tick
  // (Lưu ý: 10ms cho 4 số (40ms refresh) có thể hơi nháy,
  // nếu muốn mượt hơn, bạn cần cấu hình TIM2 tick 1ms)
  SCH_Add_Task(update7SEG, 1, 1);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	2101      	movs	r1, #1
 8000b50:	4807      	ldr	r0, [pc, #28]	; (8000b70 <main+0x50>)
 8000b52:	f000 f995 	bl	8000e80 <SCH_Add_Task>

  // 3. Task FSM chính: chạy mỗi 10ms (1 tick), offset 2 ticks
  SCH_Add_Task(fsm_run, 2, 1);
 8000b56:	2201      	movs	r2, #1
 8000b58:	2102      	movs	r1, #2
 8000b5a:	4806      	ldr	r0, [pc, #24]	; (8000b74 <main+0x54>)
 8000b5c:	f000 f990 	bl	8000e80 <SCH_Add_Task>
  // ...
  // updateLedBuffer(led_counter_left, led_counter_right);

  while (1) {
    // --- THAY THẾ TOÀN BỘ VÒNG LẶP ---
    SCH_Dispatch_Tasks(); // Chỉ cần chạy bộ điều phối task
 8000b60:	f000 fbde 	bl	8001320 <SCH_Dispatch_Tasks>
 8000b64:	e7fc      	b.n	8000b60 <main+0x40>
 8000b66:	bf00      	nop
 8000b68:	20000180 	.word	0x20000180
 8000b6c:	08000201 	.word	0x08000201
 8000b70:	08000a71 	.word	0x08000a71
 8000b74:	08000889 	.word	0x08000889

08000b78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b090      	sub	sp, #64	; 0x40
 8000b7c:	af00      	add	r7, sp, #0
  // (Giữ nguyên)
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b7e:	f107 0318 	add.w	r3, r7, #24
 8000b82:	2228      	movs	r2, #40	; 0x28
 8000b84:	2100      	movs	r1, #0
 8000b86:	4618      	mov	r0, r3
 8000b88:	f001 ffb4 	bl	8002af4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
 8000b98:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ba2:	2310      	movs	r3, #16
 8000ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000baa:	f107 0318 	add.w	r3, r7, #24
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 ffc4 	bl	8001b3c <HAL_RCC_OscConfig>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000bba:	f000 f8f2 	bl	8000da2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bbe:	230f      	movs	r3, #15
 8000bc0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f001 fa30 	bl	800203c <HAL_RCC_ClockConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000be2:	f000 f8de 	bl	8000da2 <Error_Handler>
  }
}
 8000be6:	bf00      	nop
 8000be8:	3740      	adds	r7, #64	; 0x40
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
  // (Giữ nguyên - đây là 10ms tick)
  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bf6:	f107 0308 	add.w	r3, r7, #8
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c04:	463b      	mov	r3, r7
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000c14:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c16:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000c1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c1c:	4b19      	ldr	r3, [pc, #100]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000c22:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c24:	2209      	movs	r2, #9
 8000c26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c28:	4b16      	ldr	r3, [pc, #88]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2e:	4b15      	ldr	r3, [pc, #84]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c34:	4813      	ldr	r0, [pc, #76]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c36:	f001 fb5d 	bl	80022f4 <HAL_TIM_Base_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c40:	f000 f8af 	bl	8000da2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c4a:	f107 0308 	add.w	r3, r7, #8
 8000c4e:	4619      	mov	r1, r3
 8000c50:	480c      	ldr	r0, [pc, #48]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c52:	f001 fcdb 	bl	800260c <HAL_TIM_ConfigClockSource>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c5c:	f000 f8a1 	bl	8000da2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c60:	2300      	movs	r3, #0
 8000c62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c64:	2300      	movs	r3, #0
 8000c66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	; (8000c84 <MX_TIM2_Init+0x94>)
 8000c6e:	f001 feb3 	bl	80029d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c78:	f000 f893 	bl	8000da2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000180 	.word	0x20000180

08000c88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
  // (Giữ nguyên)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	f107 0310 	add.w	r3, r7, #16
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9c:	4b35      	ldr	r3, [pc, #212]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	4a34      	ldr	r2, [pc, #208]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000ca2:	f043 0310 	orr.w	r3, r3, #16
 8000ca6:	6193      	str	r3, [r2, #24]
 8000ca8:	4b32      	ldr	r3, [pc, #200]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	f003 0310 	and.w	r3, r3, #16
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb4:	4b2f      	ldr	r3, [pc, #188]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	4a2e      	ldr	r2, [pc, #184]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000cba:	f043 0304 	orr.w	r3, r3, #4
 8000cbe:	6193      	str	r3, [r2, #24]
 8000cc0:	4b2c      	ldr	r3, [pc, #176]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	f003 0304 	and.w	r3, r3, #4
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ccc:	4b29      	ldr	r3, [pc, #164]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000cce:	699b      	ldr	r3, [r3, #24]
 8000cd0:	4a28      	ldr	r2, [pc, #160]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000cd2:	f043 0308 	orr.w	r3, r3, #8
 8000cd6:	6193      	str	r3, [r2, #24]
 8000cd8:	4b26      	ldr	r3, [pc, #152]	; (8000d74 <MX_GPIO_Init+0xec>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	f003 0308 	and.w	r3, r3, #8
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Red_1_Pin|Amber_1_Pin|Green_1_Pin|Red_2_Pin
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8000cea:	4823      	ldr	r0, [pc, #140]	; (8000d78 <MX_GPIO_Init+0xf0>)
 8000cec:	f000 ff0d 	bl	8001b0a <HAL_GPIO_WritePin>
                          |Amber_2_Pin|Green_2_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin|EN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c1_Pin|d1_Pin
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f647 71fe 	movw	r1, #32766	; 0x7ffe
 8000cf6:	4821      	ldr	r0, [pc, #132]	; (8000d7c <MX_GPIO_Init+0xf4>)
 8000cf8:	f000 ff07 	bl	8001b0a <HAL_GPIO_WritePin>
                          |e1_Pin|f1_Pin|g1_Pin|c_Pin
                          |d_Pin|e_Pin|f_Pin|g_Pin
                          |a1_Pin|b1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 8000cfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 8000d0a:	f107 0310 	add.w	r3, r7, #16
 8000d0e:	4619      	mov	r1, r3
 8000d10:	481b      	ldr	r0, [pc, #108]	; (8000d80 <MX_GPIO_Init+0xf8>)
 8000d12:	f000 fd69 	bl	80017e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Red_1_Pin Amber_1_Pin Green_1_Pin Red_2_Pin
                           Amber_2_Pin Green_2_Pin EN1_Pin EN2_Pin
                           EN3_Pin EN4_Pin */
  GPIO_InitStruct.Pin = Red_1_Pin|Amber_1_Pin|Green_1_Pin|Red_2_Pin
 8000d16:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8000d1a:	613b      	str	r3, [r7, #16]
                          |Amber_2_Pin|Green_2_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin|EN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d24:	2302      	movs	r3, #2
 8000d26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4812      	ldr	r0, [pc, #72]	; (8000d78 <MX_GPIO_Init+0xf0>)
 8000d30:	f000 fd5a 	bl	80017e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c1_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin c_Pin
                           d_Pin e_Pin f_Pin g_Pin
                           a1_Pin b1_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c1_Pin|d1_Pin
 8000d34:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 8000d38:	613b      	str	r3, [r7, #16]
                          |e1_Pin|f1_Pin|g1_Pin|c_Pin
                          |d_Pin|e_Pin|f_Pin|g_Pin
                          |a1_Pin|b1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d46:	f107 0310 	add.w	r3, r7, #16
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	480b      	ldr	r0, [pc, #44]	; (8000d7c <MX_GPIO_Init+0xf4>)
 8000d4e:	f000 fd4b 	bl	80017e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin|BUTTON_3_Pin;
 8000d52:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000d56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d60:	f107 0310 	add.w	r3, r7, #16
 8000d64:	4619      	mov	r1, r3
 8000d66:	4804      	ldr	r0, [pc, #16]	; (8000d78 <MX_GPIO_Init+0xf0>)
 8000d68:	f000 fd3e 	bl	80017e8 <HAL_GPIO_Init>

}
 8000d6c:	bf00      	nop
 8000d6e:	3720      	adds	r7, #32
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40021000 	.word	0x40021000
 8000d78:	40010800 	.word	0x40010800
 8000d7c:	40010c00 	.word	0x40010c00
 8000d80:	40011000 	.word	0x40011000

08000d84 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// --- SỬA LẠI NGẮT TIMER ---
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d94:	d101      	bne.n	8000d9a <HAL_TIM_PeriodElapsedCallback+0x16>
    // Báo cho bộ lập lịch biết 1 tick đã trôi qua
    SCH_Update();
 8000d96:	f000 f853 	bl	8000e40 <SCH_Update>

    // --- XÓA ---
    // getKeyInput();
    // timerRun();
  }
}
 8000d9a:	bf00      	nop
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da2:	b480      	push	{r7}
 8000da4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000da6:	b672      	cpsid	i
}
 8000da8:	bf00      	nop
  // (Giữ nguyên)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000daa:	e7fe      	b.n	8000daa <Error_Handler+0x8>

08000dac <SCH_Init>:
static sTask SCH_tasks_G[SCH_MAX_TASKS];
static uint32_t newTaskID = 0;

static uint32_t Get_New_Task_ID(void);

void SCH_Init(void){
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0

    newTaskID = 0;
 8000db2:	4b21      	ldr	r3, [pc, #132]	; (8000e38 <SCH_Init+0x8c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 8000db8:	2300      	movs	r3, #0
 8000dba:	71fb      	strb	r3, [r7, #7]
 8000dbc:	e033      	b.n	8000e26 <SCH_Init+0x7a>
        SCH_tasks_G[i].pTask = 0;
 8000dbe:	79fa      	ldrb	r2, [r7, #7]
 8000dc0:	491e      	ldr	r1, [pc, #120]	; (8000e3c <SCH_Init+0x90>)
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	4413      	add	r3, r2
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	440b      	add	r3, r1
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 8000dd0:	79fa      	ldrb	r2, [r7, #7]
 8000dd2:	491a      	ldr	r1, [pc, #104]	; (8000e3c <SCH_Init+0x90>)
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4413      	add	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	440b      	add	r3, r1
 8000dde:	3304      	adds	r3, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 8000de4:	79fa      	ldrb	r2, [r7, #7]
 8000de6:	4915      	ldr	r1, [pc, #84]	; (8000e3c <SCH_Init+0x90>)
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	440b      	add	r3, r1
 8000df2:	3308      	adds	r3, #8
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 8000df8:	79fa      	ldrb	r2, [r7, #7]
 8000dfa:	4910      	ldr	r1, [pc, #64]	; (8000e3c <SCH_Init+0x90>)
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	4413      	add	r3, r2
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	440b      	add	r3, r1
 8000e06:	330c      	adds	r3, #12
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = NO_TASK_ID;
 8000e0c:	79fa      	ldrb	r2, [r7, #7]
 8000e0e:	490b      	ldr	r1, [pc, #44]	; (8000e3c <SCH_Init+0x90>)
 8000e10:	4613      	mov	r3, r2
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	4413      	add	r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	440b      	add	r3, r1
 8000e1a:	3310      	adds	r3, #16
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	3301      	adds	r3, #1
 8000e24:	71fb      	strb	r3, [r7, #7]
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	2b09      	cmp	r3, #9
 8000e2a:	d9c8      	bls.n	8000dbe <SCH_Init+0x12>
    }
}
 8000e2c:	bf00      	nop
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr
 8000e38:	20000178 	.word	0x20000178
 8000e3c:	200000b0 	.word	0x200000b0

08000e40 <SCH_Update>:

void SCH_Update(void){
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
    if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 8000e44:	4b0d      	ldr	r3, [pc, #52]	; (8000e7c <SCH_Update+0x3c>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d013      	beq.n	8000e74 <SCH_Update+0x34>
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <SCH_Update+0x3c>)
 8000e4e:	7b1b      	ldrb	r3, [r3, #12]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d10f      	bne.n	8000e74 <SCH_Update+0x34>
        if(SCH_tasks_G[0].Delay > 0){
 8000e54:	4b09      	ldr	r3, [pc, #36]	; (8000e7c <SCH_Update+0x3c>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d004      	beq.n	8000e66 <SCH_Update+0x26>
            SCH_tasks_G[0].Delay = SCH_tasks_G[0].Delay - 1;
 8000e5c:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <SCH_Update+0x3c>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	3b01      	subs	r3, #1
 8000e62:	4a06      	ldr	r2, [pc, #24]	; (8000e7c <SCH_Update+0x3c>)
 8000e64:	6053      	str	r3, [r2, #4]
        }
        if (SCH_tasks_G[0].Delay == 0) {
 8000e66:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <SCH_Update+0x3c>)
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d102      	bne.n	8000e74 <SCH_Update+0x34>
            SCH_tasks_G[0].RunMe = 1;
 8000e6e:	4b03      	ldr	r3, [pc, #12]	; (8000e7c <SCH_Update+0x3c>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	731a      	strb	r2, [r3, #12]
        }
    }
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr
 8000e7c:	200000b0 	.word	0x200000b0

08000e80 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b089      	sub	sp, #36	; 0x24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
    uint8_t newTaskIndex = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	77fb      	strb	r3, [r7, #31]
    uint32_t sumDelay = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61bb      	str	r3, [r7, #24]
    uint32_t newDelay = 0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	613b      	str	r3, [r7, #16]

    for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 8000e98:	2300      	movs	r3, #0
 8000e9a:	77fb      	strb	r3, [r7, #31]
 8000e9c:	e13e      	b.n	800111c <SCH_Add_Task+0x29c>
        sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 8000e9e:	7ffa      	ldrb	r2, [r7, #31]
 8000ea0:	49a3      	ldr	r1, [pc, #652]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	4413      	add	r3, r2
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	440b      	add	r3, r1
 8000eac:	3304      	adds	r3, #4
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]

        if(sumDelay > DELAY){
 8000eb6:	69ba      	ldr	r2, [r7, #24]
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	f240 80cc 	bls.w	8001058 <SCH_Add_Task+0x1d8>
            // Tìm thấy vị trí
            newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 8000ec0:	7ffa      	ldrb	r2, [r7, #31]
 8000ec2:	499b      	ldr	r1, [pc, #620]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	440b      	add	r3, r1
 8000ece:	3304      	adds	r3, #4
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	4413      	add	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
            SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 8000edc:	7ffa      	ldrb	r2, [r7, #31]
 8000ede:	69b9      	ldr	r1, [r7, #24]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	1ac9      	subs	r1, r1, r3
 8000ee4:	4892      	ldr	r0, [pc, #584]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	4413      	add	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	4403      	add	r3, r0
 8000ef0:	3304      	adds	r3, #4
 8000ef2:	6019      	str	r1, [r3, #0]

            // Dịch chuyển mảng
            for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 8000ef4:	2309      	movs	r3, #9
 8000ef6:	75fb      	strb	r3, [r7, #23]
 8000ef8:	e057      	b.n	8000faa <SCH_Add_Task+0x12a>
                if(SCH_tasks_G[i - 1].pTask != 0)
 8000efa:	7dfb      	ldrb	r3, [r7, #23]
 8000efc:	1e5a      	subs	r2, r3, #1
 8000efe:	498c      	ldr	r1, [pc, #560]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f00:	4613      	mov	r3, r2
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	4413      	add	r3, r2
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	440b      	add	r3, r1
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d049      	beq.n	8000fa4 <SCH_Add_Task+0x124>
                {
                    SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 8000f10:	7dfb      	ldrb	r3, [r7, #23]
 8000f12:	1e59      	subs	r1, r3, #1
 8000f14:	7dfa      	ldrb	r2, [r7, #23]
 8000f16:	4886      	ldr	r0, [pc, #536]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f18:	460b      	mov	r3, r1
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	440b      	add	r3, r1
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	4403      	add	r3, r0
 8000f22:	6819      	ldr	r1, [r3, #0]
 8000f24:	4882      	ldr	r0, [pc, #520]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f26:	4613      	mov	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4403      	add	r3, r0
 8000f30:	6019      	str	r1, [r3, #0]
                    SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 8000f32:	7dfb      	ldrb	r3, [r7, #23]
 8000f34:	1e59      	subs	r1, r3, #1
 8000f36:	7dfa      	ldrb	r2, [r7, #23]
 8000f38:	487d      	ldr	r0, [pc, #500]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	440b      	add	r3, r1
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	4403      	add	r3, r0
 8000f44:	3308      	adds	r3, #8
 8000f46:	6819      	ldr	r1, [r3, #0]
 8000f48:	4879      	ldr	r0, [pc, #484]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	4403      	add	r3, r0
 8000f54:	3308      	adds	r3, #8
 8000f56:	6019      	str	r1, [r3, #0]
                    SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	1e59      	subs	r1, r3, #1
 8000f5c:	7dfa      	ldrb	r2, [r7, #23]
 8000f5e:	4874      	ldr	r0, [pc, #464]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f60:	460b      	mov	r3, r1
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	440b      	add	r3, r1
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	4403      	add	r3, r0
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	6819      	ldr	r1, [r3, #0]
 8000f6e:	4870      	ldr	r0, [pc, #448]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f70:	4613      	mov	r3, r2
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	4413      	add	r3, r2
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	4403      	add	r3, r0
 8000f7a:	3304      	adds	r3, #4
 8000f7c:	6019      	str	r1, [r3, #0]
                    // SCH_tasks_G[i].RunMe = SCH_tasks_G[i - 1].RunMe;
                    SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
 8000f80:	1e59      	subs	r1, r3, #1
 8000f82:	7dfa      	ldrb	r2, [r7, #23]
 8000f84:	486a      	ldr	r0, [pc, #424]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f86:	460b      	mov	r3, r1
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	440b      	add	r3, r1
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	4403      	add	r3, r0
 8000f90:	3310      	adds	r3, #16
 8000f92:	6819      	ldr	r1, [r3, #0]
 8000f94:	4866      	ldr	r0, [pc, #408]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000f96:	4613      	mov	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4413      	add	r3, r2
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	4403      	add	r3, r0
 8000fa0:	3310      	adds	r3, #16
 8000fa2:	6019      	str	r1, [r3, #0]
            for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 8000fa4:	7dfb      	ldrb	r3, [r7, #23]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	75fb      	strb	r3, [r7, #23]
 8000faa:	7dfa      	ldrb	r2, [r7, #23]
 8000fac:	7ffb      	ldrb	r3, [r7, #31]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d8a3      	bhi.n	8000efa <SCH_Add_Task+0x7a>
                }
            }
            // Chèn tác vụ mới
            SCH_tasks_G[newTaskIndex].pTask = pFunction;
 8000fb2:	7ffa      	ldrb	r2, [r7, #31]
 8000fb4:	495e      	ldr	r1, [pc, #376]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	68fa      	ldr	r2, [r7, #12]
 8000fc2:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[newTaskIndex].Delay = newDelay;
 8000fc4:	7ffa      	ldrb	r2, [r7, #31]
 8000fc6:	495a      	ldr	r1, [pc, #360]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000fc8:	4613      	mov	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	4413      	add	r3, r2
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	3304      	adds	r3, #4
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[newTaskIndex].Period = PERIOD;
 8000fd8:	7ffa      	ldrb	r2, [r7, #31]
 8000fda:	4955      	ldr	r1, [pc, #340]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000fdc:	4613      	mov	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	4413      	add	r3, r2
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	440b      	add	r3, r1
 8000fe6:	3308      	adds	r3, #8
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	601a      	str	r2, [r3, #0]
            if(SCH_tasks_G[newTaskIndex].Delay == 0){
 8000fec:	7ffa      	ldrb	r2, [r7, #31]
 8000fee:	4950      	ldr	r1, [pc, #320]	; (8001130 <SCH_Add_Task+0x2b0>)
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3304      	adds	r3, #4
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10a      	bne.n	8001018 <SCH_Add_Task+0x198>
                SCH_tasks_G[newTaskIndex].RunMe = 1;
 8001002:	7ffa      	ldrb	r2, [r7, #31]
 8001004:	494a      	ldr	r1, [pc, #296]	; (8001130 <SCH_Add_Task+0x2b0>)
 8001006:	4613      	mov	r3, r2
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	4413      	add	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	440b      	add	r3, r1
 8001010:	330c      	adds	r3, #12
 8001012:	2201      	movs	r2, #1
 8001014:	701a      	strb	r2, [r3, #0]
 8001016:	e009      	b.n	800102c <SCH_Add_Task+0x1ac>
            } else {
                SCH_tasks_G[newTaskIndex].RunMe = 0;
 8001018:	7ffa      	ldrb	r2, [r7, #31]
 800101a:	4945      	ldr	r1, [pc, #276]	; (8001130 <SCH_Add_Task+0x2b0>)
 800101c:	4613      	mov	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	4413      	add	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	440b      	add	r3, r1
 8001026:	330c      	adds	r3, #12
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
            }
            SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 800102c:	7ffc      	ldrb	r4, [r7, #31]
 800102e:	f000 f99f 	bl	8001370 <Get_New_Task_ID>
 8001032:	4602      	mov	r2, r0
 8001034:	493e      	ldr	r1, [pc, #248]	; (8001130 <SCH_Add_Task+0x2b0>)
 8001036:	4623      	mov	r3, r4
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4423      	add	r3, r4
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	440b      	add	r3, r1
 8001040:	3310      	adds	r3, #16
 8001042:	601a      	str	r2, [r3, #0]
            return SCH_tasks_G[newTaskIndex].TaskID;
 8001044:	7ffa      	ldrb	r2, [r7, #31]
 8001046:	493a      	ldr	r1, [pc, #232]	; (8001130 <SCH_Add_Task+0x2b0>)
 8001048:	4613      	mov	r3, r2
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	4413      	add	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	440b      	add	r3, r1
 8001052:	3310      	adds	r3, #16
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	e067      	b.n	8001128 <SCH_Add_Task+0x2a8>

        } else {
            // Chèn vào cuối (nếu tìm thấy chỗ trống)
            if(SCH_tasks_G[newTaskIndex].pTask == 0x0000){
 8001058:	7ffa      	ldrb	r2, [r7, #31]
 800105a:	4935      	ldr	r1, [pc, #212]	; (8001130 <SCH_Add_Task+0x2b0>)
 800105c:	4613      	mov	r3, r2
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4413      	add	r3, r2
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	440b      	add	r3, r1
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d154      	bne.n	8001116 <SCH_Add_Task+0x296>
                SCH_tasks_G[newTaskIndex].pTask = pFunction;
 800106c:	7ffa      	ldrb	r2, [r7, #31]
 800106e:	4930      	ldr	r1, [pc, #192]	; (8001130 <SCH_Add_Task+0x2b0>)
 8001070:	4613      	mov	r3, r2
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	4413      	add	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 800107e:	7ffa      	ldrb	r2, [r7, #31]
 8001080:	68b9      	ldr	r1, [r7, #8]
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	1ac9      	subs	r1, r1, r3
 8001086:	482a      	ldr	r0, [pc, #168]	; (8001130 <SCH_Add_Task+0x2b0>)
 8001088:	4613      	mov	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	4403      	add	r3, r0
 8001092:	3304      	adds	r3, #4
 8001094:	6019      	str	r1, [r3, #0]
                SCH_tasks_G[newTaskIndex].Period = PERIOD;
 8001096:	7ffa      	ldrb	r2, [r7, #31]
 8001098:	4925      	ldr	r1, [pc, #148]	; (8001130 <SCH_Add_Task+0x2b0>)
 800109a:	4613      	mov	r3, r2
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	4413      	add	r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	440b      	add	r3, r1
 80010a4:	3308      	adds	r3, #8
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	601a      	str	r2, [r3, #0]
                if(SCH_tasks_G[newTaskIndex].Delay == 0){
 80010aa:	7ffa      	ldrb	r2, [r7, #31]
 80010ac:	4920      	ldr	r1, [pc, #128]	; (8001130 <SCH_Add_Task+0x2b0>)
 80010ae:	4613      	mov	r3, r2
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4413      	add	r3, r2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	440b      	add	r3, r1
 80010b8:	3304      	adds	r3, #4
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10a      	bne.n	80010d6 <SCH_Add_Task+0x256>
                    SCH_tasks_G[newTaskIndex].RunMe = 1;
 80010c0:	7ffa      	ldrb	r2, [r7, #31]
 80010c2:	491b      	ldr	r1, [pc, #108]	; (8001130 <SCH_Add_Task+0x2b0>)
 80010c4:	4613      	mov	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	440b      	add	r3, r1
 80010ce:	330c      	adds	r3, #12
 80010d0:	2201      	movs	r2, #1
 80010d2:	701a      	strb	r2, [r3, #0]
 80010d4:	e009      	b.n	80010ea <SCH_Add_Task+0x26a>
                } else {
                    SCH_tasks_G[newTaskIndex].RunMe = 0;
 80010d6:	7ffa      	ldrb	r2, [r7, #31]
 80010d8:	4915      	ldr	r1, [pc, #84]	; (8001130 <SCH_Add_Task+0x2b0>)
 80010da:	4613      	mov	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4413      	add	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	440b      	add	r3, r1
 80010e4:	330c      	adds	r3, #12
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
                }
                SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 80010ea:	7ffc      	ldrb	r4, [r7, #31]
 80010ec:	f000 f940 	bl	8001370 <Get_New_Task_ID>
 80010f0:	4602      	mov	r2, r0
 80010f2:	490f      	ldr	r1, [pc, #60]	; (8001130 <SCH_Add_Task+0x2b0>)
 80010f4:	4623      	mov	r3, r4
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4423      	add	r3, r4
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	440b      	add	r3, r1
 80010fe:	3310      	adds	r3, #16
 8001100:	601a      	str	r2, [r3, #0]
                return SCH_tasks_G[newTaskIndex].TaskID;
 8001102:	7ffa      	ldrb	r2, [r7, #31]
 8001104:	490a      	ldr	r1, [pc, #40]	; (8001130 <SCH_Add_Task+0x2b0>)
 8001106:	4613      	mov	r3, r2
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	4413      	add	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	440b      	add	r3, r1
 8001110:	3310      	adds	r3, #16
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	e008      	b.n	8001128 <SCH_Add_Task+0x2a8>
    for(newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex ++){
 8001116:	7ffb      	ldrb	r3, [r7, #31]
 8001118:	3301      	adds	r3, #1
 800111a:	77fb      	strb	r3, [r7, #31]
 800111c:	7ffb      	ldrb	r3, [r7, #31]
 800111e:	2b09      	cmp	r3, #9
 8001120:	f67f aebd 	bls.w	8000e9e <SCH_Add_Task+0x1e>
            }
        }
    }
    return newTaskID;
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <SCH_Add_Task+0x2b4>)
 8001126:	681b      	ldr	r3, [r3, #0]
}
 8001128:	4618      	mov	r0, r3
 800112a:	3724      	adds	r7, #36	; 0x24
 800112c:	46bd      	mov	sp, r7
 800112e:	bd90      	pop	{r4, r7, pc}
 8001130:	200000b0 	.word	0x200000b0
 8001134:	20000178 	.word	0x20000178

08001138 <SCH_Delete_Task>:


uint8_t SCH_Delete_Task(uint32_t taskID){
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
    uint8_t Return_code  = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	737b      	strb	r3, [r7, #13]
    uint8_t taskIndex;
    uint8_t j;
    if(taskID != NO_TASK_ID){
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 80e2 	beq.w	8001310 <SCH_Delete_Task+0x1d8>
        for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 800114c:	2300      	movs	r3, #0
 800114e:	73fb      	strb	r3, [r7, #15]
 8001150:	e0da      	b.n	8001308 <SCH_Delete_Task+0x1d0>
            if(SCH_tasks_G[taskIndex].TaskID == taskID){
 8001152:	7bfa      	ldrb	r2, [r7, #15]
 8001154:	4971      	ldr	r1, [pc, #452]	; (800131c <SCH_Delete_Task+0x1e4>)
 8001156:	4613      	mov	r3, r2
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	4413      	add	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	440b      	add	r3, r1
 8001160:	3310      	adds	r3, #16
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	429a      	cmp	r2, r3
 8001168:	f040 80cb 	bne.w	8001302 <SCH_Delete_Task+0x1ca>
                Return_code = 1;
 800116c:	2301      	movs	r3, #1
 800116e:	737b      	strb	r3, [r7, #13]

                // Cộng dồn Delay cho tác vụ tiếp theo
                if(taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1){
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d02b      	beq.n	80011ce <SCH_Delete_Task+0x96>
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	2b08      	cmp	r3, #8
 800117a:	d828      	bhi.n	80011ce <SCH_Delete_Task+0x96>
                    if(SCH_tasks_G[taskIndex+1].pTask != 0x0000){
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	4966      	ldr	r1, [pc, #408]	; (800131c <SCH_Delete_Task+0x1e4>)
 8001182:	4613      	mov	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	4413      	add	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	440b      	add	r3, r1
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d01d      	beq.n	80011ce <SCH_Delete_Task+0x96>
                        SCH_tasks_G[taskIndex+1].Delay += SCH_tasks_G[taskIndex].Delay;
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	1c5a      	adds	r2, r3, #1
 8001196:	4961      	ldr	r1, [pc, #388]	; (800131c <SCH_Delete_Task+0x1e4>)
 8001198:	4613      	mov	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	4413      	add	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	440b      	add	r3, r1
 80011a2:	3304      	adds	r3, #4
 80011a4:	6819      	ldr	r1, [r3, #0]
 80011a6:	7bfa      	ldrb	r2, [r7, #15]
 80011a8:	485c      	ldr	r0, [pc, #368]	; (800131c <SCH_Delete_Task+0x1e4>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4413      	add	r3, r2
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	4403      	add	r3, r0
 80011b4:	3304      	adds	r3, #4
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	7bfa      	ldrb	r2, [r7, #15]
 80011ba:	3201      	adds	r2, #1
 80011bc:	4419      	add	r1, r3
 80011be:	4857      	ldr	r0, [pc, #348]	; (800131c <SCH_Delete_Task+0x1e4>)
 80011c0:	4613      	mov	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4403      	add	r3, r0
 80011ca:	3304      	adds	r3, #4
 80011cc:	6019      	str	r1, [r3, #0]
                    }
                }

                // Dịch chuyển mảng lên
                for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	73bb      	strb	r3, [r7, #14]
 80011d2:	e060      	b.n	8001296 <SCH_Delete_Task+0x15e>
                    SCH_tasks_G[j].pTask = SCH_tasks_G[j+1].pTask;
 80011d4:	7bbb      	ldrb	r3, [r7, #14]
 80011d6:	1c59      	adds	r1, r3, #1
 80011d8:	7bba      	ldrb	r2, [r7, #14]
 80011da:	4850      	ldr	r0, [pc, #320]	; (800131c <SCH_Delete_Task+0x1e4>)
 80011dc:	460b      	mov	r3, r1
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	440b      	add	r3, r1
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4403      	add	r3, r0
 80011e6:	6819      	ldr	r1, [r3, #0]
 80011e8:	484c      	ldr	r0, [pc, #304]	; (800131c <SCH_Delete_Task+0x1e4>)
 80011ea:	4613      	mov	r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	4413      	add	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4403      	add	r3, r0
 80011f4:	6019      	str	r1, [r3, #0]
                    SCH_tasks_G[j].Period = SCH_tasks_G[j+1].Period;
 80011f6:	7bbb      	ldrb	r3, [r7, #14]
 80011f8:	1c59      	adds	r1, r3, #1
 80011fa:	7bba      	ldrb	r2, [r7, #14]
 80011fc:	4847      	ldr	r0, [pc, #284]	; (800131c <SCH_Delete_Task+0x1e4>)
 80011fe:	460b      	mov	r3, r1
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	440b      	add	r3, r1
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4403      	add	r3, r0
 8001208:	3308      	adds	r3, #8
 800120a:	6819      	ldr	r1, [r3, #0]
 800120c:	4843      	ldr	r0, [pc, #268]	; (800131c <SCH_Delete_Task+0x1e4>)
 800120e:	4613      	mov	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4403      	add	r3, r0
 8001218:	3308      	adds	r3, #8
 800121a:	6019      	str	r1, [r3, #0]
                    SCH_tasks_G[j].Delay = SCH_tasks_G[j+1].Delay;
 800121c:	7bbb      	ldrb	r3, [r7, #14]
 800121e:	1c59      	adds	r1, r3, #1
 8001220:	7bba      	ldrb	r2, [r7, #14]
 8001222:	483e      	ldr	r0, [pc, #248]	; (800131c <SCH_Delete_Task+0x1e4>)
 8001224:	460b      	mov	r3, r1
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	440b      	add	r3, r1
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4403      	add	r3, r0
 800122e:	3304      	adds	r3, #4
 8001230:	6819      	ldr	r1, [r3, #0]
 8001232:	483a      	ldr	r0, [pc, #232]	; (800131c <SCH_Delete_Task+0x1e4>)
 8001234:	4613      	mov	r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4403      	add	r3, r0
 800123e:	3304      	adds	r3, #4
 8001240:	6019      	str	r1, [r3, #0]
                    SCH_tasks_G[j].RunMe = SCH_tasks_G[j+1].RunMe;
 8001242:	7bbb      	ldrb	r3, [r7, #14]
 8001244:	1c59      	adds	r1, r3, #1
 8001246:	7bba      	ldrb	r2, [r7, #14]
 8001248:	4834      	ldr	r0, [pc, #208]	; (800131c <SCH_Delete_Task+0x1e4>)
 800124a:	460b      	mov	r3, r1
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	440b      	add	r3, r1
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4403      	add	r3, r0
 8001254:	330c      	adds	r3, #12
 8001256:	7818      	ldrb	r0, [r3, #0]
 8001258:	4930      	ldr	r1, [pc, #192]	; (800131c <SCH_Delete_Task+0x1e4>)
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	440b      	add	r3, r1
 8001264:	330c      	adds	r3, #12
 8001266:	4602      	mov	r2, r0
 8001268:	701a      	strb	r2, [r3, #0]
                    SCH_tasks_G[j].TaskID = SCH_tasks_G[j+1].TaskID;
 800126a:	7bbb      	ldrb	r3, [r7, #14]
 800126c:	1c59      	adds	r1, r3, #1
 800126e:	7bba      	ldrb	r2, [r7, #14]
 8001270:	482a      	ldr	r0, [pc, #168]	; (800131c <SCH_Delete_Task+0x1e4>)
 8001272:	460b      	mov	r3, r1
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	440b      	add	r3, r1
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4403      	add	r3, r0
 800127c:	3310      	adds	r3, #16
 800127e:	6819      	ldr	r1, [r3, #0]
 8001280:	4826      	ldr	r0, [pc, #152]	; (800131c <SCH_Delete_Task+0x1e4>)
 8001282:	4613      	mov	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	4403      	add	r3, r0
 800128c:	3310      	adds	r3, #16
 800128e:	6019      	str	r1, [r3, #0]
                for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 8001290:	7bbb      	ldrb	r3, [r7, #14]
 8001292:	3301      	adds	r3, #1
 8001294:	73bb      	strb	r3, [r7, #14]
 8001296:	7bbb      	ldrb	r3, [r7, #14]
 8001298:	2b08      	cmp	r3, #8
 800129a:	d99b      	bls.n	80011d4 <SCH_Delete_Task+0x9c>
                }
                // Xóa vị trí cuối
                SCH_tasks_G[j].pTask = 0;
 800129c:	7bba      	ldrb	r2, [r7, #14]
 800129e:	491f      	ldr	r1, [pc, #124]	; (800131c <SCH_Delete_Task+0x1e4>)
 80012a0:	4613      	mov	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	4413      	add	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	440b      	add	r3, r1
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[j].Period = 0;
 80012ae:	7bba      	ldrb	r2, [r7, #14]
 80012b0:	491a      	ldr	r1, [pc, #104]	; (800131c <SCH_Delete_Task+0x1e4>)
 80012b2:	4613      	mov	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	440b      	add	r3, r1
 80012bc:	3308      	adds	r3, #8
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[j].Delay = 0;
 80012c2:	7bba      	ldrb	r2, [r7, #14]
 80012c4:	4915      	ldr	r1, [pc, #84]	; (800131c <SCH_Delete_Task+0x1e4>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	440b      	add	r3, r1
 80012d0:	3304      	adds	r3, #4
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[j].RunMe = 0;
 80012d6:	7bba      	ldrb	r2, [r7, #14]
 80012d8:	4910      	ldr	r1, [pc, #64]	; (800131c <SCH_Delete_Task+0x1e4>)
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	440b      	add	r3, r1
 80012e4:	330c      	adds	r3, #12
 80012e6:	2200      	movs	r2, #0
 80012e8:	701a      	strb	r2, [r3, #0]
                SCH_tasks_G[j].TaskID = 0;
 80012ea:	7bba      	ldrb	r2, [r7, #14]
 80012ec:	490b      	ldr	r1, [pc, #44]	; (800131c <SCH_Delete_Task+0x1e4>)
 80012ee:	4613      	mov	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	440b      	add	r3, r1
 80012f8:	3310      	adds	r3, #16
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
                return Return_code;
 80012fe:	7b7b      	ldrb	r3, [r7, #13]
 8001300:	e007      	b.n	8001312 <SCH_Delete_Task+0x1da>
        for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	3301      	adds	r3, #1
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	2b09      	cmp	r3, #9
 800130c:	f67f af21 	bls.w	8001152 <SCH_Delete_Task+0x1a>
            }
        }
    }
    return Return_code; // return status
 8001310:	7b7b      	ldrb	r3, [r7, #13]
}
 8001312:	4618      	mov	r0, r3
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr
 800131c:	200000b0 	.word	0x200000b0

08001320 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8001320:	b5b0      	push	{r4, r5, r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
    if(SCH_tasks_G[0].RunMe > 0) {
 8001326:	4b11      	ldr	r3, [pc, #68]	; (800136c <SCH_Dispatch_Tasks+0x4c>)
 8001328:	7b1b      	ldrb	r3, [r3, #12]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d019      	beq.n	8001362 <SCH_Dispatch_Tasks+0x42>
        (*SCH_tasks_G[0].pTask)(); // Run the task
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <SCH_Dispatch_Tasks+0x4c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4798      	blx	r3
        SCH_tasks_G[0].RunMe = 0; // Reset / reduce RunMe flag
 8001334:	4b0d      	ldr	r3, [pc, #52]	; (800136c <SCH_Dispatch_Tasks+0x4c>)
 8001336:	2200      	movs	r2, #0
 8001338:	731a      	strb	r2, [r3, #12]

        sTask temtask = SCH_tasks_G[0]; // Lưu lại
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <SCH_Dispatch_Tasks+0x4c>)
 800133c:	1d3c      	adds	r4, r7, #4
 800133e:	461d      	mov	r5, r3
 8001340:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001342:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001344:	682b      	ldr	r3, [r5, #0]
 8001346:	6023      	str	r3, [r4, #0]

        SCH_Delete_Task(temtask.TaskID); // Xóa (O(n))
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fef4 	bl	8001138 <SCH_Delete_Task>

        if (temtask.Period != 0) {
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <SCH_Dispatch_Tasks+0x42>
            // Thêm lại (O(n))
            SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68f9      	ldr	r1, [r7, #12]
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fd8f 	bl	8000e80 <SCH_Add_Task>
        }
    }
}
 8001362:	bf00      	nop
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bdb0      	pop	{r4, r5, r7, pc}
 800136a:	bf00      	nop
 800136c:	200000b0 	.word	0x200000b0

08001370 <Get_New_Task_ID>:



static uint32_t Get_New_Task_ID(void){
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
    newTaskID++;
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <Get_New_Task_ID+0x2c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3301      	adds	r3, #1
 800137a:	4a08      	ldr	r2, [pc, #32]	; (800139c <Get_New_Task_ID+0x2c>)
 800137c:	6013      	str	r3, [r2, #0]
    if(newTaskID == NO_TASK_ID){
 800137e:	4b07      	ldr	r3, [pc, #28]	; (800139c <Get_New_Task_ID+0x2c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d104      	bne.n	8001390 <Get_New_Task_ID+0x20>
        newTaskID++;
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <Get_New_Task_ID+0x2c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	3301      	adds	r3, #1
 800138c:	4a03      	ldr	r2, [pc, #12]	; (800139c <Get_New_Task_ID+0x2c>)
 800138e:	6013      	str	r3, [r2, #0]
    }
    return newTaskID;
 8001390:	4b02      	ldr	r3, [pc, #8]	; (800139c <Get_New_Task_ID+0x2c>)
 8001392:	681b      	ldr	r3, [r3, #0]
}
 8001394:	4618      	mov	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	20000178 	.word	0x20000178

080013a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <HAL_MspInit+0x5c>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	4a14      	ldr	r2, [pc, #80]	; (80013fc <HAL_MspInit+0x5c>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6193      	str	r3, [r2, #24]
 80013b2:	4b12      	ldr	r3, [pc, #72]	; (80013fc <HAL_MspInit+0x5c>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	60bb      	str	r3, [r7, #8]
 80013bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <HAL_MspInit+0x5c>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <HAL_MspInit+0x5c>)
 80013c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c8:	61d3      	str	r3, [r2, #28]
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_MspInit+0x5c>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80013d6:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <HAL_MspInit+0x60>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	4a04      	ldr	r2, [pc, #16]	; (8001400 <HAL_MspInit+0x60>)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010000 	.word	0x40010000

08001404 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001414:	d113      	bne.n	800143e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <HAL_TIM_Base_MspInit+0x44>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	4a0b      	ldr	r2, [pc, #44]	; (8001448 <HAL_TIM_Base_MspInit+0x44>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	61d3      	str	r3, [r2, #28]
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_TIM_Base_MspInit+0x44>)
 8001424:	69db      	ldr	r3, [r3, #28]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800142e:	2200      	movs	r2, #0
 8001430:	2100      	movs	r1, #0
 8001432:	201c      	movs	r0, #28
 8001434:	f000 f9a1 	bl	800177a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001438:	201c      	movs	r0, #28
 800143a:	f000 f9ba 	bl	80017b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40021000 	.word	0x40021000

0800144c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001450:	e7fe      	b.n	8001450 <NMI_Handler+0x4>

08001452 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001456:	e7fe      	b.n	8001456 <HardFault_Handler+0x4>

08001458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800145c:	e7fe      	b.n	800145c <MemManage_Handler+0x4>

0800145e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001462:	e7fe      	b.n	8001462 <BusFault_Handler+0x4>

08001464 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <UsageFault_Handler+0x4>

0800146a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr

0800148e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001492:	f000 f87f 	bl	8001594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014a0:	4802      	ldr	r0, [pc, #8]	; (80014ac <TIM2_IRQHandler+0x10>)
 80014a2:	f000 ffc3 	bl	800242c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000180 	.word	0x20000180

080014b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr

080014bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014bc:	f7ff fff8 	bl	80014b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014c0:	480b      	ldr	r0, [pc, #44]	; (80014f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014c2:	490c      	ldr	r1, [pc, #48]	; (80014f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014c4:	4a0c      	ldr	r2, [pc, #48]	; (80014f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80014c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014c8:	e002      	b.n	80014d0 <LoopCopyDataInit>

080014ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ce:	3304      	adds	r3, #4

080014d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d4:	d3f9      	bcc.n	80014ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014d6:	4a09      	ldr	r2, [pc, #36]	; (80014fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014d8:	4c09      	ldr	r4, [pc, #36]	; (8001500 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014dc:	e001      	b.n	80014e2 <LoopFillZerobss>

080014de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e0:	3204      	adds	r2, #4

080014e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e4:	d3fb      	bcc.n	80014de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014e6:	f001 fae1 	bl	8002aac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014ea:	f7ff fb19 	bl	8000b20 <main>
  bx lr
 80014ee:	4770      	bx	lr
  ldr r0, =_sdata
 80014f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014f4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80014f8:	08002b68 	.word	0x08002b68
  ldr r2, =_sbss
 80014fc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001500:	200001cc 	.word	0x200001cc

08001504 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001504:	e7fe      	b.n	8001504 <ADC1_2_IRQHandler>
	...

08001508 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <HAL_Init+0x28>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a07      	ldr	r2, [pc, #28]	; (8001530 <HAL_Init+0x28>)
 8001512:	f043 0310 	orr.w	r3, r3, #16
 8001516:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001518:	2003      	movs	r0, #3
 800151a:	f000 f923 	bl	8001764 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800151e:	200f      	movs	r0, #15
 8001520:	f000 f808 	bl	8001534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001524:	f7ff ff3c 	bl	80013a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40022000 	.word	0x40022000

08001534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <HAL_InitTick+0x54>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_InitTick+0x58>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154a:	fbb3 f3f1 	udiv	r3, r3, r1
 800154e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f000 f93b 	bl	80017ce <HAL_SYSTICK_Config>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e00e      	b.n	8001580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2b0f      	cmp	r3, #15
 8001566:	d80a      	bhi.n	800157e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001568:	2200      	movs	r2, #0
 800156a:	6879      	ldr	r1, [r7, #4]
 800156c:	f04f 30ff 	mov.w	r0, #4294967295
 8001570:	f000 f903 	bl	800177a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001574:	4a06      	ldr	r2, [pc, #24]	; (8001590 <HAL_InitTick+0x5c>)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800157a:	2300      	movs	r3, #0
 800157c:	e000      	b.n	8001580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000058 	.word	0x20000058
 800158c:	20000060 	.word	0x20000060
 8001590:	2000005c 	.word	0x2000005c

08001594 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001598:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <HAL_IncTick+0x1c>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	461a      	mov	r2, r3
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <HAL_IncTick+0x20>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4413      	add	r3, r2
 80015a4:	4a03      	ldr	r2, [pc, #12]	; (80015b4 <HAL_IncTick+0x20>)
 80015a6:	6013      	str	r3, [r2, #0]
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	20000060 	.word	0x20000060
 80015b4:	200001c8 	.word	0x200001c8

080015b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  return uwTick;
 80015bc:	4b02      	ldr	r3, [pc, #8]	; (80015c8 <HAL_GetTick+0x10>)
 80015be:	681b      	ldr	r3, [r3, #0]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	200001c8 	.word	0x200001c8

080015cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015dc:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <__NVIC_SetPriorityGrouping+0x44>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015e2:	68ba      	ldr	r2, [r7, #8]
 80015e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015e8:	4013      	ands	r3, r2
 80015ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015fe:	4a04      	ldr	r2, [pc, #16]	; (8001610 <__NVIC_SetPriorityGrouping+0x44>)
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	60d3      	str	r3, [r2, #12]
}
 8001604:	bf00      	nop
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001618:	4b04      	ldr	r3, [pc, #16]	; (800162c <__NVIC_GetPriorityGrouping+0x18>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	0a1b      	lsrs	r3, r3, #8
 800161e:	f003 0307 	and.w	r3, r3, #7
}
 8001622:	4618      	mov	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	2b00      	cmp	r3, #0
 8001640:	db0b      	blt.n	800165a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	f003 021f 	and.w	r2, r3, #31
 8001648:	4906      	ldr	r1, [pc, #24]	; (8001664 <__NVIC_EnableIRQ+0x34>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	095b      	lsrs	r3, r3, #5
 8001650:	2001      	movs	r0, #1
 8001652:	fa00 f202 	lsl.w	r2, r0, r2
 8001656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	e000e100 	.word	0xe000e100

08001668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001678:	2b00      	cmp	r3, #0
 800167a:	db0a      	blt.n	8001692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	b2da      	uxtb	r2, r3
 8001680:	490c      	ldr	r1, [pc, #48]	; (80016b4 <__NVIC_SetPriority+0x4c>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	440b      	add	r3, r1
 800168c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001690:	e00a      	b.n	80016a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4908      	ldr	r1, [pc, #32]	; (80016b8 <__NVIC_SetPriority+0x50>)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	3b04      	subs	r3, #4
 80016a0:	0112      	lsls	r2, r2, #4
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	440b      	add	r3, r1
 80016a6:	761a      	strb	r2, [r3, #24]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000e100 	.word	0xe000e100
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016bc:	b480      	push	{r7}
 80016be:	b089      	sub	sp, #36	; 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f1c3 0307 	rsb	r3, r3, #7
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	bf28      	it	cs
 80016da:	2304      	movcs	r3, #4
 80016dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3304      	adds	r3, #4
 80016e2:	2b06      	cmp	r3, #6
 80016e4:	d902      	bls.n	80016ec <NVIC_EncodePriority+0x30>
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	3b03      	subs	r3, #3
 80016ea:	e000      	b.n	80016ee <NVIC_EncodePriority+0x32>
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	f04f 32ff 	mov.w	r2, #4294967295
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43da      	mvns	r2, r3
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	401a      	ands	r2, r3
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001704:	f04f 31ff 	mov.w	r1, #4294967295
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43d9      	mvns	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001714:	4313      	orrs	r3, r2
         );
}
 8001716:	4618      	mov	r0, r3
 8001718:	3724      	adds	r7, #36	; 0x24
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3b01      	subs	r3, #1
 800172c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001730:	d301      	bcc.n	8001736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001732:	2301      	movs	r3, #1
 8001734:	e00f      	b.n	8001756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001736:	4a0a      	ldr	r2, [pc, #40]	; (8001760 <SysTick_Config+0x40>)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3b01      	subs	r3, #1
 800173c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800173e:	210f      	movs	r1, #15
 8001740:	f04f 30ff 	mov.w	r0, #4294967295
 8001744:	f7ff ff90 	bl	8001668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001748:	4b05      	ldr	r3, [pc, #20]	; (8001760 <SysTick_Config+0x40>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174e:	4b04      	ldr	r3, [pc, #16]	; (8001760 <SysTick_Config+0x40>)
 8001750:	2207      	movs	r2, #7
 8001752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	e000e010 	.word	0xe000e010

08001764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f7ff ff2d 	bl	80015cc <__NVIC_SetPriorityGrouping>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800177a:	b580      	push	{r7, lr}
 800177c:	b086      	sub	sp, #24
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	607a      	str	r2, [r7, #4]
 8001786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800178c:	f7ff ff42 	bl	8001614 <__NVIC_GetPriorityGrouping>
 8001790:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	68b9      	ldr	r1, [r7, #8]
 8001796:	6978      	ldr	r0, [r7, #20]
 8001798:	f7ff ff90 	bl	80016bc <NVIC_EncodePriority>
 800179c:	4602      	mov	r2, r0
 800179e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff5f 	bl	8001668 <__NVIC_SetPriority>
}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	4603      	mov	r3, r0
 80017ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ff35 	bl	8001630 <__NVIC_EnableIRQ>
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff ffa2 	bl	8001720 <SysTick_Config>
 80017dc:	4603      	mov	r3, r0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b08b      	sub	sp, #44	; 0x2c
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017f2:	2300      	movs	r3, #0
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017f6:	2300      	movs	r3, #0
 80017f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017fa:	e148      	b.n	8001a8e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017fc:	2201      	movs	r2, #1
 80017fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	69fa      	ldr	r2, [r7, #28]
 800180c:	4013      	ands	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	429a      	cmp	r2, r3
 8001816:	f040 8137 	bne.w	8001a88 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	4aa3      	ldr	r2, [pc, #652]	; (8001aac <HAL_GPIO_Init+0x2c4>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d05e      	beq.n	80018e2 <HAL_GPIO_Init+0xfa>
 8001824:	4aa1      	ldr	r2, [pc, #644]	; (8001aac <HAL_GPIO_Init+0x2c4>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d875      	bhi.n	8001916 <HAL_GPIO_Init+0x12e>
 800182a:	4aa1      	ldr	r2, [pc, #644]	; (8001ab0 <HAL_GPIO_Init+0x2c8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d058      	beq.n	80018e2 <HAL_GPIO_Init+0xfa>
 8001830:	4a9f      	ldr	r2, [pc, #636]	; (8001ab0 <HAL_GPIO_Init+0x2c8>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d86f      	bhi.n	8001916 <HAL_GPIO_Init+0x12e>
 8001836:	4a9f      	ldr	r2, [pc, #636]	; (8001ab4 <HAL_GPIO_Init+0x2cc>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d052      	beq.n	80018e2 <HAL_GPIO_Init+0xfa>
 800183c:	4a9d      	ldr	r2, [pc, #628]	; (8001ab4 <HAL_GPIO_Init+0x2cc>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d869      	bhi.n	8001916 <HAL_GPIO_Init+0x12e>
 8001842:	4a9d      	ldr	r2, [pc, #628]	; (8001ab8 <HAL_GPIO_Init+0x2d0>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d04c      	beq.n	80018e2 <HAL_GPIO_Init+0xfa>
 8001848:	4a9b      	ldr	r2, [pc, #620]	; (8001ab8 <HAL_GPIO_Init+0x2d0>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d863      	bhi.n	8001916 <HAL_GPIO_Init+0x12e>
 800184e:	4a9b      	ldr	r2, [pc, #620]	; (8001abc <HAL_GPIO_Init+0x2d4>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d046      	beq.n	80018e2 <HAL_GPIO_Init+0xfa>
 8001854:	4a99      	ldr	r2, [pc, #612]	; (8001abc <HAL_GPIO_Init+0x2d4>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d85d      	bhi.n	8001916 <HAL_GPIO_Init+0x12e>
 800185a:	2b12      	cmp	r3, #18
 800185c:	d82a      	bhi.n	80018b4 <HAL_GPIO_Init+0xcc>
 800185e:	2b12      	cmp	r3, #18
 8001860:	d859      	bhi.n	8001916 <HAL_GPIO_Init+0x12e>
 8001862:	a201      	add	r2, pc, #4	; (adr r2, 8001868 <HAL_GPIO_Init+0x80>)
 8001864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001868:	080018e3 	.word	0x080018e3
 800186c:	080018bd 	.word	0x080018bd
 8001870:	080018cf 	.word	0x080018cf
 8001874:	08001911 	.word	0x08001911
 8001878:	08001917 	.word	0x08001917
 800187c:	08001917 	.word	0x08001917
 8001880:	08001917 	.word	0x08001917
 8001884:	08001917 	.word	0x08001917
 8001888:	08001917 	.word	0x08001917
 800188c:	08001917 	.word	0x08001917
 8001890:	08001917 	.word	0x08001917
 8001894:	08001917 	.word	0x08001917
 8001898:	08001917 	.word	0x08001917
 800189c:	08001917 	.word	0x08001917
 80018a0:	08001917 	.word	0x08001917
 80018a4:	08001917 	.word	0x08001917
 80018a8:	08001917 	.word	0x08001917
 80018ac:	080018c5 	.word	0x080018c5
 80018b0:	080018d9 	.word	0x080018d9
 80018b4:	4a82      	ldr	r2, [pc, #520]	; (8001ac0 <HAL_GPIO_Init+0x2d8>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d013      	beq.n	80018e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018ba:	e02c      	b.n	8001916 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	623b      	str	r3, [r7, #32]
          break;
 80018c2:	e029      	b.n	8001918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	3304      	adds	r3, #4
 80018ca:	623b      	str	r3, [r7, #32]
          break;
 80018cc:	e024      	b.n	8001918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	3308      	adds	r3, #8
 80018d4:	623b      	str	r3, [r7, #32]
          break;
 80018d6:	e01f      	b.n	8001918 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	330c      	adds	r3, #12
 80018de:	623b      	str	r3, [r7, #32]
          break;
 80018e0:	e01a      	b.n	8001918 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d102      	bne.n	80018f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018ea:	2304      	movs	r3, #4
 80018ec:	623b      	str	r3, [r7, #32]
          break;
 80018ee:	e013      	b.n	8001918 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d105      	bne.n	8001904 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018f8:	2308      	movs	r3, #8
 80018fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69fa      	ldr	r2, [r7, #28]
 8001900:	611a      	str	r2, [r3, #16]
          break;
 8001902:	e009      	b.n	8001918 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001904:	2308      	movs	r3, #8
 8001906:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	69fa      	ldr	r2, [r7, #28]
 800190c:	615a      	str	r2, [r3, #20]
          break;
 800190e:	e003      	b.n	8001918 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001910:	2300      	movs	r3, #0
 8001912:	623b      	str	r3, [r7, #32]
          break;
 8001914:	e000      	b.n	8001918 <HAL_GPIO_Init+0x130>
          break;
 8001916:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	2bff      	cmp	r3, #255	; 0xff
 800191c:	d801      	bhi.n	8001922 <HAL_GPIO_Init+0x13a>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	e001      	b.n	8001926 <HAL_GPIO_Init+0x13e>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	3304      	adds	r3, #4
 8001926:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	2bff      	cmp	r3, #255	; 0xff
 800192c:	d802      	bhi.n	8001934 <HAL_GPIO_Init+0x14c>
 800192e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	e002      	b.n	800193a <HAL_GPIO_Init+0x152>
 8001934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001936:	3b08      	subs	r3, #8
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	210f      	movs	r1, #15
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	401a      	ands	r2, r3
 800194c:	6a39      	ldr	r1, [r7, #32]
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	fa01 f303 	lsl.w	r3, r1, r3
 8001954:	431a      	orrs	r2, r3
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 8090 	beq.w	8001a88 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001968:	4b56      	ldr	r3, [pc, #344]	; (8001ac4 <HAL_GPIO_Init+0x2dc>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	4a55      	ldr	r2, [pc, #340]	; (8001ac4 <HAL_GPIO_Init+0x2dc>)
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	6193      	str	r3, [r2, #24]
 8001974:	4b53      	ldr	r3, [pc, #332]	; (8001ac4 <HAL_GPIO_Init+0x2dc>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001980:	4a51      	ldr	r2, [pc, #324]	; (8001ac8 <HAL_GPIO_Init+0x2e0>)
 8001982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001984:	089b      	lsrs	r3, r3, #2
 8001986:	3302      	adds	r3, #2
 8001988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800198c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	220f      	movs	r2, #15
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	43db      	mvns	r3, r3
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	4013      	ands	r3, r2
 80019a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a49      	ldr	r2, [pc, #292]	; (8001acc <HAL_GPIO_Init+0x2e4>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d00d      	beq.n	80019c8 <HAL_GPIO_Init+0x1e0>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a48      	ldr	r2, [pc, #288]	; (8001ad0 <HAL_GPIO_Init+0x2e8>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d007      	beq.n	80019c4 <HAL_GPIO_Init+0x1dc>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a47      	ldr	r2, [pc, #284]	; (8001ad4 <HAL_GPIO_Init+0x2ec>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d101      	bne.n	80019c0 <HAL_GPIO_Init+0x1d8>
 80019bc:	2302      	movs	r3, #2
 80019be:	e004      	b.n	80019ca <HAL_GPIO_Init+0x1e2>
 80019c0:	2303      	movs	r3, #3
 80019c2:	e002      	b.n	80019ca <HAL_GPIO_Init+0x1e2>
 80019c4:	2301      	movs	r3, #1
 80019c6:	e000      	b.n	80019ca <HAL_GPIO_Init+0x1e2>
 80019c8:	2300      	movs	r3, #0
 80019ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019cc:	f002 0203 	and.w	r2, r2, #3
 80019d0:	0092      	lsls	r2, r2, #2
 80019d2:	4093      	lsls	r3, r2
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019da:	493b      	ldr	r1, [pc, #236]	; (8001ac8 <HAL_GPIO_Init+0x2e0>)
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	089b      	lsrs	r3, r3, #2
 80019e0:	3302      	adds	r3, #2
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d006      	beq.n	8001a02 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019f4:	4b38      	ldr	r3, [pc, #224]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	4937      	ldr	r1, [pc, #220]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	608b      	str	r3, [r1, #8]
 8001a00:	e006      	b.n	8001a10 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a02:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	4933      	ldr	r1, [pc, #204]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d006      	beq.n	8001a2a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a1c:	4b2e      	ldr	r3, [pc, #184]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a1e:	68da      	ldr	r2, [r3, #12]
 8001a20:	492d      	ldr	r1, [pc, #180]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	60cb      	str	r3, [r1, #12]
 8001a28:	e006      	b.n	8001a38 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a2a:	4b2b      	ldr	r3, [pc, #172]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a2c:	68da      	ldr	r2, [r3, #12]
 8001a2e:	69bb      	ldr	r3, [r7, #24]
 8001a30:	43db      	mvns	r3, r3
 8001a32:	4929      	ldr	r1, [pc, #164]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d006      	beq.n	8001a52 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a44:	4b24      	ldr	r3, [pc, #144]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	4923      	ldr	r1, [pc, #140]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	604b      	str	r3, [r1, #4]
 8001a50:	e006      	b.n	8001a60 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a52:	4b21      	ldr	r3, [pc, #132]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	491f      	ldr	r1, [pc, #124]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d006      	beq.n	8001a7a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4919      	ldr	r1, [pc, #100]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	600b      	str	r3, [r1, #0]
 8001a78:	e006      	b.n	8001a88 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a7a:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	43db      	mvns	r3, r3
 8001a82:	4915      	ldr	r1, [pc, #84]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a94:	fa22 f303 	lsr.w	r3, r2, r3
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f47f aeaf 	bne.w	80017fc <HAL_GPIO_Init+0x14>
  }
}
 8001a9e:	bf00      	nop
 8001aa0:	bf00      	nop
 8001aa2:	372c      	adds	r7, #44	; 0x2c
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	10320000 	.word	0x10320000
 8001ab0:	10310000 	.word	0x10310000
 8001ab4:	10220000 	.word	0x10220000
 8001ab8:	10210000 	.word	0x10210000
 8001abc:	10120000 	.word	0x10120000
 8001ac0:	10110000 	.word	0x10110000
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	40010000 	.word	0x40010000
 8001acc:	40010800 	.word	0x40010800
 8001ad0:	40010c00 	.word	0x40010c00
 8001ad4:	40011000 	.word	0x40011000
 8001ad8:	40010400 	.word	0x40010400

08001adc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	887b      	ldrh	r3, [r7, #2]
 8001aee:	4013      	ands	r3, r2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d002      	beq.n	8001afa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
 8001af8:	e001      	b.n	8001afe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001afa:	2300      	movs	r3, #0
 8001afc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
 8001b12:	460b      	mov	r3, r1
 8001b14:	807b      	strh	r3, [r7, #2]
 8001b16:	4613      	mov	r3, r2
 8001b18:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b1a:	787b      	ldrb	r3, [r7, #1]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b20:	887a      	ldrh	r2, [r7, #2]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b26:	e003      	b.n	8001b30 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b28:	887b      	ldrh	r3, [r7, #2]
 8001b2a:	041a      	lsls	r2, r3, #16
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	611a      	str	r2, [r3, #16]
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr
	...

08001b3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e26c      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f000 8087 	beq.w	8001c6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b5c:	4b92      	ldr	r3, [pc, #584]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 030c 	and.w	r3, r3, #12
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d00c      	beq.n	8001b82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b68:	4b8f      	ldr	r3, [pc, #572]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 030c 	and.w	r3, r3, #12
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	d112      	bne.n	8001b9a <HAL_RCC_OscConfig+0x5e>
 8001b74:	4b8c      	ldr	r3, [pc, #560]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b80:	d10b      	bne.n	8001b9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b82:	4b89      	ldr	r3, [pc, #548]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d06c      	beq.n	8001c68 <HAL_RCC_OscConfig+0x12c>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d168      	bne.n	8001c68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e246      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ba2:	d106      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x76>
 8001ba4:	4b80      	ldr	r3, [pc, #512]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a7f      	ldr	r2, [pc, #508]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	e02e      	b.n	8001c10 <HAL_RCC_OscConfig+0xd4>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10c      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x98>
 8001bba:	4b7b      	ldr	r3, [pc, #492]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a7a      	ldr	r2, [pc, #488]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	4b78      	ldr	r3, [pc, #480]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a77      	ldr	r2, [pc, #476]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	e01d      	b.n	8001c10 <HAL_RCC_OscConfig+0xd4>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bdc:	d10c      	bne.n	8001bf8 <HAL_RCC_OscConfig+0xbc>
 8001bde:	4b72      	ldr	r3, [pc, #456]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a71      	ldr	r2, [pc, #452]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	4b6f      	ldr	r3, [pc, #444]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a6e      	ldr	r2, [pc, #440]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	e00b      	b.n	8001c10 <HAL_RCC_OscConfig+0xd4>
 8001bf8:	4b6b      	ldr	r3, [pc, #428]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a6a      	ldr	r2, [pc, #424]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001bfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	4b68      	ldr	r3, [pc, #416]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a67      	ldr	r2, [pc, #412]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d013      	beq.n	8001c40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c18:	f7ff fcce 	bl	80015b8 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c20:	f7ff fcca 	bl	80015b8 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b64      	cmp	r3, #100	; 0x64
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e1fa      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c32:	4b5d      	ldr	r3, [pc, #372]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0xe4>
 8001c3e:	e014      	b.n	8001c6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c40:	f7ff fcba 	bl	80015b8 <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c48:	f7ff fcb6 	bl	80015b8 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b64      	cmp	r3, #100	; 0x64
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e1e6      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5a:	4b53      	ldr	r3, [pc, #332]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f0      	bne.n	8001c48 <HAL_RCC_OscConfig+0x10c>
 8001c66:	e000      	b.n	8001c6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d063      	beq.n	8001d3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c76:	4b4c      	ldr	r3, [pc, #304]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 030c 	and.w	r3, r3, #12
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d00b      	beq.n	8001c9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c82:	4b49      	ldr	r3, [pc, #292]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d11c      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x18c>
 8001c8e:	4b46      	ldr	r3, [pc, #280]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d116      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9a:	4b43      	ldr	r3, [pc, #268]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d005      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x176>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d001      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e1ba      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb2:	4b3d      	ldr	r3, [pc, #244]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	4939      	ldr	r1, [pc, #228]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc6:	e03a      	b.n	8001d3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d020      	beq.n	8001d12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cd0:	4b36      	ldr	r3, [pc, #216]	; (8001dac <HAL_RCC_OscConfig+0x270>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd6:	f7ff fc6f 	bl	80015b8 <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cde:	f7ff fc6b 	bl	80015b8 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e19b      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf0:	4b2d      	ldr	r3, [pc, #180]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d0f0      	beq.n	8001cde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cfc:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	695b      	ldr	r3, [r3, #20]
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	4927      	ldr	r1, [pc, #156]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	600b      	str	r3, [r1, #0]
 8001d10:	e015      	b.n	8001d3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d12:	4b26      	ldr	r3, [pc, #152]	; (8001dac <HAL_RCC_OscConfig+0x270>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d18:	f7ff fc4e 	bl	80015b8 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d20:	f7ff fc4a 	bl	80015b8 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e17a      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d32:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1f0      	bne.n	8001d20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0308 	and.w	r3, r3, #8
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d03a      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d019      	beq.n	8001d86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d52:	4b17      	ldr	r3, [pc, #92]	; (8001db0 <HAL_RCC_OscConfig+0x274>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d58:	f7ff fc2e 	bl	80015b8 <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d60:	f7ff fc2a 	bl	80015b8 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e15a      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d72:	4b0d      	ldr	r3, [pc, #52]	; (8001da8 <HAL_RCC_OscConfig+0x26c>)
 8001d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0f0      	beq.n	8001d60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d7e:	2001      	movs	r0, #1
 8001d80:	f000 fa9a 	bl	80022b8 <RCC_Delay>
 8001d84:	e01c      	b.n	8001dc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d86:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <HAL_RCC_OscConfig+0x274>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8c:	f7ff fc14 	bl	80015b8 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d92:	e00f      	b.n	8001db4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d94:	f7ff fc10 	bl	80015b8 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d908      	bls.n	8001db4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e140      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
 8001da6:	bf00      	nop
 8001da8:	40021000 	.word	0x40021000
 8001dac:	42420000 	.word	0x42420000
 8001db0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db4:	4b9e      	ldr	r3, [pc, #632]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db8:	f003 0302 	and.w	r3, r3, #2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1e9      	bne.n	8001d94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f000 80a6 	beq.w	8001f1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dd2:	4b97      	ldr	r3, [pc, #604]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10d      	bne.n	8001dfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dde:	4b94      	ldr	r3, [pc, #592]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	4a93      	ldr	r2, [pc, #588]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de8:	61d3      	str	r3, [r2, #28]
 8001dea:	4b91      	ldr	r3, [pc, #580]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001df6:	2301      	movs	r3, #1
 8001df8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfa:	4b8e      	ldr	r3, [pc, #568]	; (8002034 <HAL_RCC_OscConfig+0x4f8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d118      	bne.n	8001e38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e06:	4b8b      	ldr	r3, [pc, #556]	; (8002034 <HAL_RCC_OscConfig+0x4f8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a8a      	ldr	r2, [pc, #552]	; (8002034 <HAL_RCC_OscConfig+0x4f8>)
 8001e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e12:	f7ff fbd1 	bl	80015b8 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1a:	f7ff fbcd 	bl	80015b8 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b64      	cmp	r3, #100	; 0x64
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e0fd      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2c:	4b81      	ldr	r3, [pc, #516]	; (8002034 <HAL_RCC_OscConfig+0x4f8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d106      	bne.n	8001e4e <HAL_RCC_OscConfig+0x312>
 8001e40:	4b7b      	ldr	r3, [pc, #492]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	4a7a      	ldr	r2, [pc, #488]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6213      	str	r3, [r2, #32]
 8001e4c:	e02d      	b.n	8001eaa <HAL_RCC_OscConfig+0x36e>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0x334>
 8001e56:	4b76      	ldr	r3, [pc, #472]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e58:	6a1b      	ldr	r3, [r3, #32]
 8001e5a:	4a75      	ldr	r2, [pc, #468]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e5c:	f023 0301 	bic.w	r3, r3, #1
 8001e60:	6213      	str	r3, [r2, #32]
 8001e62:	4b73      	ldr	r3, [pc, #460]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	4a72      	ldr	r2, [pc, #456]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e68:	f023 0304 	bic.w	r3, r3, #4
 8001e6c:	6213      	str	r3, [r2, #32]
 8001e6e:	e01c      	b.n	8001eaa <HAL_RCC_OscConfig+0x36e>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	2b05      	cmp	r3, #5
 8001e76:	d10c      	bne.n	8001e92 <HAL_RCC_OscConfig+0x356>
 8001e78:	4b6d      	ldr	r3, [pc, #436]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	4a6c      	ldr	r2, [pc, #432]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	6213      	str	r3, [r2, #32]
 8001e84:	4b6a      	ldr	r3, [pc, #424]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4a69      	ldr	r2, [pc, #420]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6213      	str	r3, [r2, #32]
 8001e90:	e00b      	b.n	8001eaa <HAL_RCC_OscConfig+0x36e>
 8001e92:	4b67      	ldr	r3, [pc, #412]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4a66      	ldr	r2, [pc, #408]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001e98:	f023 0301 	bic.w	r3, r3, #1
 8001e9c:	6213      	str	r3, [r2, #32]
 8001e9e:	4b64      	ldr	r3, [pc, #400]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
 8001ea2:	4a63      	ldr	r2, [pc, #396]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001ea4:	f023 0304 	bic.w	r3, r3, #4
 8001ea8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d015      	beq.n	8001ede <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb2:	f7ff fb81 	bl	80015b8 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb8:	e00a      	b.n	8001ed0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eba:	f7ff fb7d 	bl	80015b8 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e0ab      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed0:	4b57      	ldr	r3, [pc, #348]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0ee      	beq.n	8001eba <HAL_RCC_OscConfig+0x37e>
 8001edc:	e014      	b.n	8001f08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ede:	f7ff fb6b 	bl	80015b8 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee4:	e00a      	b.n	8001efc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee6:	f7ff fb67 	bl	80015b8 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e095      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001efc:	4b4c      	ldr	r3, [pc, #304]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1ee      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f08:	7dfb      	ldrb	r3, [r7, #23]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d105      	bne.n	8001f1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0e:	4b48      	ldr	r3, [pc, #288]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	4a47      	ldr	r2, [pc, #284]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8081 	beq.w	8002026 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f24:	4b42      	ldr	r3, [pc, #264]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 030c 	and.w	r3, r3, #12
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	d061      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d146      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f38:	4b3f      	ldr	r3, [pc, #252]	; (8002038 <HAL_RCC_OscConfig+0x4fc>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3e:	f7ff fb3b 	bl	80015b8 <HAL_GetTick>
 8001f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f46:	f7ff fb37 	bl	80015b8 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e067      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f58:	4b35      	ldr	r3, [pc, #212]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1f0      	bne.n	8001f46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6c:	d108      	bne.n	8001f80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f6e:	4b30      	ldr	r3, [pc, #192]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	492d      	ldr	r1, [pc, #180]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f80:	4b2b      	ldr	r3, [pc, #172]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a19      	ldr	r1, [r3, #32]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f90:	430b      	orrs	r3, r1
 8001f92:	4927      	ldr	r1, [pc, #156]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f98:	4b27      	ldr	r3, [pc, #156]	; (8002038 <HAL_RCC_OscConfig+0x4fc>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9e:	f7ff fb0b 	bl	80015b8 <HAL_GetTick>
 8001fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa6:	f7ff fb07 	bl	80015b8 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e037      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb8:	4b1d      	ldr	r3, [pc, #116]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0f0      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x46a>
 8001fc4:	e02f      	b.n	8002026 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc6:	4b1c      	ldr	r3, [pc, #112]	; (8002038 <HAL_RCC_OscConfig+0x4fc>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fcc:	f7ff faf4 	bl	80015b8 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd4:	f7ff faf0 	bl	80015b8 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e020      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fe6:	4b12      	ldr	r3, [pc, #72]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1f0      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x498>
 8001ff2:	e018      	b.n	8002026 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69db      	ldr	r3, [r3, #28]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e013      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002000:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <HAL_RCC_OscConfig+0x4f4>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	429a      	cmp	r2, r3
 8002012:	d106      	bne.n	8002022 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	429a      	cmp	r2, r3
 8002020:	d001      	beq.n	8002026 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40021000 	.word	0x40021000
 8002034:	40007000 	.word	0x40007000
 8002038:	42420060 	.word	0x42420060

0800203c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0d0      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002050:	4b6a      	ldr	r3, [pc, #424]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	d910      	bls.n	8002080 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205e:	4b67      	ldr	r3, [pc, #412]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f023 0207 	bic.w	r2, r3, #7
 8002066:	4965      	ldr	r1, [pc, #404]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	4313      	orrs	r3, r2
 800206c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206e:	4b63      	ldr	r3, [pc, #396]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	429a      	cmp	r2, r3
 800207a:	d001      	beq.n	8002080 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0b8      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0302 	and.w	r3, r3, #2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d020      	beq.n	80020ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d005      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002098:	4b59      	ldr	r3, [pc, #356]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	4a58      	ldr	r2, [pc, #352]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0308 	and.w	r3, r3, #8
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d005      	beq.n	80020bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020b0:	4b53      	ldr	r3, [pc, #332]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a52      	ldr	r2, [pc, #328]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020bc:	4b50      	ldr	r3, [pc, #320]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	494d      	ldr	r1, [pc, #308]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d040      	beq.n	800215c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d107      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e2:	4b47      	ldr	r3, [pc, #284]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d115      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e07f      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d107      	bne.n	800210a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020fa:	4b41      	ldr	r3, [pc, #260]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e073      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800210a:	4b3d      	ldr	r3, [pc, #244]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e06b      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800211a:	4b39      	ldr	r3, [pc, #228]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f023 0203 	bic.w	r2, r3, #3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4936      	ldr	r1, [pc, #216]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 8002128:	4313      	orrs	r3, r2
 800212a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800212c:	f7ff fa44 	bl	80015b8 <HAL_GetTick>
 8002130:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002132:	e00a      	b.n	800214a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002134:	f7ff fa40 	bl	80015b8 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e053      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	4b2d      	ldr	r3, [pc, #180]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 020c 	and.w	r2, r3, #12
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	429a      	cmp	r2, r3
 800215a:	d1eb      	bne.n	8002134 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800215c:	4b27      	ldr	r3, [pc, #156]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0307 	and.w	r3, r3, #7
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	429a      	cmp	r2, r3
 8002168:	d210      	bcs.n	800218c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216a:	4b24      	ldr	r3, [pc, #144]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f023 0207 	bic.w	r2, r3, #7
 8002172:	4922      	ldr	r1, [pc, #136]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	4313      	orrs	r3, r2
 8002178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800217a:	4b20      	ldr	r3, [pc, #128]	; (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	683a      	ldr	r2, [r7, #0]
 8002184:	429a      	cmp	r2, r3
 8002186:	d001      	beq.n	800218c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e032      	b.n	80021f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	d008      	beq.n	80021aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002198:	4b19      	ldr	r3, [pc, #100]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	4916      	ldr	r1, [pc, #88]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d009      	beq.n	80021ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021b6:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	490e      	ldr	r1, [pc, #56]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ca:	f000 f821 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 80021ce:	4602      	mov	r2, r0
 80021d0:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	f003 030f 	and.w	r3, r3, #15
 80021da:	490a      	ldr	r1, [pc, #40]	; (8002204 <HAL_RCC_ClockConfig+0x1c8>)
 80021dc:	5ccb      	ldrb	r3, [r1, r3]
 80021de:	fa22 f303 	lsr.w	r3, r2, r3
 80021e2:	4a09      	ldr	r2, [pc, #36]	; (8002208 <HAL_RCC_ClockConfig+0x1cc>)
 80021e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021e6:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_RCC_ClockConfig+0x1d0>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff f9a2 	bl	8001534 <HAL_InitTick>

  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40022000 	.word	0x40022000
 8002200:	40021000 	.word	0x40021000
 8002204:	08002b3c 	.word	0x08002b3c
 8002208:	20000058 	.word	0x20000058
 800220c:	2000005c 	.word	0x2000005c

08002210 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800222a:	4b1e      	ldr	r3, [pc, #120]	; (80022a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f003 030c 	and.w	r3, r3, #12
 8002236:	2b04      	cmp	r3, #4
 8002238:	d002      	beq.n	8002240 <HAL_RCC_GetSysClockFreq+0x30>
 800223a:	2b08      	cmp	r3, #8
 800223c:	d003      	beq.n	8002246 <HAL_RCC_GetSysClockFreq+0x36>
 800223e:	e027      	b.n	8002290 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002240:	4b19      	ldr	r3, [pc, #100]	; (80022a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002242:	613b      	str	r3, [r7, #16]
      break;
 8002244:	e027      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	0c9b      	lsrs	r3, r3, #18
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	4a17      	ldr	r2, [pc, #92]	; (80022ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002250:	5cd3      	ldrb	r3, [r2, r3]
 8002252:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d010      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800225e:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	0c5b      	lsrs	r3, r3, #17
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	4a11      	ldr	r2, [pc, #68]	; (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800226a:	5cd3      	ldrb	r3, [r2, r3]
 800226c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a0d      	ldr	r2, [pc, #52]	; (80022a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002272:	fb02 f203 	mul.w	r2, r2, r3
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	fbb2 f3f3 	udiv	r3, r2, r3
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	e004      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002284:	fb02 f303 	mul.w	r3, r2, r3
 8002288:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	613b      	str	r3, [r7, #16]
      break;
 800228e:	e002      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002290:	4b05      	ldr	r3, [pc, #20]	; (80022a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002292:	613b      	str	r3, [r7, #16]
      break;
 8002294:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002296:	693b      	ldr	r3, [r7, #16]
}
 8002298:	4618      	mov	r0, r3
 800229a:	371c      	adds	r7, #28
 800229c:	46bd      	mov	sp, r7
 800229e:	bc80      	pop	{r7}
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40021000 	.word	0x40021000
 80022a8:	007a1200 	.word	0x007a1200
 80022ac:	08002b4c 	.word	0x08002b4c
 80022b0:	08002b5c 	.word	0x08002b5c
 80022b4:	003d0900 	.word	0x003d0900

080022b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022c0:	4b0a      	ldr	r3, [pc, #40]	; (80022ec <RCC_Delay+0x34>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <RCC_Delay+0x38>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	0a5b      	lsrs	r3, r3, #9
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	fb02 f303 	mul.w	r3, r2, r3
 80022d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022d4:	bf00      	nop
  }
  while (Delay --);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	1e5a      	subs	r2, r3, #1
 80022da:	60fa      	str	r2, [r7, #12]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1f9      	bne.n	80022d4 <RCC_Delay+0x1c>
}
 80022e0:	bf00      	nop
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr
 80022ec:	20000058 	.word	0x20000058
 80022f0:	10624dd3 	.word	0x10624dd3

080022f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e041      	b.n	800238a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d106      	bne.n	8002320 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f7ff f872 	bl	8001404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2202      	movs	r2, #2
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3304      	adds	r3, #4
 8002330:	4619      	mov	r1, r3
 8002332:	4610      	mov	r0, r2
 8002334:	f000 fa56 	bl	80027e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d001      	beq.n	80023ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e035      	b.n	8002418 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2202      	movs	r2, #2
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a16      	ldr	r2, [pc, #88]	; (8002424 <HAL_TIM_Base_Start_IT+0x90>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d009      	beq.n	80023e2 <HAL_TIM_Base_Start_IT+0x4e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023d6:	d004      	beq.n	80023e2 <HAL_TIM_Base_Start_IT+0x4e>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a12      	ldr	r2, [pc, #72]	; (8002428 <HAL_TIM_Base_Start_IT+0x94>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d111      	bne.n	8002406 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 0307 	and.w	r3, r3, #7
 80023ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2b06      	cmp	r3, #6
 80023f2:	d010      	beq.n	8002416 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 0201 	orr.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002404:	e007      	b.n	8002416 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f042 0201 	orr.w	r2, r2, #1
 8002414:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40012c00 	.word	0x40012c00
 8002428:	40000400 	.word	0x40000400

0800242c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d020      	beq.n	8002490 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d01b      	beq.n	8002490 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f06f 0202 	mvn.w	r2, #2
 8002460:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f998 	bl	80027ac <HAL_TIM_IC_CaptureCallback>
 800247c:	e005      	b.n	800248a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f98b 	bl	800279a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f99a 	bl	80027be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	2b00      	cmp	r3, #0
 8002498:	d020      	beq.n	80024dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d01b      	beq.n	80024dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f06f 0204 	mvn.w	r2, #4
 80024ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2202      	movs	r2, #2
 80024b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f972 	bl	80027ac <HAL_TIM_IC_CaptureCallback>
 80024c8:	e005      	b.n	80024d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f965 	bl	800279a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f974 	bl	80027be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d020      	beq.n	8002528 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f003 0308 	and.w	r3, r3, #8
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d01b      	beq.n	8002528 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f06f 0208 	mvn.w	r2, #8
 80024f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2204      	movs	r2, #4
 80024fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f94c 	bl	80027ac <HAL_TIM_IC_CaptureCallback>
 8002514:	e005      	b.n	8002522 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f93f 	bl	800279a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 f94e 	bl	80027be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f003 0310 	and.w	r3, r3, #16
 800252e:	2b00      	cmp	r3, #0
 8002530:	d020      	beq.n	8002574 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f003 0310 	and.w	r3, r3, #16
 8002538:	2b00      	cmp	r3, #0
 800253a:	d01b      	beq.n	8002574 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f06f 0210 	mvn.w	r2, #16
 8002544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2208      	movs	r2, #8
 800254a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f926 	bl	80027ac <HAL_TIM_IC_CaptureCallback>
 8002560:	e005      	b.n	800256e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f919 	bl	800279a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f928 	bl	80027be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00c      	beq.n	8002598 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b00      	cmp	r3, #0
 8002586:	d007      	beq.n	8002598 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f06f 0201 	mvn.w	r2, #1
 8002590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7fe fbf6 	bl	8000d84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00c      	beq.n	80025bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d007      	beq.n	80025bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 fa6f 	bl	8002a9a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00c      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 f8f8 	bl	80027d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	f003 0320 	and.w	r3, r3, #32
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00c      	beq.n	8002604 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f003 0320 	and.w	r3, r3, #32
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d007      	beq.n	8002604 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f06f 0220 	mvn.w	r2, #32
 80025fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 fa42 	bl	8002a88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002604:	bf00      	nop
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_TIM_ConfigClockSource+0x1c>
 8002624:	2302      	movs	r3, #2
 8002626:	e0b4      	b.n	8002792 <HAL_TIM_ConfigClockSource+0x186>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002646:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800264e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002660:	d03e      	beq.n	80026e0 <HAL_TIM_ConfigClockSource+0xd4>
 8002662:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002666:	f200 8087 	bhi.w	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 800266a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800266e:	f000 8086 	beq.w	800277e <HAL_TIM_ConfigClockSource+0x172>
 8002672:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002676:	d87f      	bhi.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 8002678:	2b70      	cmp	r3, #112	; 0x70
 800267a:	d01a      	beq.n	80026b2 <HAL_TIM_ConfigClockSource+0xa6>
 800267c:	2b70      	cmp	r3, #112	; 0x70
 800267e:	d87b      	bhi.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 8002680:	2b60      	cmp	r3, #96	; 0x60
 8002682:	d050      	beq.n	8002726 <HAL_TIM_ConfigClockSource+0x11a>
 8002684:	2b60      	cmp	r3, #96	; 0x60
 8002686:	d877      	bhi.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 8002688:	2b50      	cmp	r3, #80	; 0x50
 800268a:	d03c      	beq.n	8002706 <HAL_TIM_ConfigClockSource+0xfa>
 800268c:	2b50      	cmp	r3, #80	; 0x50
 800268e:	d873      	bhi.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 8002690:	2b40      	cmp	r3, #64	; 0x40
 8002692:	d058      	beq.n	8002746 <HAL_TIM_ConfigClockSource+0x13a>
 8002694:	2b40      	cmp	r3, #64	; 0x40
 8002696:	d86f      	bhi.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 8002698:	2b30      	cmp	r3, #48	; 0x30
 800269a:	d064      	beq.n	8002766 <HAL_TIM_ConfigClockSource+0x15a>
 800269c:	2b30      	cmp	r3, #48	; 0x30
 800269e:	d86b      	bhi.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	d060      	beq.n	8002766 <HAL_TIM_ConfigClockSource+0x15a>
 80026a4:	2b20      	cmp	r3, #32
 80026a6:	d867      	bhi.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d05c      	beq.n	8002766 <HAL_TIM_ConfigClockSource+0x15a>
 80026ac:	2b10      	cmp	r3, #16
 80026ae:	d05a      	beq.n	8002766 <HAL_TIM_ConfigClockSource+0x15a>
 80026b0:	e062      	b.n	8002778 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	6899      	ldr	r1, [r3, #8]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	f000 f96a 	bl	800299a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	609a      	str	r2, [r3, #8]
      break;
 80026de:	e04f      	b.n	8002780 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6818      	ldr	r0, [r3, #0]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	6899      	ldr	r1, [r3, #8]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	f000 f953 	bl	800299a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002702:	609a      	str	r2, [r3, #8]
      break;
 8002704:	e03c      	b.n	8002780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	6859      	ldr	r1, [r3, #4]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	461a      	mov	r2, r3
 8002714:	f000 f8ca 	bl	80028ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2150      	movs	r1, #80	; 0x50
 800271e:	4618      	mov	r0, r3
 8002720:	f000 f921 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 8002724:	e02c      	b.n	8002780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6818      	ldr	r0, [r3, #0]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	6859      	ldr	r1, [r3, #4]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	461a      	mov	r2, r3
 8002734:	f000 f8e8 	bl	8002908 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2160      	movs	r1, #96	; 0x60
 800273e:	4618      	mov	r0, r3
 8002740:	f000 f911 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 8002744:	e01c      	b.n	8002780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6818      	ldr	r0, [r3, #0]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	6859      	ldr	r1, [r3, #4]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	461a      	mov	r2, r3
 8002754:	f000 f8aa 	bl	80028ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2140      	movs	r1, #64	; 0x40
 800275e:	4618      	mov	r0, r3
 8002760:	f000 f901 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 8002764:	e00c      	b.n	8002780 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4619      	mov	r1, r3
 8002770:	4610      	mov	r0, r2
 8002772:	f000 f8f8 	bl	8002966 <TIM_ITRx_SetConfig>
      break;
 8002776:	e003      	b.n	8002780 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	73fb      	strb	r3, [r7, #15]
      break;
 800277c:	e000      	b.n	8002780 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800277e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002790:	7bfb      	ldrb	r3, [r7, #15]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
	...

080027e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a2b      	ldr	r2, [pc, #172]	; (80028a4 <TIM_Base_SetConfig+0xc0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d007      	beq.n	800280c <TIM_Base_SetConfig+0x28>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002802:	d003      	beq.n	800280c <TIM_Base_SetConfig+0x28>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a28      	ldr	r2, [pc, #160]	; (80028a8 <TIM_Base_SetConfig+0xc4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d108      	bne.n	800281e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002812:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a20      	ldr	r2, [pc, #128]	; (80028a4 <TIM_Base_SetConfig+0xc0>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d007      	beq.n	8002836 <TIM_Base_SetConfig+0x52>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800282c:	d003      	beq.n	8002836 <TIM_Base_SetConfig+0x52>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a1d      	ldr	r2, [pc, #116]	; (80028a8 <TIM_Base_SetConfig+0xc4>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d108      	bne.n	8002848 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800283c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	4313      	orrs	r3, r2
 8002846:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	4313      	orrs	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a0d      	ldr	r2, [pc, #52]	; (80028a4 <TIM_Base_SetConfig+0xc0>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d103      	bne.n	800287c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d005      	beq.n	800289a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	f023 0201 	bic.w	r2, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	611a      	str	r2, [r3, #16]
  }
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	40000400 	.word	0x40000400

080028ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b087      	sub	sp, #28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	f023 0201 	bic.w	r2, r3, #1
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f023 030a 	bic.w	r3, r3, #10
 80028e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	621a      	str	r2, [r3, #32]
}
 80028fe:	bf00      	nop
 8002900:	371c      	adds	r7, #28
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002908:	b480      	push	{r7}
 800290a:	b087      	sub	sp, #28
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	f023 0210 	bic.w	r2, r3, #16
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	031b      	lsls	r3, r3, #12
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002944:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4313      	orrs	r3, r2
 800294e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	621a      	str	r2, [r3, #32]
}
 800295c:	bf00      	nop
 800295e:	371c      	adds	r7, #28
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr

08002966 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002966:	b480      	push	{r7}
 8002968:	b085      	sub	sp, #20
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
 800296e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800297c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4313      	orrs	r3, r2
 8002984:	f043 0307 	orr.w	r3, r3, #7
 8002988:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	609a      	str	r2, [r3, #8]
}
 8002990:	bf00      	nop
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	bc80      	pop	{r7}
 8002998:	4770      	bx	lr

0800299a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800299a:	b480      	push	{r7}
 800299c:	b087      	sub	sp, #28
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
 80029a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	021a      	lsls	r2, r3, #8
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	431a      	orrs	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	609a      	str	r2, [r3, #8]
}
 80029ce:	bf00      	nop
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029ec:	2302      	movs	r3, #2
 80029ee:	e041      	b.n	8002a74 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a14      	ldr	r2, [pc, #80]	; (8002a80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d009      	beq.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a3c:	d004      	beq.n	8002a48 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a10      	ldr	r2, [pc, #64]	; (8002a84 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d10c      	bne.n	8002a62 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	40012c00 	.word	0x40012c00
 8002a84:	40000400 	.word	0x40000400

08002a88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <__libc_init_array>:
 8002aac:	b570      	push	{r4, r5, r6, lr}
 8002aae:	2600      	movs	r6, #0
 8002ab0:	4d0c      	ldr	r5, [pc, #48]	; (8002ae4 <__libc_init_array+0x38>)
 8002ab2:	4c0d      	ldr	r4, [pc, #52]	; (8002ae8 <__libc_init_array+0x3c>)
 8002ab4:	1b64      	subs	r4, r4, r5
 8002ab6:	10a4      	asrs	r4, r4, #2
 8002ab8:	42a6      	cmp	r6, r4
 8002aba:	d109      	bne.n	8002ad0 <__libc_init_array+0x24>
 8002abc:	f000 f822 	bl	8002b04 <_init>
 8002ac0:	2600      	movs	r6, #0
 8002ac2:	4d0a      	ldr	r5, [pc, #40]	; (8002aec <__libc_init_array+0x40>)
 8002ac4:	4c0a      	ldr	r4, [pc, #40]	; (8002af0 <__libc_init_array+0x44>)
 8002ac6:	1b64      	subs	r4, r4, r5
 8002ac8:	10a4      	asrs	r4, r4, #2
 8002aca:	42a6      	cmp	r6, r4
 8002acc:	d105      	bne.n	8002ada <__libc_init_array+0x2e>
 8002ace:	bd70      	pop	{r4, r5, r6, pc}
 8002ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ad4:	4798      	blx	r3
 8002ad6:	3601      	adds	r6, #1
 8002ad8:	e7ee      	b.n	8002ab8 <__libc_init_array+0xc>
 8002ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ade:	4798      	blx	r3
 8002ae0:	3601      	adds	r6, #1
 8002ae2:	e7f2      	b.n	8002aca <__libc_init_array+0x1e>
 8002ae4:	08002b60 	.word	0x08002b60
 8002ae8:	08002b60 	.word	0x08002b60
 8002aec:	08002b60 	.word	0x08002b60
 8002af0:	08002b64 	.word	0x08002b64

08002af4 <memset>:
 8002af4:	4603      	mov	r3, r0
 8002af6:	4402      	add	r2, r0
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d100      	bne.n	8002afe <memset+0xa>
 8002afc:	4770      	bx	lr
 8002afe:	f803 1b01 	strb.w	r1, [r3], #1
 8002b02:	e7f9      	b.n	8002af8 <memset+0x4>

08002b04 <_init>:
 8002b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b06:	bf00      	nop
 8002b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b0a:	bc08      	pop	{r3}
 8002b0c:	469e      	mov	lr, r3
 8002b0e:	4770      	bx	lr

08002b10 <_fini>:
 8002b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b12:	bf00      	nop
 8002b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b16:	bc08      	pop	{r3}
 8002b18:	469e      	mov	lr, r3
 8002b1a:	4770      	bx	lr
