// Seed: 2477482619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  tri0 id_6;
  wire id_7;
  reg  id_8;
  tri0 id_9;
  always @(1, id_2 == 1 - 1)
    if (id_6) id_8 <= #1'b0;
    else if (1'd0) begin
      if (1) assign id_9 = 1;
    end else begin
      id_9 = 1;
    end
  wire id_10;
  wire id_11;
  assign id_9 = id_6;
  assign id_8 = id_8;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_14 = id_3;
  wire id_23, id_24, id_25;
  module_0(
      id_21, id_10, id_13, id_9
  );
endmodule
