{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622672393968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622672393968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 01:19:53 2021 " "Processing started: Thu Jun 03 01:19:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622672393968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672393968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_sobel -c filter_sobel " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_sobel -c filter_sobel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672393968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622672395158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622672395158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/selection_mode.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/selection_mode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selection_mode " "Found entity 1: selection_mode" {  } { { "modules/selection_mode.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/selection_mode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672403944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672403944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/post_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/post_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 post_proc " "Found entity 1: post_proc" {  } { { "modules/post_proc.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672403946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672403946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/address_kernel_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/address_kernel_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_kernel_counter " "Found entity 1: address_kernel_counter" {  } { { "modules/address_kernel_counter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/address_kernel_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672403947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672403947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/config_camera/sccb_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/config_camera/sccb_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sccb_transmitter " "Found entity 1: sccb_transmitter" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672403981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672403981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/config_camera/configuration_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/config_camera/configuration_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 configuration_rom " "Found entity 1: configuration_rom" {  } { { "modules/config_camera/configuration_rom.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/configuration_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/config_camera/camera_configuration.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/config_camera/camera_configuration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configuration " "Found entity 1: camera_configuration" {  } { { "modules/config_camera/camera_configuration.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/config_camera/cam_config_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/config_camera/cam_config_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam_config_controller " "Found entity 1: cam_config_controller" {  } { { "modules/config_camera/cam_config_controller.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/cam_config_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/convolution/convolution_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/convolution/convolution_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_set " "Found entity 1: convolution_set" {  } { { "modules/convolution/convolution_set.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/convolution/convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/convolution/convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "modules/convolution/convolution.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/magnitude/sqrt/sqrt_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/magnitude/sqrt/sqrt_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_stage " "Found entity 1: sqrt_stage" {  } { { "modules/magnitude/sqrt/sqrt_stage.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/magnitude/sqrt/sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/magnitude/sqrt/sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "modules/magnitude/sqrt/sqrt.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/magnitude/sqrt/range_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/magnitude/sqrt/range_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 range_control " "Found entity 1: range_control" {  } { { "modules/magnitude/sqrt/range_control.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/range_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/magnitude/magnitude.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/magnitude/magnitude.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "modules/magnitude/magnitude.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/window_buffer/window_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/window_buffer/window_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 window_buffer " "Found entity 1: window_buffer" {  } { { "modules/window_buffer/window_buffer.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/window_buffer/shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/window_buffer/shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "modules/window_buffer/shift_register.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/window_buffer/shift_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/window_buffer/shift_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_fifo " "Found entity 1: shift_fifo" {  } { { "modules/window_buffer/shift_fifo.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/window_buffer/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/window_buffer/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "modules/window_buffer/RAM.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/window_buffer/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/window_buffer/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "modules/window_buffer/fifo.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writer " "Found entity 1: writer" {  } { { "modules/writer.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "modules/VGA.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ram_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/ram_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_16 " "Found entity 1: RAM_16" {  } { { "modules/RAM_16.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/RAM_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 pixel_capture.sv(44) " "Verilog HDL Expression warning at pixel_capture.sv(44): truncated literal to match 5 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404195 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 pixel_capture.sv(48) " "Verilog HDL Expression warning at pixel_capture.sv(48): truncated literal to match 5 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 pixel_capture.sv(52) " "Verilog HDL Expression warning at pixel_capture.sv(52): truncated literal to match 6 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 pixel_capture.sv(52) " "Verilog HDL Expression warning at pixel_capture.sv(52): truncated literal to match 5 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 pixel_capture.sv(59) " "Verilog HDL Expression warning at pixel_capture.sv(59): truncated literal to match 6 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 pixel_capture.sv(63) " "Verilog HDL Expression warning at pixel_capture.sv(63): truncated literal to match 5 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 pixel_capture.sv(67) " "Verilog HDL Expression warning at pixel_capture.sv(67): truncated literal to match 5 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 pixel_capture.sv(67) " "Verilog HDL Expression warning at pixel_capture.sv(67): truncated literal to match 6 bits" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1622672404196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pixel_capture.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pixel_capture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_capture " "Found entity 1: pixel_capture" {  } { { "modules/pixel_capture.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/pixel_capture.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404197 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux modules/mux.sv " "Entity \"mux\" obtained from \"modules/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "modules/mux.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1622672404207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "modules/mux.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/main_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/main_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Found entity 1: main_control" {  } { { "modules/main_control.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/main_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/kernel_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/kernel_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mem " "Found entity 1: kernel_mem" {  } { { "modules/kernel_mem.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/kernel_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/image_proc_top_design.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/image_proc_top_design.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_proc_top_design " "Found entity 1: image_proc_top_design" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "modules/clock_divider.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672404214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672404214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_nsync image_proc_top_design.sv(77) " "Verilog HDL Implicit Net warning at image_proc_top_design.sv(77): created implicit net for \"dac_nsync\"" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672404265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_camera_pwdn image_proc_top_design.sv(78) " "Verilog HDL Implicit Net warning at image_proc_top_design.sv(78): created implicit net for \"o_camera_pwdn\"" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672404265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_camera_reset image_proc_top_design.sv(83) " "Verilog HDL Implicit Net warning at image_proc_top_design.sv(83): created implicit net for \"o_camera_reset\"" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672404265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_kernel_address image_proc_top_design.sv(104) " "Verilog HDL Implicit Net warning at image_proc_top_design.sv(104): created implicit net for \"i_kernel_address\"" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672404265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "image_proc_top_design " "Elaborating entity \"image_proc_top_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622672404723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dac_nsync image_proc_top_design.sv(77) " "Verilog HDL or VHDL warning at image_proc_top_design.sv(77): object \"dac_nsync\" assigned a value but never read" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622672404770 "|image_proc_top_design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_camera_pwdn image_proc_top_design.sv(78) " "Verilog HDL or VHDL warning at image_proc_top_design.sv(78): object \"o_camera_pwdn\" assigned a value but never read" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622672404771 "|image_proc_top_design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_camera_reset image_proc_top_design.sv(83) " "Verilog HDL or VHDL warning at image_proc_top_design.sv(83): object \"o_camera_reset\" assigned a value but never read" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622672404771 "|image_proc_top_design"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i_kernel_address 0 image_proc_top_design.sv(104) " "Net \"i_kernel_address\" at image_proc_top_design.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622672404790 "|image_proc_top_design"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672404796 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_data_from_wb " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_data_from_wb\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672404796 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_pixel_area_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_pixel_area_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672404796 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_convolution_value " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_convolution_value\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672404797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_kernel_counter address_kernel_counter:address_kernel_counter_inst " "Elaborating entity \"address_kernel_counter\" for hierarchy \"address_kernel_counter:address_kernel_counter_inst\"" {  } { { "modules/image_proc_top_design.sv" "address_kernel_counter_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672404949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 address_kernel_counter.sv(30) " "Verilog HDL assignment warning at address_kernel_counter.sv(30): truncated value with size 32 to match size of target (3)" {  } { { "modules/address_kernel_counter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/address_kernel_counter.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672404970 "|image_proc_top_design|address_kernel_counter:address_kernel_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mem kernel_mem:kernel_mem_inst " "Elaborating entity \"kernel_mem\" for hierarchy \"kernel_mem:kernel_mem_inst\"" {  } { { "modules/image_proc_top_design.sv" "kernel_mem_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672404971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_inst\"" {  } { { "modules/image_proc_top_design.sv" "clock_divider_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_control main_control:main_control_inst " "Elaborating entity \"main_control\" for hierarchy \"main_control:main_control_inst\"" {  } { { "modules/image_proc_top_design.sv" "main_control_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_configuration camera_configuration:camera_configuration_inst " "Elaborating entity \"camera_configuration\" for hierarchy \"camera_configuration:camera_configuration_inst\"" {  } { { "modules/image_proc_top_design.sv" "camera_configuration_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "configuration_rom camera_configuration:camera_configuration_inst\|configuration_rom:configuration_rom_inst " "Elaborating entity \"configuration_rom\" for hierarchy \"camera_configuration:camera_configuration_inst\|configuration_rom:configuration_rom_inst\"" {  } { { "modules/config_camera/camera_configuration.sv" "configuration_rom_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405131 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "configuration_rom.sv(72) " "Verilog HDL Case Statement warning at configuration_rom.sv(72): case item expression covers a value already covered by a previous case item" {  } { { "modules/config_camera/configuration_rom.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/configuration_rom.sv" 72 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1622672405151 "|image_proc_top_design|camera_configuration:camera_configuration_inst|configuration_rom:configuration_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_config_controller camera_configuration:camera_configuration_inst\|cam_config_controller:cam_config_controller_inst " "Elaborating entity \"cam_config_controller\" for hierarchy \"camera_configuration:camera_configuration_inst\|cam_config_controller:cam_config_controller_inst\"" {  } { { "modules/config_camera/camera_configuration.sv" "cam_config_controller_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb_transmitter camera_configuration:camera_configuration_inst\|sccb_transmitter:sccb_transmitter_inst " "Elaborating entity \"sccb_transmitter\" for hierarchy \"camera_configuration:camera_configuration_inst\|sccb_transmitter:sccb_transmitter_inst\"" {  } { { "modules/config_camera/camera_configuration.sv" "sccb_transmitter_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/camera_configuration.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(96) " "Verilog HDL assignment warning at sccb_transmitter.sv(96): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sccb_transmitter.sv(110) " "Verilog HDL assignment warning at sccb_transmitter.sv(110): truncated value with size 32 to match size of target (3)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(128) " "Verilog HDL assignment warning at sccb_transmitter.sv(128): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(140) " "Verilog HDL assignment warning at sccb_transmitter.sv(140): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(149) " "Verilog HDL assignment warning at sccb_transmitter.sv(149): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sccb_transmitter.sv(163) " "Verilog HDL assignment warning at sccb_transmitter.sv(163): truncated value with size 32 to match size of target (4)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(170) " "Verilog HDL assignment warning at sccb_transmitter.sv(170): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(178) " "Verilog HDL assignment warning at sccb_transmitter.sv(178): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405179 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(186) " "Verilog HDL assignment warning at sccb_transmitter.sv(186): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405180 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(194) " "Verilog HDL assignment warning at sccb_transmitter.sv(194): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405180 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(203) " "Verilog HDL assignment warning at sccb_transmitter.sv(203): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405180 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sccb_transmitter.sv(211) " "Verilog HDL assignment warning at sccb_transmitter.sv(211): truncated value with size 32 to match size of target (9)" {  } { { "modules/config_camera/sccb_transmitter.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/config_camera/sccb_transmitter.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405180 "|image_proc_top_design|camera_configuration:camera_configuration_inst|sccb_transmitter:sccb_transmitter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_capture pixel_capture:pixel_capture_inst " "Elaborating entity \"pixel_capture\" for hierarchy \"pixel_capture:pixel_capture_inst\"" {  } { { "modules/image_proc_top_design.sv" "pixel_capture_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_buffer window_buffer:window_buffer_inst " "Elaborating entity \"window_buffer\" for hierarchy \"window_buffer:window_buffer_inst\"" {  } { { "modules/image_proc_top_design.sv" "window_buffer_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 window_buffer.sv(101) " "Verilog HDL assignment warning at window_buffer.sv(101): truncated value with size 32 to match size of target (19)" {  } { { "modules/window_buffer/window_buffer.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405268 "|image_proc_top_design|window_buffer:window_buffer_inst_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_pixel_area_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_pixel_area_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405268 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wi_data_shift_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wi_data_shift_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405268 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wo_data_shift_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wo_data_shift_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405268 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wi_data_shift_fifo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wi_data_shift_fifo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405268 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wo_data_shift_fifo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wo_data_shift_fifo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405268 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_pixel_area_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_pixel_area_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_fifo window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst " "Elaborating entity \"shift_fifo\" for hierarchy \"window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst\"" {  } { { "modules/window_buffer/window_buffer.sv" "generation_ram_buffers\[0\].shift_fifo_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 shift_fifo.sv(46) " "Verilog HDL assignment warning at shift_fifo.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "modules/window_buffer/shift_fifo.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405287 "|image_proc_top_design|window_buffer:window_buffer_inst_0|shift_fifo:generation_ram_buffers[0].shift_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst\|fifo:fifo_inst\"" {  } { { "modules/window_buffer/shift_fifo.sv" "fifo_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_fifo.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.sv(39) " "Verilog HDL assignment warning at fifo.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "modules/window_buffer/fifo.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405321 "|image_proc_top_design|window_buffer:window_buffer_inst_0|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.sv(52) " "Verilog HDL assignment warning at fifo.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "modules/window_buffer/fifo.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405321 "|image_proc_top_design|window_buffer:window_buffer_inst_0|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.sv(58) " "Verilog HDL assignment warning at fifo.sv(58): truncated value with size 32 to match size of target (10)" {  } { { "modules/window_buffer/fifo.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405321 "|image_proc_top_design|window_buffer:window_buffer_inst_0|shift_fifo:generation_ram_buffers[0].shift_fifo_inst|fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\"" {  } { { "modules/window_buffer/fifo.sv" "ram" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/fifo.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register window_buffer:window_buffer_inst\|shift_register:generation_shift_register\[0\].shift_register_inst " "Elaborating entity \"shift_register\" for hierarchy \"window_buffer:window_buffer_inst\|shift_register:generation_shift_register\[0\].shift_register_inst\"" {  } { { "modules/window_buffer/window_buffer.sv" "generation_shift_register\[0\].shift_register_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/window_buffer.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 shift_register.sv(33) " "Verilog HDL assignment warning at shift_register.sv(33): truncated value with size 32 to match size of target (2)" {  } { { "modules/window_buffer/shift_register.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/window_buffer/shift_register.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405369 "|image_proc_top_design|window_buffer:window_buffer_inst_0|shift_register:generation_shift_register[0].shift_register_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_whole_data_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_whole_data_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405369 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "r_shift_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"r_shift_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405369 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_whole_data_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_whole_data_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_set convolution_set:convolution_set_inst_0 " "Elaborating entity \"convolution_set\" for hierarchy \"convolution_set:convolution_set_inst_0\"" {  } { { "modules/image_proc_top_design.sv" "convolution_set_inst_0" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405370 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_pixel_area_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_pixel_area_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405382 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_pixel_area_color_channel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_pixel_area_color_channel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405382 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_pixel_area_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_pixel_area_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405382 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_pixel_area_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_pixel_area_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution convolution_set:convolution_set_inst_0\|convolution:generation_convolution\[0\].convolution_inst " "Elaborating entity \"convolution\" for hierarchy \"convolution_set:convolution_set_inst_0\|convolution:generation_convolution\[0\].convolution_inst\"" {  } { { "modules/convolution/convolution_set.sv" "generation_convolution\[0\].convolution_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution_set.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 convolution.sv(51) " "Verilog HDL assignment warning at convolution.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "modules/convolution/convolution.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/convolution/convolution.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405441 "|image_proc_top_design|convolution_set:convolution_set_inst_0|convolution:generation_convolution[0].convolution_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude magnitude:magnitude_inst " "Elaborating entity \"magnitude\" for hierarchy \"magnitude:magnitude_inst\"" {  } { { "modules/image_proc_top_design.sv" "magnitude_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_convolution_value " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_convolution_value\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405466 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "r_convolution_value " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"r_convolution_value\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405466 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_convolution_value " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_convolution_value\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622672405466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt magnitude:magnitude_inst\|sqrt:sqrt_inst_0 " "Elaborating entity \"sqrt\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\"" {  } { { "modules/magnitude/magnitude.sv" "sqrt_inst_0" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[1\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[1\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[1\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sqrt_stage.sv(31) " "Verilog HDL assignment warning at sqrt_stage.sv(31): truncated value with size 3 to match size of target (2)" {  } { { "modules/magnitude/sqrt/sqrt_stage.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt_stage.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405507 "|image_proc_top_design|magnitude:magnitude_inst|sqrt:sqrt_inst_0|sqrt_stage:gen_sqrt_stage[1].sqrt_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[2\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[2\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[2\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[3\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[3\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[3\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[4\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[4\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[4\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[5\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[5\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[5\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[6\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[6\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[6\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[7\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[7\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[7\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[8\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[8\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[8\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_stage magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[9\].sqrt_stage_inst " "Elaborating entity \"sqrt_stage\" for hierarchy \"magnitude:magnitude_inst\|sqrt:sqrt_inst_0\|sqrt_stage:gen_sqrt_stage\[9\].sqrt_stage_inst\"" {  } { { "modules/magnitude/sqrt/sqrt.sv" "gen_sqrt_stage\[9\].sqrt_stage_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/sqrt.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_control magnitude:magnitude_inst\|range_control:range_control_inst_0 " "Elaborating entity \"range_control\" for hierarchy \"magnitude:magnitude_inst\|range_control:range_control_inst_0\"" {  } { { "modules/magnitude/magnitude.sv" "range_control_inst_0" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/magnitude.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 range_control.sv(18) " "Verilog HDL assignment warning at range_control.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "modules/magnitude/sqrt/range_control.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/magnitude/sqrt/range_control.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405739 "|image_proc_top_design|magnitude:magnitude_inst|range_control:range_control_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "modules/image_proc_top_design.sv" "mux_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "post_proc post_proc:post_proc_inst " "Elaborating entity \"post_proc\" for hierarchy \"post_proc:post_proc_inst\"" {  } { { "modules/image_proc_top_design.sv" "post_proc_inst" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672405769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 post_proc.sv(40) " "Verilog HDL assignment warning at post_proc.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "modules/post_proc.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405812 "|image_proc_top_design|post_proc:post_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 post_proc.sv(41) " "Verilog HDL assignment warning at post_proc.sv(41): truncated value with size 32 to match size of target (8)" {  } { { "modules/post_proc.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405813 "|image_proc_top_design|post_proc:post_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 post_proc.sv(42) " "Verilog HDL assignment warning at post_proc.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "modules/post_proc.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405813 "|image_proc_top_design|post_proc:post_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 post_proc.sv(52) " "Verilog HDL assignment warning at post_proc.sv(52): truncated value with size 32 to match size of target (8)" {  } { { "modules/post_proc.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405813 "|image_proc_top_design|post_proc:post_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 post_proc.sv(53) " "Verilog HDL assignment warning at post_proc.sv(53): truncated value with size 32 to match size of target (8)" {  } { { "modules/post_proc.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405813 "|image_proc_top_design|post_proc:post_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 post_proc.sv(54) " "Verilog HDL assignment warning at post_proc.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "modules/post_proc.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/post_proc.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622672405813 "|image_proc_top_design|post_proc:post_proc_inst"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[1\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[1\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 639 " "Parameter NUMWORDS_A set to 639" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 639 " "Parameter NUMWORDS_B set to 639" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[0\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 639 " "Parameter NUMWORDS_A set to 639" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 639 " "Parameter NUMWORDS_B set to 639" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1622672408988 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1622672408988 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1622672408988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[1\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[1\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672409404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[1\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"window_buffer:window_buffer_inst\|shift_fifo:generation_ram_buffers\[1\].shift_fifo_inst\|fifo:fifo_inst\|RAM:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 639 " "Parameter \"NUMWORDS_A\" = \"639\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 639 " "Parameter \"NUMWORDS_B\" = \"639\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622672409405 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622672409405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9n1 " "Found entity 1: altsyncram_i9n1" {  } { { "db/altsyncram_i9n1.tdf" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/db/altsyncram_i9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622672409631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672409631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622672411340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622672412939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622672414361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622672414361 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_red_screen " "No output dependent on input pin \"i_red_screen\"" {  } { { "modules/image_proc_top_design.sv" "" { Text "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/modules/image_proc_top_design.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622672415636 "|image_proc_top_design|i_red_screen"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622672415636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2019 " "Implemented 2019 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622672415650 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622672415650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1892 " "Implemented 1892 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622672415650 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1622672415650 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1622672415650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622672415650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622672415707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 03 01:20:15 2021 " "Processing ended: Thu Jun 03 01:20:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622672415707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622672415707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622672415707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622672415707 ""}
