#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 27 10:23:04 2025
# Process ID         : 16264
# Current directory  : D:/coding/computer_organization/exp/exp6
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13864 D:\coding\computer_organization\exp\exp6\exp6.xpr
# Log file           : D:/coding/computer_organization/exp/exp6/vivado.log
# Journal file       : D:/coding/computer_organization/exp/exp6\vivado.jou
# Running On         : Celore
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735H with Radeon Graphics
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16368 MB
# Swap memory        : 19327 MB
# Total Virtual      : 35695 MB
# Available Virtual  : 23444 MB
#-----------------------------------------------------------
start_gui
open_project D:/coding/computer_organization/exp/exp6/exp6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_0
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_0
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_1
Successfully read diagram <design_1> from block design file <D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Common 17-365] Interrupt caught but 'open_bd_design' cannot be canceled. Please wait for command to finish.
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.773 ; gain = 83.113
INFO: [Common 17-681] Processing pending cancel.
1
delete_bd_objs [get_bd_nets adpt_in_0_D3] [get_bd_nets adpt_in_0_D2] [get_bd_nets adpt_in_0_D1] [get_bd_nets dff4_0_Q3] [get_bd_nets dff4_0_Q2] [get_bd_nets adpt_in_0_D0] [get_bd_nets adpt_in_0_clk] [get_bd_nets adpt_in_0_clr] [get_bd_nets dff4_0_Q1] [get_bd_nets dff4_0_Q0] [get_bd_cells dff4_0]
set_property location {2.5 531 -249} [get_bd_cells m7482_0]
set_property location {3 558 -51} [get_bd_cells m7482_1]
create_bd_cell -type module -reference dff4 dff4_0
set_property location {4.5 810 -283} [get_bd_cells dff4_0]
connect_bd_net [get_bd_pins adpt_in_0/D3] [get_bd_pins m7482_0/A1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins adpt_in_0/D3] [get_bd_pins m7482_0/A1]'
connect_bd_net [get_bd_pins adpt_in_0/D3] [get_bd_pins m7482_0/B2]
connect_bd_net [get_bd_pins adpt_in_0/D2] [get_bd_pins m7482_0/B1]
connect_bd_net [get_bd_pins adpt_in_0/D1] [get_bd_pins m7482_1/A2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins adpt_in_0/D1] [get_bd_pins m7482_1/A2]'
connect_bd_net [get_bd_pins adpt_in_0/D1] [get_bd_pins m7482_1/B2]
connect_bd_net [get_bd_pins adpt_in_0/D0] [get_bd_pins m7482_1/B1]
connect_bd_net [get_bd_pins m7482_1/C2] [get_bd_pins m7482_0/C0]
connect_bd_net [get_bd_pins dff4_0/Q3] [get_bd_pins m7482_0/A2]
connect_bd_net [get_bd_pins dff4_0/Q2] [get_bd_pins m7482_0/A1]
connect_bd_net [get_bd_pins dff4_0/Q1] [get_bd_pins m7482_1/A2]
connect_bd_net [get_bd_pins dff4_0/Q0] [get_bd_pins m7482_1/A1]
delete_bd_objs [get_bd_nets adpt_in_0_D3]
delete_bd_objs [get_bd_nets adpt_in_0_D2]
delete_bd_objs [get_bd_nets adpt_in_0_D1]
delete_bd_objs [get_bd_nets adpt_in_0_D0]
create_bd_cell -type module -reference xor2 xor2_0
set_property location {3 407 -289} [get_bd_cells xor2_0]
create_bd_cell -type module -reference xor2 xor2_1
set_property location {3 407 -166} [get_bd_cells xor2_1]
set_property location {3 407 -164} [get_bd_cells xor2_1]
create_bd_cell -type module -reference xor2 xor2_2
set_property location {3 402 -43} [get_bd_cells xor2_2]
set_property location {3 399 -34} [get_bd_cells xor2_2]
create_bd_cell -type module -reference xor2 xor2_3
connect_bd_net [get_bd_pins adpt_in_0/D3] [get_bd_pins xor2_0/a]
connect_bd_net [get_bd_pins adpt_in_0/D2] [get_bd_pins xor2_1/a]
connect_bd_net [get_bd_pins adpt_in_0/D1] [get_bd_pins xor2_2/a]
connect_bd_net [get_bd_pins adpt_in_0/D0] [get_bd_pins xor2_3/a]
connect_bd_net [get_bd_pins adpt_in_0/K] [get_bd_pins xor2_0/b]
connect_bd_net [get_bd_pins adpt_in_0/K] [get_bd_pins xor2_1/b]
connect_bd_net [get_bd_pins adpt_in_0/K] [get_bd_pins xor2_2/b]
connect_bd_net [get_bd_pins adpt_in_0/D0] [get_bd_pins xor2_3/b]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins adpt_in_0/D0] [get_bd_pins xor2_3/b]'
connect_bd_net [get_bd_pins adpt_in_0/K] [get_bd_pins xor2_3/b]
connect_bd_net [get_bd_pins adpt_in_0/K] [get_bd_pins m7482_1/C0]
connect_bd_net [get_bd_pins xor2_0/y] [get_bd_pins m7482_0/B2]
connect_bd_net [get_bd_pins xor2_1/y] [get_bd_pins m7482_0/B1]
connect_bd_net [get_bd_pins xor2_2/y] [get_bd_pins m7482_1/B2]
connect_bd_net [get_bd_pins xor2_3/y] [get_bd_pins m7482_1/B1]
connect_bd_net [get_bd_pins m7482_0/SUM2] [get_bd_pins dff4_0/D3]
connect_bd_net [get_bd_pins m7482_0/SUM1] [get_bd_pins dff4_0/D2]
connect_bd_net [get_bd_pins m7482_1/SUM2] [get_bd_pins dff4_0/D1]
connect_bd_net [get_bd_pins m7482_1/SUM1] [get_bd_pins dff4_0/D0]
connect_bd_net [get_bd_pins adpt_in_0/clk] [get_bd_pins dff4_0/clk]
connect_bd_net [get_bd_pins adpt_in_0/clr] [get_bd_pins dff4_0/clr]
connect_bd_net [get_bd_pins dff4_0/Q3] [get_bd_pins adpt_out_0/SUM3]
connect_bd_net [get_bd_pins dff4_0/Q2] [get_bd_pins adpt_out_0/SUM2]
connect_bd_net [get_bd_pins dff4_0/Q1] [get_bd_pins adpt_out_0/SUM1]
connect_bd_net [get_bd_pins dff4_0/Q1] [get_bd_pins adpt_out_0/SUM0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dff4_0/Q1] [get_bd_pins adpt_out_0/SUM0]'
connect_bd_net [get_bd_pins dff4_0/Q0] [get_bd_pins adpt_out_0/SUM0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dff4_0/Q0] [get_bd_pins adpt_out_0/SUM0]'
connect_bd_net [get_bd_pins adpt_out_0/SUM0] [get_bd_pins dff4_0/Q0]
connect_bd_net [get_bd_pins adpt_out_0/led] [get_bd_pins cg_fpga_0/gpio_led]
create_bd_cell -type module -reference xor2 xor2_4
connect_bd_net [get_bd_pins m7482_0/C2] [get_bd_pins xor2_4/b]
connect_bd_net [get_bd_pins dff4_0/Q3] [get_bd_pins xor2_4/a]
connect_bd_net [get_bd_pins xor2_4/y] [get_bd_pins adpt_out_0/OF]
set_property location {5 869 -5} [get_bd_cells xor2_4]
regenerate_bd_layout
make_wrapper -files [get_files D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1367] The port name 'OF' of cell '/adpt_out_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <D:\coding\computer_organization\exp\exp6\exp6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.316 ; gain = 3.328
add_files -norecurse d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
disconnect_bd_net /dff4_0_Q3 [get_bd_pins xor2_4/a]
connect_bd_net [get_bd_pins xor2_4/a] [get_bd_pins m7482_0/SUM2]
disconnect_bd_net /dff4_0_Q3 [get_bd_pins adpt_out_0/SUM3]
disconnect_bd_net /dff4_0_Q2 [get_bd_pins adpt_out_0/SUM2]
disconnect_bd_net /dff4_0_Q1 [get_bd_pins adpt_out_0/SUM1]
disconnect_bd_net /dff4_0_Q0 [get_bd_pins adpt_out_0/SUM0]
startgroup
connect_bd_net [get_bd_pins adpt_out_0/SUM3] [get_bd_pins m7482_0/SUM2]
connect_bd_net [get_bd_pins m7482_0/SUM2] [get_bd_pins adpt_out_0/SUM0]
endgroup
disconnect_bd_net /m7482_0_SUM2 [get_bd_pins adpt_out_0/SUM3]
disconnect_bd_net /m7482_0_SUM2 [get_bd_pins adpt_out_0/SUM0]
connect_bd_net [get_bd_pins adpt_out_0/SUM3] [get_bd_pins m7482_0/SUM2]
connect_bd_net [get_bd_pins adpt_out_0/SUM2] [get_bd_pins m7482_0/SUM1]
connect_bd_net [get_bd_pins adpt_out_0/SUM1] [get_bd_pins m7482_1/SUM2]
connect_bd_net [get_bd_pins adpt_out_0/SUM0] [get_bd_pins m7482_1/SUM1]
make_wrapper -files [get_files D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1367] The port name 'OF' of cell '/adpt_out_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <D:\coding\computer_organization\exp\exp6\exp6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_gpio_0_0 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_cg_fpga_axi_gpio_o1_0 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_cg_fpga_axi_gpio_o1_1 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_cg_fpga_axi_gpio_i1_0 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 31 to revision 37
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_intc_0_0 (AXI Interrupt Controller 4.1) from revision 17 to revision 20
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_rst_ps7_0_50M_0 (Processor System Reset 5.0) from revision 13 to revision 16
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xbar_1 (AXI Crossbar 2.1) from revision 28 to revision 34
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_auto_pc_0 (AXI Protocol Converter 2.1) from revision 27 to revision 33
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_0_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_1_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 5.0) from revision 2 to revision 5
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_2_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_3_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlslice_0_2 (Slice 1.0) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlslice_0_3 (Slice 1.0) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlslice_1_0 (Slice 1.0) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconstant_0_0 (Constant 1.1) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xbar_0 (AXI Crossbar 2.1) from revision 28 to revision 34
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_auto_pc_1 (AXI Protocol Converter 2.1) from revision 27 to revision 33
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 15 to revision 21
INFO: [IP_Flow 19-3420] Updated cg_fpga_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconstant_1_0 (Constant 1.1) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconstant_1_1 (Constant 1.1) from revision 7 to revision 9
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cg_fpga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adpt_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adpt_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m7482_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m7482_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dff4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xor2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xor2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xor2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xor2_4 .
Exporting to file d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cg_fpga_0_0
[Thu Mar 27 10:50:27 2025] Launched design_1_adpt_in_0_0_synth_1, design_1_cg_fpga_0_0_synth_1, design_1_adpt_out_0_0_synth_1, design_1_m7482_0_0_synth_1, design_1_dff4_0_1_synth_1, design_1_xor2_4_0_synth_1, design_1_xor2_0_0_synth_1, design_1_xor2_1_0_synth_1, design_1_xor2_2_0_synth_1, design_1_xor2_3_0_synth_1, design_1_m7482_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_adpt_in_0_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_adpt_in_0_0_synth_1/runme.log
design_1_cg_fpga_0_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_cg_fpga_0_0_synth_1/runme.log
design_1_adpt_out_0_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_adpt_out_0_0_synth_1/runme.log
design_1_m7482_0_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_m7482_0_0_synth_1/runme.log
design_1_dff4_0_1_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_dff4_0_1_synth_1/runme.log
design_1_xor2_4_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_xor2_4_0_synth_1/runme.log
design_1_xor2_0_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_xor2_0_0_synth_1/runme.log
design_1_xor2_1_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_xor2_1_0_synth_1/runme.log
design_1_xor2_2_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_xor2_2_0_synth_1/runme.log
design_1_xor2_3_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_xor2_3_0_synth_1/runme.log
design_1_m7482_1_0_synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/design_1_m7482_1_0_synth_1/runme.log
synth_1: D:/coding/computer_organization/exp/exp6/exp6.runs/synth_1/runme.log
[Thu Mar 27 10:50:27 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp6/exp6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1580.629 ; gain = 176.105
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 27 11:02:10 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp6/exp6.runs/impl_1/runme.log
disconnect_bd_net /m7482_1_SUM1 [get_bd_pins adpt_out_0/SUM0]
disconnect_bd_net /m7482_1_SUM2 [get_bd_pins adpt_out_0/SUM1]
disconnect_bd_net /m7482_0_SUM1 [get_bd_pins adpt_out_0/SUM2]
disconnect_bd_net /m7482_0_SUM2 [get_bd_pins adpt_out_0/SUM3]
connect_bd_net [get_bd_pins adpt_out_0/SUM3] [get_bd_pins dff4_0/Q3]
connect_bd_net [get_bd_pins adpt_out_0/SUM2] [get_bd_pins dff4_0/Q2]
connect_bd_net [get_bd_pins adpt_out_0/SUM1] [get_bd_pins dff4_0/Q1]
connect_bd_net [get_bd_pins adpt_out_0/SUM0] [get_bd_pins dff4_0/Q0]
disconnect_bd_net /m7482_0_SUM2 [get_bd_pins xor2_4/a]
connect_bd_net [get_bd_pins xor2_4/a] [get_bd_pins dff4_0/Q3]
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp6\exp6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp6/exp6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/coding/computer_organization/exp/exp6/exp6.runs/synth_1/design_1_wrapper.dcp to D:/coding/computer_organization/exp/exp6/exp6.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 16
CRITICAL WARNING: [BD 41-1367] The port name 'OF' of cell '/adpt_out_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <D:\coding\computer_organization\exp\exp6\exp6.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp6/exp6.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Mar 27 11:11:52 2025] Launched synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp6/exp6.runs/synth_1/runme.log
[Thu Mar 27 11:11:52 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp6/exp6.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 11:23:01 2025...
