<profile>

<section name = "Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7'" level="0">
<item name = "Date">Sat Nov 19 15:17:10 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">center-reduced-max-throughput</item>
<item name = "Solution">zcu104 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.141 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2052, 2052, 20.520 us, 20.520 us, 2052, 2052, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_162_6_VITIS_LOOP_163_7">2050, 2050, 4, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 117, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 115, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln162_1_fu_228_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln162_fu_168_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln163_fu_209_p2">+, 0, 0, 14, 7, 2</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln162_fu_162_p2">icmp, 0, 0, 12, 12, 13</column>
<column name="select_ln167_1_fu_234_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln167_fu_185_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1498_1_fu_280_p2">xor, 0, 0, 17, 16, 17</column>
<column name="xor_ln1498_fu_266_p2">xor, 0, 0, 17, 16, 17</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten6_load">9, 2, 12, 24</column>
<column name="ap_sig_allocacmp_j_7_load">9, 2, 7, 14</column>
<column name="i_fu_64">9, 2, 7, 14</column>
<column name="indvar_flatten6_fu_68">9, 2, 12, 24</column>
<column name="j_7_fu_60">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_64">7, 0, 7, 0</column>
<column name="indvar_flatten6_fu_68">12, 0, 12, 0</column>
<column name="j_7_fu_60">7, 0, 7, 0</column>
<column name="lshr_ln_reg_321">5, 0, 5, 0</column>
<column name="reg_file_2_0_addr_7_reg_336">11, 0, 11, 0</column>
<column name="reg_file_2_0_addr_7_reg_336_pp0_iter2_reg">11, 0, 11, 0</column>
<column name="reg_file_2_1_addr_7_reg_347">11, 0, 11, 0</column>
<column name="reg_file_2_1_addr_7_reg_347_pp0_iter2_reg">11, 0, 11, 0</column>
<column name="reg_file_4_0_load_reg_342">16, 0, 16, 0</column>
<column name="reg_file_4_1_load_reg_353">16, 0, 16, 0</column>
<column name="tmp_reg_316">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_228_p_din0">out, 16, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_228_p_din1">out, 16, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_228_p_dout0">in, 16, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_228_p_ce">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_232_p_din0">out, 16, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_232_p_din1">out, 16, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_232_p_dout0">in, 16, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="grp_fu_232_p_ce">out, 1, ap_ctrl_hs, compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, return value</column>
<column name="reg_file_4_1_address0">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q0">in, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_0_address0">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q0">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_2_1_address0">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_we0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_d0">out, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_address1">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce1">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q1">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_0_address0">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_we0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_d0">out, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_address1">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce1">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q1">in, 16, ap_memory, reg_file_2_0, array</column>
</table>
</item>
</section>
</profile>
