
---------- Begin Simulation Statistics ----------
simSeconds                                   1.932278                       # Number of seconds simulated (Second)
simTicks                                 1932278270000                       # Number of ticks simulated (Tick)
finalTick                                1932278270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1183.94                       # Real time elapsed on the host (Second)
hostTickRate                               1632078770                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8568480                       # Number of bytes of host memory used (Byte)
simInsts                                    317402583                       # Number of instructions simulated (Count)
simOps                                      339883758                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   268091                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     287079                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1932278784                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               6.063395                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.164924                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       346678033                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  2452131                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      367706101                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1253                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              9246405                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6393559                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 311                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1161397164                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.316607                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.974734                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 989578709     85.21%     85.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  88774336      7.64%     92.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  34319089      2.95%     95.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  18114132      1.56%     97.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  12458658      1.07%     98.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6967837      0.60%     99.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7211206      0.62%     99.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3775438      0.33%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    197759      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1161397164                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  138304      5.41%      5.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  24514      0.96%      6.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      19      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               523583     20.49%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    2      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     26.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 506681     19.83%     46.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1362522     53.31%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           23      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     240270572     65.34%     65.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       746269      0.20%     65.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        262153      0.07%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1441790      0.39%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       294915      0.08%     66.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt      1834496      0.50%     66.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      1835008      0.50%     67.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1572864      0.43%     67.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          513      0.00%     67.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2563953      0.70%     68.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     68.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           58      0.00%     68.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       853772      0.23%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        16602      0.00%     68.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     68.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       131657      0.04%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        32768      0.01%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      1048576      0.29%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu        16512      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix         18432      0.01%     68.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov        73728      0.02%     68.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP      2097152      0.57%     69.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     74929999     20.38%     89.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     37664287     10.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      367706101                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.190297                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2555629                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006950                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1812210856                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               319156855                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       304864896                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 87155392                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                39220683                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        39207965                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   326159536                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    44102171                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       88958363                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 636231012                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.33                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.15                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.05                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    157138                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        42579653                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       770881620                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       53342748                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      38202652                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2838857                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      6664461                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2564504      4.01%      4.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2434986      3.81%      7.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       130927      0.20%      8.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     53733403     84.11%     92.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      4750701      7.44%     99.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.58% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       270874      0.42%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       63885395                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       261266     11.43%     11.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       132181      5.78%     17.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       130490      5.71%     22.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1716310     75.08%     98.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        45593      1.99%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           49      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       2285889                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          148      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          339      0.06%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           50      0.01%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       611029     99.87%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          212      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           65      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       611843                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2303238      3.74%      3.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2302805      3.74%      7.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          437      0.00%      7.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     52017093     84.44%     91.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      4705108      7.64%     99.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       270825      0.44%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     61599506                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          238      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           50      0.01%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       608506     99.92%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          135      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           65      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       608994                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       345864    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       345864                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          238      0.09%      0.09% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           50      0.02%      0.11% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond       262642     99.81%     99.92% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          135      0.05%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           65      0.02%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total       263130                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     32433825     50.77%     50.77% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     28615919     44.79%     95.56% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2564504      4.01%     99.58% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       271147      0.42%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     63885395                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       436875     71.40%     71.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       174820     28.57%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          148      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       611843                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          53733403                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     21799521                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            611843                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         262905                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             63885395                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               436760                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                37642975                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.589227                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          263255                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          401801                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             271147                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           130654                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2564504      4.01%      4.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2434986      3.81%      7.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       130927      0.20%      8.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     53733403     84.11%     92.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      4750701      7.44%     99.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.58% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       270874      0.42%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     63885395                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2564504      9.77%      9.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          506      0.00%      9.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       130927      0.50%     10.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     23275252     88.69%     98.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          357      0.00%     98.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       270874      1.03%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      26242420                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          339      0.08%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       436209     99.87%     99.95% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          212      0.05%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       436760                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          339      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       436209     99.87%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          212      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       436760                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       401801                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       271147                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       130654                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          115                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       401916                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2827179                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2827175                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             523937                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2303238                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2303238                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         9247989                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         2451820                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            611292                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1159965075                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.294113                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.114140                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1033289591     89.08%     89.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        53416471      4.61%     93.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        30163519      2.60%     96.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        10977504      0.95%     97.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         9250321      0.80%     98.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4517049      0.39%     98.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5289906      0.46%     98.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1327158      0.11%     98.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        11733556      1.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1159965075                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      262294                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2303242                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           23      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    237807247     69.71%     69.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       746269      0.22%     69.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       262150      0.08%     70.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1441790      0.42%     70.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       294913      0.09%     70.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt      1834496      0.54%     71.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      1835008      0.54%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1572864      0.46%     72.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          513      0.00%     72.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2563918      0.75%     72.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     72.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           58      0.00%     72.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       852591      0.25%     73.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        16476      0.00%     73.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     73.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       131650      0.04%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        32768      0.01%     73.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      1048576      0.31%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu        16386      0.00%     73.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix        18432      0.01%     73.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov        73728      0.02%     73.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP      2097152      0.61%     74.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     50992149     14.95%     89.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     37521381     11.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    341160540                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      11733556                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            318679365                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              341160540                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      317402583                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        339883758                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  6.063395                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.164924                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           88513530                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         286118060                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         50992149                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        37259107                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          39207891                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           23      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    237807247     69.71%     69.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       746269      0.22%     69.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       262150      0.08%     70.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      1441790      0.42%     70.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       294913      0.09%     70.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      1834496      0.54%     71.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult      1835008      0.54%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1572864      0.46%     72.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          513      0.00%     72.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc      2563918      0.75%     72.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     72.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           58      0.00%     72.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       852591      0.25%     73.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        16476      0.00%     73.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     73.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       131650      0.04%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        32768      0.01%     73.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     73.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      1048576      0.31%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu        16386      0.00%     73.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix        18432      0.01%     73.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov        73728      0.02%     73.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP      2097152      0.61%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     50992149     14.95%     89.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     37521381     11.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    341160540                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     61599506                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     59025006                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2574500                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     52017093                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      9582413                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2303242                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2303238                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles               1045312138                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              52131540                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  62965476                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                375387                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 612623                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             28611351                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   556                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              350482593                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2251                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           367548963                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop               1278006                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         62515867                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        74913767                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       37664235                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.190215                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      137754708                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     135969087                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     387886267                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    183413542                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         112578002                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    133837169                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      8848167                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads     15948692                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites        33022                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads      32531685                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     25142209                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           31451570                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      65440334                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1226348                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                13758                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       730711                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  34307149                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                611649                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1161397164                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.301822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.381280                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1097916871     94.53%     94.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5443195      0.47%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  5196396      0.45%     95.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5595349      0.48%     95.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4900563      0.42%     96.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  8736997      0.75%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  5447577      0.47%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3341178      0.29%     97.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 24819038      2.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1161397164                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             327453236                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.169465                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           63885395                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.033062                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   1094599187                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    612623                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1318142                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    37624                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              350408170                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4359                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 53342748                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                38202652                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts               2452131                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      5552                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    10157                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            969                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         187599                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       436784                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               624383                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                344087782                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               344072861                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 175612778                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 331505560                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.178066                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.529743                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     1675247                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2350599                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   12                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 969                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 681271                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              2516941                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               28904652                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           50852607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             63.738179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.749448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1660170      3.26%      3.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              3892348      7.65%     10.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                28603      0.06%     10.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     10.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59             20798516     40.90%     51.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              9133018     17.96%     69.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              5564589     10.94%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              4199596      8.26%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              2092054      4.11%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            1135938      2.23%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             481485      0.95%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             852016      1.68%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             416623      0.82%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              47597      0.09%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              32786      0.06%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              85019      0.17%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              19111      0.04%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              14780      0.03%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               5074      0.01%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               5424      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                753      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                598      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 76      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 89      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                852      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2488      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               4202      0.01%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               9658      0.02%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              25787      0.05%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           343353      0.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             50852607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          91545400                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 612623                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles               1045820517                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1803398                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28240554                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  62827978                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              22092094                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              350465073                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                1270237                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    406                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  73238                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents        19860255                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           400873284                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   666323961                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                369674082                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 32538216                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups              8586184                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                  2189602                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps             390834872                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 10038412                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  525059                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 257                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8867175                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned               180771427                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                       1498631195                       # The number of ROB reads (Count)
system.cpu.rob.writes                       702249151                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                317402583                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  339883758                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   221                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  34307147.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  47566983.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.035203398500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8124                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8124                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            191549854                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              122398                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     85744118                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    37521392                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   85744118                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  37521392                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 3999999                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               37391381                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                        101                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                7664009                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 524361                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2               14070985                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               17189481                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4               11988135                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               34307147                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               1497754                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2              12092137                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              23857748                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                 73728                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     6                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 31729727                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 22982208                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                 11651901                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  5969177                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                  4195130                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                  2477622                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                  1127123                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   714819                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   561237                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     5616                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    3847                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    5144                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    6511                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   65858                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                   87521                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                   25842                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                   24581                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                   27195                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                   24616                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                   40677                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                   11776                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                    2296                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                    2250                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                    1364                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    5110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6326                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6634                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    6678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    6926                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    6704                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    7147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    6892                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    7066                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    7564                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    6996                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    7203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    7159                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    7273                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    7447                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    7742                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    1072                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    1264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                    1161                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                    1210                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                    1175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    1293                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                    1235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                    1099                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                    1279                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     935                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     789                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     815                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     614                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     487                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     442                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     372                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     376                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     281                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     226                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                     164                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      94                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                     125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8124                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    10062.036928                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    1535.419795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   13675.677354                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095          3520     43.33%     43.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-8191         2013     24.78%     68.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-12287          697      8.58%     76.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-16383          374      4.60%     81.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-20479           48      0.59%     81.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-24575          111      1.37%     83.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-28671           64      0.79%     84.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-32767          176      2.17%     86.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-36863          900     11.08%     97.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-40959           86      1.06%     98.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-53247           28      0.34%     98.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::53248-57343            7      0.09%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::61440-65535            7      0.09%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-69631           92      1.13%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::114688-118783            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8124                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.000123                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000119                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.011095                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8123     99.99%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                255999936                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               2589980086                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             241908334                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1340376345.48361397                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               125193321.14623427                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1932278249000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       15675.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   2195657408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    367394345                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       943788                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1136304973.299730777740                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 190135318.863778352737                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 488432.755598912772                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     34307147                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     51436971                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     37521392                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 884417532750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 1803707128250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 56554682889750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25779.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35066.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1507265.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   2195657408                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    394322678                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      2589980086                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   2195657408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   2195657408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    240859090                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    240859090                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      34307147                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      51436971                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         85744118                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     37259118                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        37259118                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1136304973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       204071372                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1340376345                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1136304973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1136304973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      124650312                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         124650312                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1136304973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      328721685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1465026658                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              81744119                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               129985                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       7362283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1628320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       1820424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        841775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       4118618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5      11126805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       4998767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       2418201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        980335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1763640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     25476250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      6589353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      3016971                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      7781147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1122401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       698829                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4635                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4435                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          7696                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          4549                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        61058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         4607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         4684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             1155422429750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           408720595000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        2688124661000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14134.62                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32884.62                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             68660764                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              119669                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     13093662                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   400.189045                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   230.838670                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   381.751991                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      4277735     32.67%     32.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      2103175     16.06%     48.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      1793882     13.70%     62.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       845144      6.45%     68.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       216883      1.66%     70.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       565788      4.32%     74.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       215328      1.64%     76.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       135075      1.03%     77.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      2940652     22.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     13093662                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         5231623616                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         8319040                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2707.489753                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 4.305301                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    21.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                21.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      46490153640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      24710087490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    245010478020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      180121320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 152532135600.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 865645810200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  13029962880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1347598749150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    697.414430                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  22107481000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  64522900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1845647889000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      46998657300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      24980359800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    338642531640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      498400380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 152532135600.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 851381421690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  25042079520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1440075585930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    745.273395                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  55504432000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  64522900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1812250938000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             85604563                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            85604575                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            37259114                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           37259114                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq             139542                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp            139542                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             13                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq               262274                       # Transaction distribution (Count)
system.membus.transDist::SwapResp              262274                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     68614293                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    177916726                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               246531019                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   2195657344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    637280256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2832937600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          123265611                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                123265611    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            123265611                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1932278270000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        160787062750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy       182136872999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       159268409405                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
