Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Signal mismatch in <s_axi_keep_*> @ 5000 ps
Time: 5 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2525000 ps
Time: 2525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2525000 ps
Time: 2525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2530000 ps
Time: 2530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2530000 ps
Time: 2530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2535000 ps
Time: 2535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2535000 ps
Time: 2535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2540000 ps
Time: 2540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2540000 ps
Time: 2540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2545000 ps
Time: 2545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2545000 ps
Time: 2545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2550000 ps
Time: 2550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2550000 ps
Time: 2550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2555000 ps
Time: 2555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2555000 ps
Time: 2555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2560000 ps
Time: 2560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2560000 ps
Time: 2560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2565000 ps
Time: 2565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2565000 ps
Time: 2565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2570000 ps
Time: 2570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2570000 ps
Time: 2570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2575000 ps
Time: 2575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2575000 ps
Time: 2575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2580000 ps
Time: 2580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2580000 ps
Time: 2580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2585000 ps
Time: 2585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2585000 ps
Time: 2585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2590000 ps
Time: 2590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2590000 ps
Time: 2590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2595000 ps
Time: 2595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2595000 ps
Time: 2595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2600000 ps
Time: 2600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2600000 ps
Time: 2600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2605000 ps
Time: 2605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2605000 ps
Time: 2605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2610000 ps
Time: 2610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2610000 ps
Time: 2610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2615000 ps
Time: 2615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2615000 ps
Time: 2615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2620000 ps
Time: 2620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2620000 ps
Time: 2620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2625000 ps
Time: 2625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2625000 ps
Time: 2625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2630000 ps
Time: 2630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2630000 ps
Time: 2630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2635000 ps
Time: 2635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2635000 ps
Time: 2635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2640000 ps
Time: 2640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2640000 ps
Time: 2640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2645000 ps
Time: 2645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2645000 ps
Time: 2645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2650000 ps
Time: 2650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2650000 ps
Time: 2650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2655000 ps
Time: 2655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2655000 ps
Time: 2655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2660000 ps
Time: 2660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2660000 ps
Time: 2660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2665000 ps
Time: 2665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2665000 ps
Time: 2665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2670000 ps
Time: 2670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2670000 ps
Time: 2670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2675000 ps
Time: 2675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2675000 ps
Time: 2675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2680000 ps
Time: 2680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2680000 ps
Time: 2680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2685000 ps
Time: 2685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2685000 ps
Time: 2685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2690000 ps
Time: 2690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2690000 ps
Time: 2690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2695000 ps
Time: 2695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2695000 ps
Time: 2695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2700000 ps
Time: 2700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2700000 ps
Time: 2700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2705000 ps
Time: 2705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2705000 ps
Time: 2705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2710000 ps
Time: 2710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2710000 ps
Time: 2710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2715000 ps
Time: 2715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2715000 ps
Time: 2715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2720000 ps
Time: 2720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2720000 ps
Time: 2720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2725000 ps
Time: 2725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2725000 ps
Time: 2725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2730000 ps
Time: 2730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2730000 ps
Time: 2730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2735000 ps
Time: 2735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2735000 ps
Time: 2735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2740000 ps
Time: 2740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2740000 ps
Time: 2740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2745000 ps
Time: 2745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2745000 ps
Time: 2745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2750000 ps
Time: 2750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2750000 ps
Time: 2750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2755000 ps
Time: 2755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2755000 ps
Time: 2755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2760000 ps
Time: 2760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2760000 ps
Time: 2760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2765000 ps
Time: 2765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2765000 ps
Time: 2765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2770000 ps
Time: 2770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2770000 ps
Time: 2770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2775000 ps
Time: 2775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2775000 ps
Time: 2775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2780000 ps
Time: 2780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2780000 ps
Time: 2780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2785000 ps
Time: 2785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2785000 ps
Time: 2785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2790000 ps
Time: 2790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2790000 ps
Time: 2790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2795000 ps
Time: 2795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2795000 ps
Time: 2795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2800000 ps
Time: 2800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2800000 ps
Time: 2800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2805000 ps
Time: 2805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2805000 ps
Time: 2805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2810000 ps
Time: 2810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2810000 ps
Time: 2810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2815000 ps
Time: 2815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2815000 ps
Time: 2815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2820000 ps
Time: 2820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2820000 ps
Time: 2820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2825000 ps
Time: 2825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2825000 ps
Time: 2825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2830000 ps
Time: 2830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2830000 ps
Time: 2830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2835000 ps
Time: 2835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2835000 ps
Time: 2835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2840000 ps
Time: 2840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2840000 ps
Time: 2840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2845000 ps
Time: 2845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2845000 ps
Time: 2845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2850000 ps
Time: 2850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2850000 ps
Time: 2850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2855000 ps
Time: 2855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2855000 ps
Time: 2855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2860000 ps
Time: 2860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2860000 ps
Time: 2860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2865000 ps
Time: 2865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2865000 ps
Time: 2865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2870000 ps
Time: 2870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2870000 ps
Time: 2870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2875000 ps
Time: 2875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2875000 ps
Time: 2875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2880000 ps
Time: 2880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2880000 ps
Time: 2880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2885000 ps
Time: 2885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2885000 ps
Time: 2885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2890000 ps
Time: 2890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2890000 ps
Time: 2890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2895000 ps
Time: 2895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2895000 ps
Time: 2895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2900000 ps
Time: 2900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2900000 ps
Time: 2900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2905000 ps
Time: 2905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2905000 ps
Time: 2905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2910000 ps
Time: 2910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2910000 ps
Time: 2910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2915000 ps
Time: 2915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2915000 ps
Time: 2915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2920000 ps
Time: 2920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2920000 ps
Time: 2920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2925000 ps
Time: 2925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2925000 ps
Time: 2925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2930000 ps
Time: 2930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2930000 ps
Time: 2930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2935000 ps
Time: 2935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2935000 ps
Time: 2935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2940000 ps
Time: 2940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2940000 ps
Time: 2940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2945000 ps
Time: 2945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2945000 ps
Time: 2945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2950000 ps
Time: 2950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2950000 ps
Time: 2950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2955000 ps
Time: 2955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2955000 ps
Time: 2955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2960000 ps
Time: 2960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2960000 ps
Time: 2960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2965000 ps
Time: 2965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2965000 ps
Time: 2965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2970000 ps
Time: 2970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2970000 ps
Time: 2970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2975000 ps
Time: 2975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2975000 ps
Time: 2975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2980000 ps
Time: 2980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2980000 ps
Time: 2980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2985000 ps
Time: 2985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2985000 ps
Time: 2985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2990000 ps
Time: 2990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2990000 ps
Time: 2990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 2995000 ps
Time: 2995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 2995000 ps
Time: 2995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3000000 ps
Time: 3 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3000000 ps
Time: 3 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3005000 ps
Time: 3005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3005000 ps
Time: 3005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3010000 ps
Time: 3010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3010000 ps
Time: 3010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3015000 ps
Time: 3015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3015000 ps
Time: 3015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3020000 ps
Time: 3020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3020000 ps
Time: 3020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3025000 ps
Time: 3025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3025000 ps
Time: 3025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3030000 ps
Time: 3030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3030000 ps
Time: 3030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3035000 ps
Time: 3035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3035000 ps
Time: 3035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3040000 ps
Time: 3040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3040000 ps
Time: 3040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3045000 ps
Time: 3045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3045000 ps
Time: 3045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3050000 ps
Time: 3050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3050000 ps
Time: 3050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3055000 ps
Time: 3055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3055000 ps
Time: 3055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3060000 ps
Time: 3060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3060000 ps
Time: 3060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3065000 ps
Time: 3065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3065000 ps
Time: 3065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3070000 ps
Time: 3070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3070000 ps
Time: 3070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3075000 ps
Time: 3075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3075000 ps
Time: 3075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3080000 ps
Time: 3080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3080000 ps
Time: 3080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3085000 ps
Time: 3085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3085000 ps
Time: 3085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3090000 ps
Time: 3090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3090000 ps
Time: 3090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3095000 ps
Time: 3095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3095000 ps
Time: 3095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3100000 ps
Time: 3100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3100000 ps
Time: 3100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3105000 ps
Time: 3105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3105000 ps
Time: 3105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3110000 ps
Time: 3110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3110000 ps
Time: 3110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3115000 ps
Time: 3115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3115000 ps
Time: 3115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3120000 ps
Time: 3120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3120000 ps
Time: 3120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3125000 ps
Time: 3125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3125000 ps
Time: 3125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3130000 ps
Time: 3130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3130000 ps
Time: 3130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3135000 ps
Time: 3135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3135000 ps
Time: 3135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3140000 ps
Time: 3140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3140000 ps
Time: 3140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3145000 ps
Time: 3145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3145000 ps
Time: 3145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3150000 ps
Time: 3150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3150000 ps
Time: 3150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3155000 ps
Time: 3155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3155000 ps
Time: 3155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3160000 ps
Time: 3160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3160000 ps
Time: 3160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3165000 ps
Time: 3165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3165000 ps
Time: 3165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3170000 ps
Time: 3170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3170000 ps
Time: 3170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3175000 ps
Time: 3175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3175000 ps
Time: 3175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3180000 ps
Time: 3180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3180000 ps
Time: 3180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3185000 ps
Time: 3185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3185000 ps
Time: 3185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3190000 ps
Time: 3190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3190000 ps
Time: 3190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3195000 ps
Time: 3195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3195000 ps
Time: 3195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3200000 ps
Time: 3200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3200000 ps
Time: 3200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3205000 ps
Time: 3205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3205000 ps
Time: 3205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3210000 ps
Time: 3210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3210000 ps
Time: 3210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3215000 ps
Time: 3215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3215000 ps
Time: 3215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3220000 ps
Time: 3220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3220000 ps
Time: 3220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3225000 ps
Time: 3225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3225000 ps
Time: 3225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3230000 ps
Time: 3230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3230000 ps
Time: 3230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3235000 ps
Time: 3235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3235000 ps
Time: 3235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3240000 ps
Time: 3240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3240000 ps
Time: 3240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3245000 ps
Time: 3245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3245000 ps
Time: 3245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3250000 ps
Time: 3250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3250000 ps
Time: 3250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3255000 ps
Time: 3255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3255000 ps
Time: 3255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3260000 ps
Time: 3260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3260000 ps
Time: 3260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3265000 ps
Time: 3265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3265000 ps
Time: 3265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3270000 ps
Time: 3270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3270000 ps
Time: 3270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3275000 ps
Time: 3275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3275000 ps
Time: 3275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3280000 ps
Time: 3280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3280000 ps
Time: 3280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3285000 ps
Time: 3285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3285000 ps
Time: 3285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3290000 ps
Time: 3290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3290000 ps
Time: 3290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3295000 ps
Time: 3295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3295000 ps
Time: 3295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3300000 ps
Time: 3300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3300000 ps
Time: 3300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3305000 ps
Time: 3305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3305000 ps
Time: 3305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3310000 ps
Time: 3310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3310000 ps
Time: 3310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3315000 ps
Time: 3315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3315000 ps
Time: 3315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3320000 ps
Time: 3320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3320000 ps
Time: 3320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3325000 ps
Time: 3325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3325000 ps
Time: 3325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3330000 ps
Time: 3330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3330000 ps
Time: 3330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3335000 ps
Time: 3335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3335000 ps
Time: 3335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3340000 ps
Time: 3340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3340000 ps
Time: 3340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3345000 ps
Time: 3345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3345000 ps
Time: 3345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3350000 ps
Time: 3350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3350000 ps
Time: 3350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3355000 ps
Time: 3355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3355000 ps
Time: 3355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3360000 ps
Time: 3360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3360000 ps
Time: 3360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3365000 ps
Time: 3365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3365000 ps
Time: 3365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3370000 ps
Time: 3370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3370000 ps
Time: 3370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3375000 ps
Time: 3375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3375000 ps
Time: 3375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3380000 ps
Time: 3380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3380000 ps
Time: 3380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3385000 ps
Time: 3385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3385000 ps
Time: 3385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3390000 ps
Time: 3390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3390000 ps
Time: 3390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3395000 ps
Time: 3395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3395000 ps
Time: 3395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3400000 ps
Time: 3400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3400000 ps
Time: 3400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3405000 ps
Time: 3405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3405000 ps
Time: 3405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3410000 ps
Time: 3410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3410000 ps
Time: 3410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3415000 ps
Time: 3415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3415000 ps
Time: 3415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3420000 ps
Time: 3420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3420000 ps
Time: 3420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3425000 ps
Time: 3425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3425000 ps
Time: 3425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3430000 ps
Time: 3430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3430000 ps
Time: 3430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3435000 ps
Time: 3435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3435000 ps
Time: 3435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3440000 ps
Time: 3440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3440000 ps
Time: 3440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3445000 ps
Time: 3445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3445000 ps
Time: 3445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3450000 ps
Time: 3450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3450000 ps
Time: 3450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3455000 ps
Time: 3455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3455000 ps
Time: 3455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3460000 ps
Time: 3460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3460000 ps
Time: 3460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3465000 ps
Time: 3465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3465000 ps
Time: 3465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3470000 ps
Time: 3470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3470000 ps
Time: 3470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3475000 ps
Time: 3475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3475000 ps
Time: 3475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3480000 ps
Time: 3480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3480000 ps
Time: 3480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3485000 ps
Time: 3485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3485000 ps
Time: 3485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3490000 ps
Time: 3490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3490000 ps
Time: 3490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3495000 ps
Time: 3495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3495000 ps
Time: 3495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3500000 ps
Time: 3500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3500000 ps
Time: 3500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3505000 ps
Time: 3505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3505000 ps
Time: 3505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3510000 ps
Time: 3510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3510000 ps
Time: 3510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3515000 ps
Time: 3515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3515000 ps
Time: 3515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3520000 ps
Time: 3520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3520000 ps
Time: 3520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3525000 ps
Time: 3525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3525000 ps
Time: 3525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3530000 ps
Time: 3530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3530000 ps
Time: 3530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3535000 ps
Time: 3535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3535000 ps
Time: 3535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3540000 ps
Time: 3540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3540000 ps
Time: 3540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3545000 ps
Time: 3545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3545000 ps
Time: 3545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3550000 ps
Time: 3550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3550000 ps
Time: 3550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3555000 ps
Time: 3555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3555000 ps
Time: 3555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3560000 ps
Time: 3560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3560000 ps
Time: 3560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3565000 ps
Time: 3565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3565000 ps
Time: 3565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3570000 ps
Time: 3570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3570000 ps
Time: 3570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3575000 ps
Time: 3575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3575000 ps
Time: 3575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3580000 ps
Time: 3580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3580000 ps
Time: 3580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3585000 ps
Time: 3585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3585000 ps
Time: 3585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3590000 ps
Time: 3590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3590000 ps
Time: 3590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3595000 ps
Time: 3595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3595000 ps
Time: 3595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3600000 ps
Time: 3600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3600000 ps
Time: 3600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3605000 ps
Time: 3605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3605000 ps
Time: 3605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3610000 ps
Time: 3610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3610000 ps
Time: 3610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3615000 ps
Time: 3615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3615000 ps
Time: 3615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3620000 ps
Time: 3620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3620000 ps
Time: 3620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3625000 ps
Time: 3625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3625000 ps
Time: 3625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3630000 ps
Time: 3630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3630000 ps
Time: 3630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3635000 ps
Time: 3635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3635000 ps
Time: 3635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3640000 ps
Time: 3640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3640000 ps
Time: 3640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3645000 ps
Time: 3645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3645000 ps
Time: 3645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3650000 ps
Time: 3650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3650000 ps
Time: 3650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3655000 ps
Time: 3655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3655000 ps
Time: 3655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3660000 ps
Time: 3660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3660000 ps
Time: 3660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3665000 ps
Time: 3665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3665000 ps
Time: 3665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3670000 ps
Time: 3670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3670000 ps
Time: 3670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3675000 ps
Time: 3675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3675000 ps
Time: 3675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3680000 ps
Time: 3680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3680000 ps
Time: 3680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3685000 ps
Time: 3685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3685000 ps
Time: 3685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3690000 ps
Time: 3690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3690000 ps
Time: 3690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3695000 ps
Time: 3695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3695000 ps
Time: 3695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3700000 ps
Time: 3700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3700000 ps
Time: 3700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3705000 ps
Time: 3705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3705000 ps
Time: 3705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3710000 ps
Time: 3710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3710000 ps
Time: 3710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3715000 ps
Time: 3715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3715000 ps
Time: 3715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3720000 ps
Time: 3720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3720000 ps
Time: 3720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3725000 ps
Time: 3725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3725000 ps
Time: 3725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3730000 ps
Time: 3730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3730000 ps
Time: 3730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3735000 ps
Time: 3735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3735000 ps
Time: 3735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3740000 ps
Time: 3740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3740000 ps
Time: 3740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3745000 ps
Time: 3745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3745000 ps
Time: 3745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3750000 ps
Time: 3750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3750000 ps
Time: 3750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3755000 ps
Time: 3755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3755000 ps
Time: 3755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3760000 ps
Time: 3760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3760000 ps
Time: 3760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3765000 ps
Time: 3765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3765000 ps
Time: 3765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3770000 ps
Time: 3770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3770000 ps
Time: 3770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3775000 ps
Time: 3775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3775000 ps
Time: 3775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3780000 ps
Time: 3780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3780000 ps
Time: 3780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3785000 ps
Time: 3785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3785000 ps
Time: 3785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3790000 ps
Time: 3790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3790000 ps
Time: 3790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3795000 ps
Time: 3795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3795000 ps
Time: 3795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3800000 ps
Time: 3800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3800000 ps
Time: 3800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3805000 ps
Time: 3805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3805000 ps
Time: 3805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3810000 ps
Time: 3810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3810000 ps
Time: 3810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3815000 ps
Time: 3815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3815000 ps
Time: 3815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3820000 ps
Time: 3820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3820000 ps
Time: 3820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3825000 ps
Time: 3825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3825000 ps
Time: 3825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3830000 ps
Time: 3830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3830000 ps
Time: 3830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3835000 ps
Time: 3835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3835000 ps
Time: 3835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3840000 ps
Time: 3840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3840000 ps
Time: 3840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3845000 ps
Time: 3845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3845000 ps
Time: 3845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3850000 ps
Time: 3850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3850000 ps
Time: 3850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3855000 ps
Time: 3855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3855000 ps
Time: 3855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3860000 ps
Time: 3860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3860000 ps
Time: 3860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3865000 ps
Time: 3865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3865000 ps
Time: 3865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3870000 ps
Time: 3870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3870000 ps
Time: 3870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3875000 ps
Time: 3875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3875000 ps
Time: 3875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3880000 ps
Time: 3880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3880000 ps
Time: 3880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3885000 ps
Time: 3885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3885000 ps
Time: 3885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3890000 ps
Time: 3890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3890000 ps
Time: 3890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3895000 ps
Time: 3895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3895000 ps
Time: 3895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3900000 ps
Time: 3900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3900000 ps
Time: 3900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3905000 ps
Time: 3905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3905000 ps
Time: 3905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3910000 ps
Time: 3910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3910000 ps
Time: 3910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3915000 ps
Time: 3915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3915000 ps
Time: 3915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3920000 ps
Time: 3920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3920000 ps
Time: 3920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3925000 ps
Time: 3925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3925000 ps
Time: 3925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3930000 ps
Time: 3930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3930000 ps
Time: 3930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3935000 ps
Time: 3935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3935000 ps
Time: 3935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3940000 ps
Time: 3940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3940000 ps
Time: 3940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3945000 ps
Time: 3945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3945000 ps
Time: 3945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3950000 ps
Time: 3950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3950000 ps
Time: 3950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3955000 ps
Time: 3955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3955000 ps
Time: 3955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3960000 ps
Time: 3960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3960000 ps
Time: 3960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3965000 ps
Time: 3965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3965000 ps
Time: 3965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3970000 ps
Time: 3970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3970000 ps
Time: 3970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3975000 ps
Time: 3975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3975000 ps
Time: 3975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3980000 ps
Time: 3980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3980000 ps
Time: 3980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3985000 ps
Time: 3985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3985000 ps
Time: 3985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3990000 ps
Time: 3990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3990000 ps
Time: 3990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 3995000 ps
Time: 3995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 3995000 ps
Time: 3995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4000000 ps
Time: 4 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4000000 ps
Time: 4 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4005000 ps
Time: 4005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4005000 ps
Time: 4005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4010000 ps
Time: 4010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4010000 ps
Time: 4010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4015000 ps
Time: 4015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4015000 ps
Time: 4015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4020000 ps
Time: 4020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4020000 ps
Time: 4020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4025000 ps
Time: 4025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4025000 ps
Time: 4025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4030000 ps
Time: 4030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4030000 ps
Time: 4030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4035000 ps
Time: 4035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4035000 ps
Time: 4035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4040000 ps
Time: 4040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4040000 ps
Time: 4040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4045000 ps
Time: 4045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4045000 ps
Time: 4045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4050000 ps
Time: 4050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4050000 ps
Time: 4050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4055000 ps
Time: 4055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4055000 ps
Time: 4055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4060000 ps
Time: 4060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4060000 ps
Time: 4060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4065000 ps
Time: 4065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4065000 ps
Time: 4065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4070000 ps
Time: 4070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4070000 ps
Time: 4070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4075000 ps
Time: 4075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4075000 ps
Time: 4075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4080000 ps
Time: 4080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4080000 ps
Time: 4080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4085000 ps
Time: 4085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4085000 ps
Time: 4085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4090000 ps
Time: 4090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4090000 ps
Time: 4090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4095000 ps
Time: 4095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4095000 ps
Time: 4095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4100000 ps
Time: 4100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4100000 ps
Time: 4100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4105000 ps
Time: 4105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4105000 ps
Time: 4105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4110000 ps
Time: 4110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4110000 ps
Time: 4110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4115000 ps
Time: 4115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4115000 ps
Time: 4115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4120000 ps
Time: 4120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4120000 ps
Time: 4120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4125000 ps
Time: 4125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4125000 ps
Time: 4125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4130000 ps
Time: 4130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4130000 ps
Time: 4130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4135000 ps
Time: 4135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4135000 ps
Time: 4135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4140000 ps
Time: 4140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4140000 ps
Time: 4140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4145000 ps
Time: 4145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4145000 ps
Time: 4145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4150000 ps
Time: 4150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4150000 ps
Time: 4150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4155000 ps
Time: 4155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4155000 ps
Time: 4155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4160000 ps
Time: 4160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4160000 ps
Time: 4160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4165000 ps
Time: 4165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4165000 ps
Time: 4165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4170000 ps
Time: 4170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4170000 ps
Time: 4170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4175000 ps
Time: 4175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4175000 ps
Time: 4175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4180000 ps
Time: 4180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4180000 ps
Time: 4180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4185000 ps
Time: 4185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4185000 ps
Time: 4185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4190000 ps
Time: 4190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4190000 ps
Time: 4190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4195000 ps
Time: 4195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4195000 ps
Time: 4195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4200000 ps
Time: 4200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4200000 ps
Time: 4200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4205000 ps
Time: 4205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4205000 ps
Time: 4205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4210000 ps
Time: 4210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4210000 ps
Time: 4210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4215000 ps
Time: 4215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4215000 ps
Time: 4215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4220000 ps
Time: 4220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4220000 ps
Time: 4220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4225000 ps
Time: 4225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4225000 ps
Time: 4225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4230000 ps
Time: 4230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4230000 ps
Time: 4230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4235000 ps
Time: 4235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4235000 ps
Time: 4235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4240000 ps
Time: 4240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4240000 ps
Time: 4240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4245000 ps
Time: 4245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4245000 ps
Time: 4245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4250000 ps
Time: 4250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4250000 ps
Time: 4250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4255000 ps
Time: 4255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4255000 ps
Time: 4255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4260000 ps
Time: 4260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4260000 ps
Time: 4260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4265000 ps
Time: 4265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4265000 ps
Time: 4265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4270000 ps
Time: 4270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4270000 ps
Time: 4270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4275000 ps
Time: 4275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4275000 ps
Time: 4275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4280000 ps
Time: 4280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4280000 ps
Time: 4280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4285000 ps
Time: 4285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4285000 ps
Time: 4285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4290000 ps
Time: 4290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4290000 ps
Time: 4290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4295000 ps
Time: 4295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4295000 ps
Time: 4295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4300000 ps
Time: 4300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4300000 ps
Time: 4300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4305000 ps
Time: 4305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4305000 ps
Time: 4305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4310000 ps
Time: 4310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4310000 ps
Time: 4310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4315000 ps
Time: 4315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4315000 ps
Time: 4315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4320000 ps
Time: 4320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4320000 ps
Time: 4320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4325000 ps
Time: 4325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4325000 ps
Time: 4325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4330000 ps
Time: 4330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4330000 ps
Time: 4330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4335000 ps
Time: 4335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4335000 ps
Time: 4335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4340000 ps
Time: 4340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4340000 ps
Time: 4340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4345000 ps
Time: 4345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4345000 ps
Time: 4345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4350000 ps
Time: 4350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4350000 ps
Time: 4350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4355000 ps
Time: 4355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4355000 ps
Time: 4355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4360000 ps
Time: 4360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4360000 ps
Time: 4360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4365000 ps
Time: 4365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4365000 ps
Time: 4365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4370000 ps
Time: 4370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4370000 ps
Time: 4370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4375000 ps
Time: 4375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4375000 ps
Time: 4375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4380000 ps
Time: 4380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4380000 ps
Time: 4380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4385000 ps
Time: 4385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4385000 ps
Time: 4385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4390000 ps
Time: 4390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4390000 ps
Time: 4390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4395000 ps
Time: 4395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4395000 ps
Time: 4395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4400000 ps
Time: 4400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4400000 ps
Time: 4400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4405000 ps
Time: 4405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4405000 ps
Time: 4405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4410000 ps
Time: 4410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4410000 ps
Time: 4410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4415000 ps
Time: 4415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4415000 ps
Time: 4415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4420000 ps
Time: 4420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4420000 ps
Time: 4420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4425000 ps
Time: 4425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4425000 ps
Time: 4425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4430000 ps
Time: 4430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4430000 ps
Time: 4430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4435000 ps
Time: 4435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4435000 ps
Time: 4435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4440000 ps
Time: 4440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4440000 ps
Time: 4440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4445000 ps
Time: 4445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4445000 ps
Time: 4445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4450000 ps
Time: 4450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4450000 ps
Time: 4450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4455000 ps
Time: 4455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4455000 ps
Time: 4455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4460000 ps
Time: 4460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4460000 ps
Time: 4460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4465000 ps
Time: 4465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4465000 ps
Time: 4465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4470000 ps
Time: 4470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4470000 ps
Time: 4470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4475000 ps
Time: 4475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4475000 ps
Time: 4475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4480000 ps
Time: 4480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4480000 ps
Time: 4480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4485000 ps
Time: 4485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4485000 ps
Time: 4485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4490000 ps
Time: 4490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4490000 ps
Time: 4490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4495000 ps
Time: 4495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4495000 ps
Time: 4495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4500000 ps
Time: 4500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4500000 ps
Time: 4500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4505000 ps
Time: 4505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4505000 ps
Time: 4505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4510000 ps
Time: 4510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4510000 ps
Time: 4510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4515000 ps
Time: 4515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4515000 ps
Time: 4515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4520000 ps
Time: 4520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4520000 ps
Time: 4520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4525000 ps
Time: 4525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4525000 ps
Time: 4525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4530000 ps
Time: 4530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4530000 ps
Time: 4530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4535000 ps
Time: 4535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4535000 ps
Time: 4535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4540000 ps
Time: 4540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4540000 ps
Time: 4540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4545000 ps
Time: 4545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4545000 ps
Time: 4545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4550000 ps
Time: 4550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4550000 ps
Time: 4550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4555000 ps
Time: 4555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4555000 ps
Time: 4555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4560000 ps
Time: 4560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4560000 ps
Time: 4560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4565000 ps
Time: 4565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4565000 ps
Time: 4565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4570000 ps
Time: 4570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4570000 ps
Time: 4570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4575000 ps
Time: 4575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4575000 ps
Time: 4575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4580000 ps
Time: 4580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4580000 ps
Time: 4580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4585000 ps
Time: 4585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4585000 ps
Time: 4585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4590000 ps
Time: 4590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4590000 ps
Time: 4590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4595000 ps
Time: 4595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4595000 ps
Time: 4595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4600000 ps
Time: 4600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4600000 ps
Time: 4600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4605000 ps
Time: 4605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4605000 ps
Time: 4605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4610000 ps
Time: 4610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4610000 ps
Time: 4610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4615000 ps
Time: 4615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4615000 ps
Time: 4615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4620000 ps
Time: 4620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4620000 ps
Time: 4620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4625000 ps
Time: 4625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4625000 ps
Time: 4625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4630000 ps
Time: 4630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4630000 ps
Time: 4630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4635000 ps
Time: 4635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4635000 ps
Time: 4635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4640000 ps
Time: 4640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4640000 ps
Time: 4640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4645000 ps
Time: 4645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4645000 ps
Time: 4645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4650000 ps
Time: 4650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4650000 ps
Time: 4650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4655000 ps
Time: 4655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4655000 ps
Time: 4655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4660000 ps
Time: 4660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4660000 ps
Time: 4660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4665000 ps
Time: 4665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4665000 ps
Time: 4665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4670000 ps
Time: 4670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4670000 ps
Time: 4670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4675000 ps
Time: 4675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4675000 ps
Time: 4675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4680000 ps
Time: 4680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4680000 ps
Time: 4680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4685000 ps
Time: 4685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4685000 ps
Time: 4685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4690000 ps
Time: 4690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4690000 ps
Time: 4690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4695000 ps
Time: 4695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4695000 ps
Time: 4695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4700000 ps
Time: 4700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4700000 ps
Time: 4700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4705000 ps
Time: 4705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4705000 ps
Time: 4705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4710000 ps
Time: 4710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4710000 ps
Time: 4710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4715000 ps
Time: 4715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4715000 ps
Time: 4715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4720000 ps
Time: 4720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4720000 ps
Time: 4720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4725000 ps
Time: 4725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4725000 ps
Time: 4725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4730000 ps
Time: 4730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4730000 ps
Time: 4730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4735000 ps
Time: 4735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4735000 ps
Time: 4735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4740000 ps
Time: 4740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4740000 ps
Time: 4740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4745000 ps
Time: 4745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4745000 ps
Time: 4745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4750000 ps
Time: 4750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4750000 ps
Time: 4750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4755000 ps
Time: 4755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4755000 ps
Time: 4755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4760000 ps
Time: 4760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4760000 ps
Time: 4760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4765000 ps
Time: 4765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4765000 ps
Time: 4765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4770000 ps
Time: 4770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4770000 ps
Time: 4770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4775000 ps
Time: 4775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4775000 ps
Time: 4775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4780000 ps
Time: 4780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4780000 ps
Time: 4780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4785000 ps
Time: 4785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4785000 ps
Time: 4785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4790000 ps
Time: 4790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4790000 ps
Time: 4790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4795000 ps
Time: 4795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4795000 ps
Time: 4795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4800000 ps
Time: 4800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4800000 ps
Time: 4800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4805000 ps
Time: 4805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4805000 ps
Time: 4805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4810000 ps
Time: 4810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4810000 ps
Time: 4810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4815000 ps
Time: 4815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4815000 ps
Time: 4815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4820000 ps
Time: 4820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4820000 ps
Time: 4820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4825000 ps
Time: 4825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4825000 ps
Time: 4825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4830000 ps
Time: 4830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4830000 ps
Time: 4830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4835000 ps
Time: 4835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4835000 ps
Time: 4835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4840000 ps
Time: 4840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4840000 ps
Time: 4840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4845000 ps
Time: 4845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4845000 ps
Time: 4845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4850000 ps
Time: 4850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4850000 ps
Time: 4850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4855000 ps
Time: 4855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4855000 ps
Time: 4855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4860000 ps
Time: 4860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4860000 ps
Time: 4860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4865000 ps
Time: 4865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4865000 ps
Time: 4865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4870000 ps
Time: 4870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4870000 ps
Time: 4870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4875000 ps
Time: 4875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4875000 ps
Time: 4875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4880000 ps
Time: 4880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4880000 ps
Time: 4880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4885000 ps
Time: 4885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4885000 ps
Time: 4885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4890000 ps
Time: 4890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4890000 ps
Time: 4890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4895000 ps
Time: 4895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4895000 ps
Time: 4895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4900000 ps
Time: 4900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4900000 ps
Time: 4900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4905000 ps
Time: 4905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4905000 ps
Time: 4905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4910000 ps
Time: 4910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4910000 ps
Time: 4910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4915000 ps
Time: 4915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4915000 ps
Time: 4915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4920000 ps
Time: 4920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4920000 ps
Time: 4920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4925000 ps
Time: 4925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4925000 ps
Time: 4925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4930000 ps
Time: 4930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4930000 ps
Time: 4930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4935000 ps
Time: 4935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4935000 ps
Time: 4935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4940000 ps
Time: 4940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4940000 ps
Time: 4940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4945000 ps
Time: 4945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4945000 ps
Time: 4945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4950000 ps
Time: 4950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4950000 ps
Time: 4950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4955000 ps
Time: 4955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4955000 ps
Time: 4955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4960000 ps
Time: 4960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4960000 ps
Time: 4960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4965000 ps
Time: 4965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4965000 ps
Time: 4965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4970000 ps
Time: 4970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4970000 ps
Time: 4970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4975000 ps
Time: 4975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4975000 ps
Time: 4975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4980000 ps
Time: 4980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4980000 ps
Time: 4980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4985000 ps
Time: 4985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4985000 ps
Time: 4985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4990000 ps
Time: 4990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4990000 ps
Time: 4990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 4995000 ps
Time: 4995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 4995000 ps
Time: 4995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5000000 ps
Time: 5 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5000000 ps
Time: 5 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5005000 ps
Time: 5005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5005000 ps
Time: 5005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5010000 ps
Time: 5010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5010000 ps
Time: 5010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5015000 ps
Time: 5015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5015000 ps
Time: 5015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5020000 ps
Time: 5020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5020000 ps
Time: 5020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5025000 ps
Time: 5025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5025000 ps
Time: 5025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5030000 ps
Time: 5030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5030000 ps
Time: 5030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5035000 ps
Time: 5035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5035000 ps
Time: 5035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5040000 ps
Time: 5040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5040000 ps
Time: 5040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5045000 ps
Time: 5045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5045000 ps
Time: 5045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5050000 ps
Time: 5050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5050000 ps
Time: 5050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5055000 ps
Time: 5055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5055000 ps
Time: 5055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5060000 ps
Time: 5060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5060000 ps
Time: 5060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5065000 ps
Time: 5065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5065000 ps
Time: 5065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5070000 ps
Time: 5070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5070000 ps
Time: 5070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5075000 ps
Time: 5075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5075000 ps
Time: 5075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5080000 ps
Time: 5080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5080000 ps
Time: 5080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5085000 ps
Time: 5085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5085000 ps
Time: 5085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5090000 ps
Time: 5090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5090000 ps
Time: 5090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5095000 ps
Time: 5095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5095000 ps
Time: 5095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5100000 ps
Time: 5100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5100000 ps
Time: 5100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5105000 ps
Time: 5105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5105000 ps
Time: 5105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5110000 ps
Time: 5110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5110000 ps
Time: 5110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5115000 ps
Time: 5115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5115000 ps
Time: 5115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5120000 ps
Time: 5120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5120000 ps
Time: 5120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5125000 ps
Time: 5125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5125000 ps
Time: 5125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5130000 ps
Time: 5130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5130000 ps
Time: 5130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5135000 ps
Time: 5135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5135000 ps
Time: 5135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5140000 ps
Time: 5140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5140000 ps
Time: 5140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5145000 ps
Time: 5145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5145000 ps
Time: 5145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5150000 ps
Time: 5150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5150000 ps
Time: 5150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5155000 ps
Time: 5155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5155000 ps
Time: 5155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5160000 ps
Time: 5160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5160000 ps
Time: 5160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5165000 ps
Time: 5165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5165000 ps
Time: 5165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5170000 ps
Time: 5170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5170000 ps
Time: 5170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5175000 ps
Time: 5175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5175000 ps
Time: 5175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5180000 ps
Time: 5180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5180000 ps
Time: 5180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5185000 ps
Time: 5185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5185000 ps
Time: 5185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5190000 ps
Time: 5190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5190000 ps
Time: 5190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5195000 ps
Time: 5195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5195000 ps
Time: 5195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5200000 ps
Time: 5200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5200000 ps
Time: 5200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5205000 ps
Time: 5205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5205000 ps
Time: 5205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5210000 ps
Time: 5210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5210000 ps
Time: 5210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5215000 ps
Time: 5215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5215000 ps
Time: 5215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5220000 ps
Time: 5220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5220000 ps
Time: 5220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5225000 ps
Time: 5225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5225000 ps
Time: 5225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5230000 ps
Time: 5230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5230000 ps
Time: 5230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5235000 ps
Time: 5235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5235000 ps
Time: 5235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5240000 ps
Time: 5240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5240000 ps
Time: 5240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5245000 ps
Time: 5245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5245000 ps
Time: 5245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5250000 ps
Time: 5250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5250000 ps
Time: 5250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5255000 ps
Time: 5255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5255000 ps
Time: 5255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5260000 ps
Time: 5260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5260000 ps
Time: 5260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5265000 ps
Time: 5265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5265000 ps
Time: 5265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5270000 ps
Time: 5270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5270000 ps
Time: 5270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5275000 ps
Time: 5275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5275000 ps
Time: 5275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5280000 ps
Time: 5280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5280000 ps
Time: 5280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5285000 ps
Time: 5285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5285000 ps
Time: 5285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5290000 ps
Time: 5290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5290000 ps
Time: 5290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5295000 ps
Time: 5295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5295000 ps
Time: 5295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5300000 ps
Time: 5300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5300000 ps
Time: 5300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5305000 ps
Time: 5305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5305000 ps
Time: 5305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5310000 ps
Time: 5310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5310000 ps
Time: 5310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5315000 ps
Time: 5315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5315000 ps
Time: 5315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5320000 ps
Time: 5320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5320000 ps
Time: 5320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5325000 ps
Time: 5325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5325000 ps
Time: 5325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5330000 ps
Time: 5330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5330000 ps
Time: 5330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5335000 ps
Time: 5335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5335000 ps
Time: 5335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5340000 ps
Time: 5340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5340000 ps
Time: 5340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5345000 ps
Time: 5345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5345000 ps
Time: 5345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5350000 ps
Time: 5350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5350000 ps
Time: 5350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5355000 ps
Time: 5355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5355000 ps
Time: 5355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5360000 ps
Time: 5360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5360000 ps
Time: 5360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5365000 ps
Time: 5365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5365000 ps
Time: 5365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5370000 ps
Time: 5370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5370000 ps
Time: 5370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5375000 ps
Time: 5375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5375000 ps
Time: 5375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5380000 ps
Time: 5380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5380000 ps
Time: 5380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5385000 ps
Time: 5385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5385000 ps
Time: 5385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5390000 ps
Time: 5390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5390000 ps
Time: 5390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5395000 ps
Time: 5395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5395000 ps
Time: 5395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5400000 ps
Time: 5400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5400000 ps
Time: 5400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5405000 ps
Time: 5405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5405000 ps
Time: 5405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5410000 ps
Time: 5410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5410000 ps
Time: 5410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5415000 ps
Time: 5415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5415000 ps
Time: 5415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5420000 ps
Time: 5420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5420000 ps
Time: 5420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5425000 ps
Time: 5425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5425000 ps
Time: 5425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5430000 ps
Time: 5430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5430000 ps
Time: 5430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5435000 ps
Time: 5435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5435000 ps
Time: 5435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5440000 ps
Time: 5440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5440000 ps
Time: 5440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5445000 ps
Time: 5445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5445000 ps
Time: 5445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5450000 ps
Time: 5450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5450000 ps
Time: 5450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5455000 ps
Time: 5455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5455000 ps
Time: 5455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5460000 ps
Time: 5460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5460000 ps
Time: 5460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5465000 ps
Time: 5465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5465000 ps
Time: 5465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5470000 ps
Time: 5470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5470000 ps
Time: 5470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5475000 ps
Time: 5475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5475000 ps
Time: 5475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5480000 ps
Time: 5480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5480000 ps
Time: 5480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5485000 ps
Time: 5485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5485000 ps
Time: 5485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5490000 ps
Time: 5490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5490000 ps
Time: 5490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5495000 ps
Time: 5495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5495000 ps
Time: 5495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5500000 ps
Time: 5500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5500000 ps
Time: 5500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5505000 ps
Time: 5505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5505000 ps
Time: 5505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5510000 ps
Time: 5510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5510000 ps
Time: 5510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5515000 ps
Time: 5515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5515000 ps
Time: 5515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5520000 ps
Time: 5520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5520000 ps
Time: 5520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5525000 ps
Time: 5525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5525000 ps
Time: 5525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5530000 ps
Time: 5530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5530000 ps
Time: 5530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5535000 ps
Time: 5535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5535000 ps
Time: 5535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5540000 ps
Time: 5540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5540000 ps
Time: 5540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5545000 ps
Time: 5545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5545000 ps
Time: 5545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5550000 ps
Time: 5550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5550000 ps
Time: 5550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5555000 ps
Time: 5555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5555000 ps
Time: 5555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5560000 ps
Time: 5560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5560000 ps
Time: 5560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5565000 ps
Time: 5565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5565000 ps
Time: 5565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5570000 ps
Time: 5570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5570000 ps
Time: 5570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5575000 ps
Time: 5575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5575000 ps
Time: 5575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5580000 ps
Time: 5580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5580000 ps
Time: 5580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5585000 ps
Time: 5585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5585000 ps
Time: 5585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5590000 ps
Time: 5590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5590000 ps
Time: 5590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5595000 ps
Time: 5595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5595000 ps
Time: 5595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5600000 ps
Time: 5600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5600000 ps
Time: 5600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5605000 ps
Time: 5605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5605000 ps
Time: 5605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5610000 ps
Time: 5610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5610000 ps
Time: 5610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5615000 ps
Time: 5615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5615000 ps
Time: 5615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5620000 ps
Time: 5620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5620000 ps
Time: 5620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5625000 ps
Time: 5625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5625000 ps
Time: 5625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5630000 ps
Time: 5630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5630000 ps
Time: 5630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5635000 ps
Time: 5635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5635000 ps
Time: 5635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5640000 ps
Time: 5640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5640000 ps
Time: 5640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5645000 ps
Time: 5645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5645000 ps
Time: 5645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5650000 ps
Time: 5650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5650000 ps
Time: 5650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5655000 ps
Time: 5655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5655000 ps
Time: 5655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5660000 ps
Time: 5660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5660000 ps
Time: 5660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5665000 ps
Time: 5665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5665000 ps
Time: 5665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5670000 ps
Time: 5670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5670000 ps
Time: 5670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5675000 ps
Time: 5675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5675000 ps
Time: 5675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5680000 ps
Time: 5680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5680000 ps
Time: 5680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5685000 ps
Time: 5685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5685000 ps
Time: 5685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5690000 ps
Time: 5690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5690000 ps
Time: 5690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5695000 ps
Time: 5695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5695000 ps
Time: 5695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5700000 ps
Time: 5700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5700000 ps
Time: 5700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5705000 ps
Time: 5705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5705000 ps
Time: 5705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5710000 ps
Time: 5710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5710000 ps
Time: 5710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5715000 ps
Time: 5715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5715000 ps
Time: 5715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5720000 ps
Time: 5720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5720000 ps
Time: 5720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5725000 ps
Time: 5725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5725000 ps
Time: 5725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5730000 ps
Time: 5730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5730000 ps
Time: 5730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5735000 ps
Time: 5735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5735000 ps
Time: 5735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5740000 ps
Time: 5740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5740000 ps
Time: 5740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5745000 ps
Time: 5745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5745000 ps
Time: 5745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5750000 ps
Time: 5750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5750000 ps
Time: 5750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5755000 ps
Time: 5755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5755000 ps
Time: 5755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5760000 ps
Time: 5760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5760000 ps
Time: 5760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5765000 ps
Time: 5765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5765000 ps
Time: 5765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5770000 ps
Time: 5770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5770000 ps
Time: 5770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5775000 ps
Time: 5775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5775000 ps
Time: 5775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5780000 ps
Time: 5780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5780000 ps
Time: 5780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5785000 ps
Time: 5785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5785000 ps
Time: 5785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5790000 ps
Time: 5790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5790000 ps
Time: 5790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5795000 ps
Time: 5795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5795000 ps
Time: 5795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5800000 ps
Time: 5800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5800000 ps
Time: 5800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5805000 ps
Time: 5805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5805000 ps
Time: 5805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5810000 ps
Time: 5810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5810000 ps
Time: 5810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5815000 ps
Time: 5815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5815000 ps
Time: 5815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5820000 ps
Time: 5820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5820000 ps
Time: 5820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5825000 ps
Time: 5825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5825000 ps
Time: 5825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5830000 ps
Time: 5830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5830000 ps
Time: 5830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5835000 ps
Time: 5835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5835000 ps
Time: 5835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5840000 ps
Time: 5840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5840000 ps
Time: 5840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5845000 ps
Time: 5845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5845000 ps
Time: 5845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5850000 ps
Time: 5850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5850000 ps
Time: 5850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5855000 ps
Time: 5855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5855000 ps
Time: 5855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5860000 ps
Time: 5860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5860000 ps
Time: 5860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5865000 ps
Time: 5865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5865000 ps
Time: 5865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5870000 ps
Time: 5870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5870000 ps
Time: 5870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5875000 ps
Time: 5875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5875000 ps
Time: 5875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5880000 ps
Time: 5880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5880000 ps
Time: 5880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5885000 ps
Time: 5885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5885000 ps
Time: 5885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5890000 ps
Time: 5890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5890000 ps
Time: 5890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5895000 ps
Time: 5895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5895000 ps
Time: 5895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5900000 ps
Time: 5900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5900000 ps
Time: 5900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5905000 ps
Time: 5905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5905000 ps
Time: 5905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5910000 ps
Time: 5910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5910000 ps
Time: 5910 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5915000 ps
Time: 5915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5915000 ps
Time: 5915 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5920000 ps
Time: 5920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5920000 ps
Time: 5920 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5925000 ps
Time: 5925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5925000 ps
Time: 5925 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5930000 ps
Time: 5930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5930000 ps
Time: 5930 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5935000 ps
Time: 5935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5935000 ps
Time: 5935 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5940000 ps
Time: 5940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5940000 ps
Time: 5940 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5945000 ps
Time: 5945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5945000 ps
Time: 5945 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5950000 ps
Time: 5950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5950000 ps
Time: 5950 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5955000 ps
Time: 5955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5955000 ps
Time: 5955 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5960000 ps
Time: 5960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5960000 ps
Time: 5960 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5965000 ps
Time: 5965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5965000 ps
Time: 5965 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5970000 ps
Time: 5970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5970000 ps
Time: 5970 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5975000 ps
Time: 5975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5975000 ps
Time: 5975 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5980000 ps
Time: 5980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5980000 ps
Time: 5980 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5985000 ps
Time: 5985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5985000 ps
Time: 5985 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5990000 ps
Time: 5990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5990000 ps
Time: 5990 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 5995000 ps
Time: 5995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 5995000 ps
Time: 5995 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6000000 ps
Time: 6 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6000000 ps
Time: 6 us  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6005000 ps
Time: 6005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6005000 ps
Time: 6005 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6010000 ps
Time: 6010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6010000 ps
Time: 6010 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6015000 ps
Time: 6015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6015000 ps
Time: 6015 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6020000 ps
Time: 6020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6020000 ps
Time: 6020 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6025000 ps
Time: 6025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6025000 ps
Time: 6025 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6030000 ps
Time: 6030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6030000 ps
Time: 6030 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6035000 ps
Time: 6035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6035000 ps
Time: 6035 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6040000 ps
Time: 6040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6040000 ps
Time: 6040 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6045000 ps
Time: 6045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6045000 ps
Time: 6045 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6050000 ps
Time: 6050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6050000 ps
Time: 6050 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6055000 ps
Time: 6055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6055000 ps
Time: 6055 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6060000 ps
Time: 6060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6060000 ps
Time: 6060 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6065000 ps
Time: 6065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6065000 ps
Time: 6065 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6070000 ps
Time: 6070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6070000 ps
Time: 6070 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6075000 ps
Time: 6075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6075000 ps
Time: 6075 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6080000 ps
Time: 6080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6080000 ps
Time: 6080 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6085000 ps
Time: 6085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6085000 ps
Time: 6085 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6090000 ps
Time: 6090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6090000 ps
Time: 6090 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6095000 ps
Time: 6095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6095000 ps
Time: 6095 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6100000 ps
Time: 6100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6100000 ps
Time: 6100 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6105000 ps
Time: 6105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6105000 ps
Time: 6105 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6110000 ps
Time: 6110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6110000 ps
Time: 6110 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6115000 ps
Time: 6115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6115000 ps
Time: 6115 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6120000 ps
Time: 6120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6120000 ps
Time: 6120 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6125000 ps
Time: 6125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6125000 ps
Time: 6125 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6130000 ps
Time: 6130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6130000 ps
Time: 6130 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6135000 ps
Time: 6135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6135000 ps
Time: 6135 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6140000 ps
Time: 6140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6140000 ps
Time: 6140 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6145000 ps
Time: 6145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6145000 ps
Time: 6145 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6150000 ps
Time: 6150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6150000 ps
Time: 6150 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6155000 ps
Time: 6155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6155000 ps
Time: 6155 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6160000 ps
Time: 6160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6160000 ps
Time: 6160 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6165000 ps
Time: 6165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6165000 ps
Time: 6165 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6170000 ps
Time: 6170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6170000 ps
Time: 6170 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6175000 ps
Time: 6175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6175000 ps
Time: 6175 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6180000 ps
Time: 6180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6180000 ps
Time: 6180 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6185000 ps
Time: 6185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6185000 ps
Time: 6185 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6190000 ps
Time: 6190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6190000 ps
Time: 6190 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6195000 ps
Time: 6195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6195000 ps
Time: 6195 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6200000 ps
Time: 6200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6200000 ps
Time: 6200 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6205000 ps
Time: 6205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6205000 ps
Time: 6205 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6210000 ps
Time: 6210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6210000 ps
Time: 6210 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6215000 ps
Time: 6215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6215000 ps
Time: 6215 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6220000 ps
Time: 6220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6220000 ps
Time: 6220 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6225000 ps
Time: 6225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6225000 ps
Time: 6225 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6230000 ps
Time: 6230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6230000 ps
Time: 6230 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6235000 ps
Time: 6235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6235000 ps
Time: 6235 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6240000 ps
Time: 6240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6240000 ps
Time: 6240 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6245000 ps
Time: 6245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6245000 ps
Time: 6245 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6250000 ps
Time: 6250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6250000 ps
Time: 6250 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6255000 ps
Time: 6255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6255000 ps
Time: 6255 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6260000 ps
Time: 6260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6260000 ps
Time: 6260 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6265000 ps
Time: 6265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6265000 ps
Time: 6265 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6270000 ps
Time: 6270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6270000 ps
Time: 6270 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6275000 ps
Time: 6275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6275000 ps
Time: 6275 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6280000 ps
Time: 6280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6280000 ps
Time: 6280 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6285000 ps
Time: 6285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6285000 ps
Time: 6285 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6290000 ps
Time: 6290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6290000 ps
Time: 6290 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6295000 ps
Time: 6295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6295000 ps
Time: 6295 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6300000 ps
Time: 6300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6300000 ps
Time: 6300 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6305000 ps
Time: 6305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6305000 ps
Time: 6305 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6310000 ps
Time: 6310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6310000 ps
Time: 6310 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6315000 ps
Time: 6315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6315000 ps
Time: 6315 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6320000 ps
Time: 6320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6320000 ps
Time: 6320 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6325000 ps
Time: 6325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6325000 ps
Time: 6325 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6330000 ps
Time: 6330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6330000 ps
Time: 6330 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6335000 ps
Time: 6335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6335000 ps
Time: 6335 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6340000 ps
Time: 6340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6340000 ps
Time: 6340 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6345000 ps
Time: 6345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6345000 ps
Time: 6345 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6350000 ps
Time: 6350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6350000 ps
Time: 6350 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6355000 ps
Time: 6355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6355000 ps
Time: 6355 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6360000 ps
Time: 6360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6360000 ps
Time: 6360 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6365000 ps
Time: 6365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6365000 ps
Time: 6365 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6370000 ps
Time: 6370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6370000 ps
Time: 6370 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6375000 ps
Time: 6375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6375000 ps
Time: 6375 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6380000 ps
Time: 6380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6380000 ps
Time: 6380 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6385000 ps
Time: 6385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6385000 ps
Time: 6385 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6390000 ps
Time: 6390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6390000 ps
Time: 6390 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6395000 ps
Time: 6395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6395000 ps
Time: 6395 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6400000 ps
Time: 6400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6400000 ps
Time: 6400 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6405000 ps
Time: 6405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6405000 ps
Time: 6405 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6410000 ps
Time: 6410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6410000 ps
Time: 6410 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6415000 ps
Time: 6415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6415000 ps
Time: 6415 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6420000 ps
Time: 6420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6420000 ps
Time: 6420 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6425000 ps
Time: 6425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6425000 ps
Time: 6425 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6430000 ps
Time: 6430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6430000 ps
Time: 6430 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6435000 ps
Time: 6435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6435000 ps
Time: 6435 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6440000 ps
Time: 6440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6440000 ps
Time: 6440 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6445000 ps
Time: 6445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6445000 ps
Time: 6445 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6450000 ps
Time: 6450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6450000 ps
Time: 6450 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6455000 ps
Time: 6455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6455000 ps
Time: 6455 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6460000 ps
Time: 6460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6460000 ps
Time: 6460 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6465000 ps
Time: 6465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6465000 ps
Time: 6465 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6470000 ps
Time: 6470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6470000 ps
Time: 6470 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6475000 ps
Time: 6475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6475000 ps
Time: 6475 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6480000 ps
Time: 6480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6480000 ps
Time: 6480 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6485000 ps
Time: 6485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6485000 ps
Time: 6485 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6490000 ps
Time: 6490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6490000 ps
Time: 6490 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6495000 ps
Time: 6495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6495000 ps
Time: 6495 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6500000 ps
Time: 6500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6500000 ps
Time: 6500 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6505000 ps
Time: 6505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6505000 ps
Time: 6505 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6510000 ps
Time: 6510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6510000 ps
Time: 6510 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6515000 ps
Time: 6515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6515000 ps
Time: 6515 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6520000 ps
Time: 6520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6520000 ps
Time: 6520 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6525000 ps
Time: 6525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6525000 ps
Time: 6525 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6530000 ps
Time: 6530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6530000 ps
Time: 6530 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6535000 ps
Time: 6535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6535000 ps
Time: 6535 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6540000 ps
Time: 6540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6540000 ps
Time: 6540 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6545000 ps
Time: 6545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6545000 ps
Time: 6545 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6550000 ps
Time: 6550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6550000 ps
Time: 6550 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6555000 ps
Time: 6555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6555000 ps
Time: 6555 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6560000 ps
Time: 6560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6560000 ps
Time: 6560 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6565000 ps
Time: 6565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6565000 ps
Time: 6565 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6570000 ps
Time: 6570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6570000 ps
Time: 6570 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6575000 ps
Time: 6575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6575000 ps
Time: 6575 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6580000 ps
Time: 6580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6580000 ps
Time: 6580 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6585000 ps
Time: 6585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6585000 ps
Time: 6585 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6590000 ps
Time: 6590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6590000 ps
Time: 6590 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6595000 ps
Time: 6595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6595000 ps
Time: 6595 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6600000 ps
Time: 6600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6600000 ps
Time: 6600 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6605000 ps
Time: 6605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6605000 ps
Time: 6605 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6610000 ps
Time: 6610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6610000 ps
Time: 6610 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6615000 ps
Time: 6615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6615000 ps
Time: 6615 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6620000 ps
Time: 6620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6620000 ps
Time: 6620 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6625000 ps
Time: 6625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6625000 ps
Time: 6625 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6630000 ps
Time: 6630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6630000 ps
Time: 6630 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6635000 ps
Time: 6635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6635000 ps
Time: 6635 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6640000 ps
Time: 6640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6640000 ps
Time: 6640 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6645000 ps
Time: 6645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6645000 ps
Time: 6645 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6650000 ps
Time: 6650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6650000 ps
Time: 6650 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6655000 ps
Time: 6655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6655000 ps
Time: 6655 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6660000 ps
Time: 6660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6660000 ps
Time: 6660 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6665000 ps
Time: 6665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6665000 ps
Time: 6665 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6670000 ps
Time: 6670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6670000 ps
Time: 6670 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6675000 ps
Time: 6675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6675000 ps
Time: 6675 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6680000 ps
Time: 6680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6680000 ps
Time: 6680 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6685000 ps
Time: 6685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6685000 ps
Time: 6685 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6690000 ps
Time: 6690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6690000 ps
Time: 6690 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6695000 ps
Time: 6695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6695000 ps
Time: 6695 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6700000 ps
Time: 6700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6700000 ps
Time: 6700 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6705000 ps
Time: 6705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6705000 ps
Time: 6705 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6710000 ps
Time: 6710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6710000 ps
Time: 6710 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6715000 ps
Time: 6715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6715000 ps
Time: 6715 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6720000 ps
Time: 6720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6720000 ps
Time: 6720 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6725000 ps
Time: 6725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6725000 ps
Time: 6725 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6730000 ps
Time: 6730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6730000 ps
Time: 6730 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6735000 ps
Time: 6735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6735000 ps
Time: 6735 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6740000 ps
Time: 6740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6740000 ps
Time: 6740 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6745000 ps
Time: 6745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6745000 ps
Time: 6745 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6750000 ps
Time: 6750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6750000 ps
Time: 6750 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6755000 ps
Time: 6755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6755000 ps
Time: 6755 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6760000 ps
Time: 6760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6760000 ps
Time: 6760 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6765000 ps
Time: 6765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6765000 ps
Time: 6765 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6770000 ps
Time: 6770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6770000 ps
Time: 6770 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6775000 ps
Time: 6775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6775000 ps
Time: 6775 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6780000 ps
Time: 6780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6780000 ps
Time: 6780 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6785000 ps
Time: 6785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6785000 ps
Time: 6785 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6790000 ps
Time: 6790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6790000 ps
Time: 6790 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6795000 ps
Time: 6795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6795000 ps
Time: 6795 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6800000 ps
Time: 6800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6800000 ps
Time: 6800 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6805000 ps
Time: 6805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6805000 ps
Time: 6805 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6810000 ps
Time: 6810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6810000 ps
Time: 6810 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6815000 ps
Time: 6815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6815000 ps
Time: 6815 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6820000 ps
Time: 6820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6820000 ps
Time: 6820 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6825000 ps
Time: 6825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6825000 ps
Time: 6825 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6830000 ps
Time: 6830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6830000 ps
Time: 6830 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6835000 ps
Time: 6835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6835000 ps
Time: 6835 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6840000 ps
Time: 6840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6840000 ps
Time: 6840 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6845000 ps
Time: 6845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6845000 ps
Time: 6845 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6850000 ps
Time: 6850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6850000 ps
Time: 6850 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6855000 ps
Time: 6855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6855000 ps
Time: 6855 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6860000 ps
Time: 6860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6860000 ps
Time: 6860 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6865000 ps
Time: 6865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6865000 ps
Time: 6865 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6870000 ps
Time: 6870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6870000 ps
Time: 6870 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6875000 ps
Time: 6875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6875000 ps
Time: 6875 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6880000 ps
Time: 6880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6880000 ps
Time: 6880 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6885000 ps
Time: 6885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6885000 ps
Time: 6885 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6890000 ps
Time: 6890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6890000 ps
Time: 6890 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6895000 ps
Time: 6895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6895000 ps
Time: 6895 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6900000 ps
Time: 6900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6900000 ps
Time: 6900 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_error_*> @ 6905000 ps
Time: 6905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
Error: Signal mismatch in <s_OK_*> @ 6905000 ps
Time: 6905 ns  Iteration: 1  Process: /tb_gen_check/assert_process  File: /home/simbu448/Documents/vivado/aurora_64b66b-vhdl-sim/aurora_1_lanes/tb_gen_check.vhd
