-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Mon Mar 31 17:10:58 2025
-- Host        : MUGEN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ parser_proportional_control_0_0_sim_netlist.vhdl
-- Design      : parser_proportional_control_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proportional_controller_pwm is
  port (
    pwm_pan : out STD_LOGIC;
    pwm_tilt : out STD_LOGIC;
    position : in STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    coord_valid : in STD_LOGIC;
    rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proportional_controller_pwm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proportional_controller_pwm is
  signal p_0_in : STD_LOGIC;
  signal pan_pulse_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal product_x_i_100_n_0 : STD_LOGIC;
  signal product_x_i_101_n_0 : STD_LOGIC;
  signal product_x_i_102_n_0 : STD_LOGIC;
  signal product_x_i_103_n_0 : STD_LOGIC;
  signal product_x_i_104_n_0 : STD_LOGIC;
  signal product_x_i_105_n_0 : STD_LOGIC;
  signal product_x_i_106_n_0 : STD_LOGIC;
  signal product_x_i_107_n_0 : STD_LOGIC;
  signal product_x_i_108_n_0 : STD_LOGIC;
  signal product_x_i_109_n_0 : STD_LOGIC;
  signal product_x_i_10_n_0 : STD_LOGIC;
  signal product_x_i_110_n_0 : STD_LOGIC;
  signal product_x_i_111_n_0 : STD_LOGIC;
  signal product_x_i_112_n_0 : STD_LOGIC;
  signal product_x_i_113_n_0 : STD_LOGIC;
  signal product_x_i_114_n_0 : STD_LOGIC;
  signal product_x_i_115_n_0 : STD_LOGIC;
  signal product_x_i_116_n_0 : STD_LOGIC;
  signal product_x_i_117_n_0 : STD_LOGIC;
  signal product_x_i_118_n_0 : STD_LOGIC;
  signal product_x_i_119_n_0 : STD_LOGIC;
  signal product_x_i_11_n_0 : STD_LOGIC;
  signal product_x_i_120_n_0 : STD_LOGIC;
  signal product_x_i_121_n_0 : STD_LOGIC;
  signal product_x_i_122_n_0 : STD_LOGIC;
  signal product_x_i_123_n_0 : STD_LOGIC;
  signal product_x_i_124_n_0 : STD_LOGIC;
  signal product_x_i_125_n_0 : STD_LOGIC;
  signal product_x_i_126_n_0 : STD_LOGIC;
  signal product_x_i_127_n_0 : STD_LOGIC;
  signal product_x_i_128_n_0 : STD_LOGIC;
  signal product_x_i_129_n_0 : STD_LOGIC;
  signal product_x_i_12_n_0 : STD_LOGIC;
  signal product_x_i_130_n_0 : STD_LOGIC;
  signal product_x_i_131_n_0 : STD_LOGIC;
  signal product_x_i_132_n_0 : STD_LOGIC;
  signal product_x_i_133_n_0 : STD_LOGIC;
  signal product_x_i_134_n_0 : STD_LOGIC;
  signal product_x_i_135_n_0 : STD_LOGIC;
  signal product_x_i_136_n_0 : STD_LOGIC;
  signal product_x_i_137_n_0 : STD_LOGIC;
  signal product_x_i_138_n_0 : STD_LOGIC;
  signal product_x_i_139_n_0 : STD_LOGIC;
  signal product_x_i_13_n_0 : STD_LOGIC;
  signal product_x_i_140_n_0 : STD_LOGIC;
  signal product_x_i_141_n_0 : STD_LOGIC;
  signal product_x_i_142_n_0 : STD_LOGIC;
  signal product_x_i_143_n_0 : STD_LOGIC;
  signal product_x_i_144_n_0 : STD_LOGIC;
  signal product_x_i_145_n_0 : STD_LOGIC;
  signal product_x_i_146_n_0 : STD_LOGIC;
  signal product_x_i_147_n_0 : STD_LOGIC;
  signal product_x_i_148_n_0 : STD_LOGIC;
  signal product_x_i_149_n_0 : STD_LOGIC;
  signal product_x_i_14_n_0 : STD_LOGIC;
  signal product_x_i_150_n_0 : STD_LOGIC;
  signal product_x_i_151_n_0 : STD_LOGIC;
  signal product_x_i_152_n_0 : STD_LOGIC;
  signal product_x_i_153_n_0 : STD_LOGIC;
  signal product_x_i_154_n_0 : STD_LOGIC;
  signal product_x_i_155_n_0 : STD_LOGIC;
  signal product_x_i_156_n_0 : STD_LOGIC;
  signal product_x_i_157_n_0 : STD_LOGIC;
  signal product_x_i_158_n_0 : STD_LOGIC;
  signal product_x_i_159_n_0 : STD_LOGIC;
  signal product_x_i_15_n_0 : STD_LOGIC;
  signal product_x_i_160_n_0 : STD_LOGIC;
  signal product_x_i_161_n_0 : STD_LOGIC;
  signal product_x_i_162_n_0 : STD_LOGIC;
  signal product_x_i_163_n_0 : STD_LOGIC;
  signal product_x_i_164_n_0 : STD_LOGIC;
  signal product_x_i_165_n_0 : STD_LOGIC;
  signal product_x_i_166_n_0 : STD_LOGIC;
  signal product_x_i_167_n_0 : STD_LOGIC;
  signal product_x_i_168_n_0 : STD_LOGIC;
  signal product_x_i_169_n_0 : STD_LOGIC;
  signal product_x_i_16_n_0 : STD_LOGIC;
  signal product_x_i_170_n_0 : STD_LOGIC;
  signal product_x_i_171_n_0 : STD_LOGIC;
  signal product_x_i_172_n_0 : STD_LOGIC;
  signal product_x_i_173_n_0 : STD_LOGIC;
  signal product_x_i_174_n_0 : STD_LOGIC;
  signal product_x_i_175_n_0 : STD_LOGIC;
  signal product_x_i_176_n_0 : STD_LOGIC;
  signal product_x_i_177_n_0 : STD_LOGIC;
  signal product_x_i_178_n_0 : STD_LOGIC;
  signal product_x_i_179_n_0 : STD_LOGIC;
  signal product_x_i_17_n_0 : STD_LOGIC;
  signal product_x_i_180_n_0 : STD_LOGIC;
  signal product_x_i_181_n_0 : STD_LOGIC;
  signal product_x_i_182_n_0 : STD_LOGIC;
  signal product_x_i_183_n_0 : STD_LOGIC;
  signal product_x_i_184_n_0 : STD_LOGIC;
  signal product_x_i_185_n_0 : STD_LOGIC;
  signal product_x_i_186_n_0 : STD_LOGIC;
  signal product_x_i_187_n_0 : STD_LOGIC;
  signal product_x_i_188_n_0 : STD_LOGIC;
  signal product_x_i_189_n_0 : STD_LOGIC;
  signal product_x_i_18_n_0 : STD_LOGIC;
  signal product_x_i_190_n_0 : STD_LOGIC;
  signal product_x_i_191_n_0 : STD_LOGIC;
  signal product_x_i_192_n_0 : STD_LOGIC;
  signal product_x_i_193_n_0 : STD_LOGIC;
  signal product_x_i_194_n_0 : STD_LOGIC;
  signal product_x_i_195_n_0 : STD_LOGIC;
  signal product_x_i_196_n_0 : STD_LOGIC;
  signal product_x_i_197_n_0 : STD_LOGIC;
  signal product_x_i_198_n_0 : STD_LOGIC;
  signal product_x_i_199_n_0 : STD_LOGIC;
  signal product_x_i_19_n_0 : STD_LOGIC;
  signal product_x_i_1_n_0 : STD_LOGIC;
  signal product_x_i_200_n_0 : STD_LOGIC;
  signal product_x_i_201_n_0 : STD_LOGIC;
  signal product_x_i_202_n_0 : STD_LOGIC;
  signal product_x_i_203_n_0 : STD_LOGIC;
  signal product_x_i_204_n_0 : STD_LOGIC;
  signal product_x_i_205_n_0 : STD_LOGIC;
  signal product_x_i_206_n_0 : STD_LOGIC;
  signal product_x_i_207_n_0 : STD_LOGIC;
  signal product_x_i_208_n_0 : STD_LOGIC;
  signal product_x_i_209_n_0 : STD_LOGIC;
  signal product_x_i_20_n_0 : STD_LOGIC;
  signal product_x_i_210_n_0 : STD_LOGIC;
  signal product_x_i_211_n_0 : STD_LOGIC;
  signal product_x_i_212_n_0 : STD_LOGIC;
  signal product_x_i_213_n_0 : STD_LOGIC;
  signal product_x_i_214_n_0 : STD_LOGIC;
  signal product_x_i_215_n_0 : STD_LOGIC;
  signal product_x_i_216_n_0 : STD_LOGIC;
  signal product_x_i_217_n_0 : STD_LOGIC;
  signal product_x_i_218_n_0 : STD_LOGIC;
  signal product_x_i_219_n_0 : STD_LOGIC;
  signal product_x_i_21_n_0 : STD_LOGIC;
  signal product_x_i_220_n_0 : STD_LOGIC;
  signal product_x_i_221_n_0 : STD_LOGIC;
  signal product_x_i_222_n_0 : STD_LOGIC;
  signal product_x_i_223_n_0 : STD_LOGIC;
  signal product_x_i_224_n_0 : STD_LOGIC;
  signal product_x_i_225_n_0 : STD_LOGIC;
  signal product_x_i_226_n_0 : STD_LOGIC;
  signal product_x_i_227_n_0 : STD_LOGIC;
  signal product_x_i_228_n_0 : STD_LOGIC;
  signal product_x_i_229_n_0 : STD_LOGIC;
  signal product_x_i_22_n_0 : STD_LOGIC;
  signal product_x_i_230_n_0 : STD_LOGIC;
  signal product_x_i_231_n_0 : STD_LOGIC;
  signal product_x_i_232_n_0 : STD_LOGIC;
  signal product_x_i_233_n_0 : STD_LOGIC;
  signal product_x_i_234_n_0 : STD_LOGIC;
  signal product_x_i_235_n_0 : STD_LOGIC;
  signal product_x_i_236_n_0 : STD_LOGIC;
  signal product_x_i_237_n_0 : STD_LOGIC;
  signal product_x_i_238_n_0 : STD_LOGIC;
  signal product_x_i_239_n_0 : STD_LOGIC;
  signal product_x_i_23_n_0 : STD_LOGIC;
  signal product_x_i_240_n_0 : STD_LOGIC;
  signal product_x_i_241_n_0 : STD_LOGIC;
  signal product_x_i_242_n_0 : STD_LOGIC;
  signal product_x_i_243_n_0 : STD_LOGIC;
  signal product_x_i_244_n_0 : STD_LOGIC;
  signal product_x_i_245_n_0 : STD_LOGIC;
  signal product_x_i_246_n_0 : STD_LOGIC;
  signal product_x_i_247_n_0 : STD_LOGIC;
  signal product_x_i_248_n_0 : STD_LOGIC;
  signal product_x_i_249_n_0 : STD_LOGIC;
  signal product_x_i_24_n_0 : STD_LOGIC;
  signal product_x_i_250_n_0 : STD_LOGIC;
  signal product_x_i_251_n_0 : STD_LOGIC;
  signal product_x_i_252_n_0 : STD_LOGIC;
  signal product_x_i_253_n_0 : STD_LOGIC;
  signal product_x_i_254_n_0 : STD_LOGIC;
  signal product_x_i_255_n_0 : STD_LOGIC;
  signal product_x_i_256_n_0 : STD_LOGIC;
  signal product_x_i_257_n_0 : STD_LOGIC;
  signal product_x_i_258_n_0 : STD_LOGIC;
  signal product_x_i_259_n_0 : STD_LOGIC;
  signal product_x_i_25_n_0 : STD_LOGIC;
  signal product_x_i_260_n_0 : STD_LOGIC;
  signal product_x_i_261_n_0 : STD_LOGIC;
  signal product_x_i_262_n_0 : STD_LOGIC;
  signal product_x_i_263_n_0 : STD_LOGIC;
  signal product_x_i_264_n_0 : STD_LOGIC;
  signal product_x_i_265_n_0 : STD_LOGIC;
  signal product_x_i_266_n_0 : STD_LOGIC;
  signal product_x_i_267_n_0 : STD_LOGIC;
  signal product_x_i_268_n_0 : STD_LOGIC;
  signal product_x_i_269_n_0 : STD_LOGIC;
  signal product_x_i_26_n_0 : STD_LOGIC;
  signal product_x_i_270_n_0 : STD_LOGIC;
  signal product_x_i_271_n_0 : STD_LOGIC;
  signal product_x_i_272_n_0 : STD_LOGIC;
  signal product_x_i_273_n_0 : STD_LOGIC;
  signal product_x_i_274_n_0 : STD_LOGIC;
  signal product_x_i_275_n_0 : STD_LOGIC;
  signal product_x_i_276_n_0 : STD_LOGIC;
  signal product_x_i_277_n_0 : STD_LOGIC;
  signal product_x_i_278_n_0 : STD_LOGIC;
  signal product_x_i_279_n_0 : STD_LOGIC;
  signal product_x_i_27_n_0 : STD_LOGIC;
  signal product_x_i_280_n_0 : STD_LOGIC;
  signal product_x_i_281_n_0 : STD_LOGIC;
  signal product_x_i_282_n_0 : STD_LOGIC;
  signal product_x_i_283_n_0 : STD_LOGIC;
  signal product_x_i_284_n_0 : STD_LOGIC;
  signal product_x_i_285_n_0 : STD_LOGIC;
  signal product_x_i_286_n_0 : STD_LOGIC;
  signal product_x_i_287_n_0 : STD_LOGIC;
  signal product_x_i_288_n_0 : STD_LOGIC;
  signal product_x_i_289_n_0 : STD_LOGIC;
  signal product_x_i_28_n_0 : STD_LOGIC;
  signal product_x_i_290_n_0 : STD_LOGIC;
  signal product_x_i_291_n_0 : STD_LOGIC;
  signal product_x_i_292_n_0 : STD_LOGIC;
  signal product_x_i_293_n_0 : STD_LOGIC;
  signal product_x_i_294_n_0 : STD_LOGIC;
  signal product_x_i_295_n_0 : STD_LOGIC;
  signal product_x_i_296_n_0 : STD_LOGIC;
  signal product_x_i_297_n_0 : STD_LOGIC;
  signal product_x_i_298_n_0 : STD_LOGIC;
  signal product_x_i_299_n_0 : STD_LOGIC;
  signal product_x_i_29_n_0 : STD_LOGIC;
  signal product_x_i_2_n_0 : STD_LOGIC;
  signal product_x_i_300_n_0 : STD_LOGIC;
  signal product_x_i_301_n_0 : STD_LOGIC;
  signal product_x_i_302_n_0 : STD_LOGIC;
  signal product_x_i_303_n_0 : STD_LOGIC;
  signal product_x_i_304_n_0 : STD_LOGIC;
  signal product_x_i_305_n_0 : STD_LOGIC;
  signal product_x_i_306_n_0 : STD_LOGIC;
  signal product_x_i_307_n_0 : STD_LOGIC;
  signal product_x_i_308_n_0 : STD_LOGIC;
  signal product_x_i_309_n_0 : STD_LOGIC;
  signal product_x_i_30_n_0 : STD_LOGIC;
  signal product_x_i_310_n_0 : STD_LOGIC;
  signal product_x_i_311_n_0 : STD_LOGIC;
  signal product_x_i_312_n_0 : STD_LOGIC;
  signal product_x_i_313_n_0 : STD_LOGIC;
  signal product_x_i_314_n_0 : STD_LOGIC;
  signal product_x_i_315_n_0 : STD_LOGIC;
  signal product_x_i_316_n_0 : STD_LOGIC;
  signal product_x_i_317_n_0 : STD_LOGIC;
  signal product_x_i_318_n_0 : STD_LOGIC;
  signal product_x_i_319_n_0 : STD_LOGIC;
  signal product_x_i_31_n_0 : STD_LOGIC;
  signal product_x_i_320_n_0 : STD_LOGIC;
  signal product_x_i_321_n_0 : STD_LOGIC;
  signal product_x_i_322_n_0 : STD_LOGIC;
  signal product_x_i_323_n_0 : STD_LOGIC;
  signal product_x_i_324_n_0 : STD_LOGIC;
  signal product_x_i_325_n_0 : STD_LOGIC;
  signal product_x_i_326_n_0 : STD_LOGIC;
  signal product_x_i_327_n_0 : STD_LOGIC;
  signal product_x_i_328_n_0 : STD_LOGIC;
  signal product_x_i_329_n_0 : STD_LOGIC;
  signal product_x_i_32_n_0 : STD_LOGIC;
  signal product_x_i_330_n_0 : STD_LOGIC;
  signal product_x_i_331_n_0 : STD_LOGIC;
  signal product_x_i_332_n_0 : STD_LOGIC;
  signal product_x_i_333_n_0 : STD_LOGIC;
  signal product_x_i_334_n_0 : STD_LOGIC;
  signal product_x_i_335_n_0 : STD_LOGIC;
  signal product_x_i_336_n_0 : STD_LOGIC;
  signal product_x_i_337_n_0 : STD_LOGIC;
  signal product_x_i_338_n_0 : STD_LOGIC;
  signal product_x_i_339_n_0 : STD_LOGIC;
  signal product_x_i_33_n_0 : STD_LOGIC;
  signal product_x_i_340_n_0 : STD_LOGIC;
  signal product_x_i_341_n_0 : STD_LOGIC;
  signal product_x_i_342_n_0 : STD_LOGIC;
  signal product_x_i_343_n_0 : STD_LOGIC;
  signal product_x_i_344_n_0 : STD_LOGIC;
  signal product_x_i_345_n_0 : STD_LOGIC;
  signal product_x_i_346_n_0 : STD_LOGIC;
  signal product_x_i_347_n_0 : STD_LOGIC;
  signal product_x_i_348_n_0 : STD_LOGIC;
  signal product_x_i_349_n_0 : STD_LOGIC;
  signal product_x_i_34_n_0 : STD_LOGIC;
  signal product_x_i_350_n_0 : STD_LOGIC;
  signal product_x_i_351_n_0 : STD_LOGIC;
  signal product_x_i_352_n_0 : STD_LOGIC;
  signal product_x_i_353_n_0 : STD_LOGIC;
  signal product_x_i_354_n_0 : STD_LOGIC;
  signal product_x_i_355_n_0 : STD_LOGIC;
  signal product_x_i_356_n_0 : STD_LOGIC;
  signal product_x_i_357_n_0 : STD_LOGIC;
  signal product_x_i_358_n_0 : STD_LOGIC;
  signal product_x_i_359_n_0 : STD_LOGIC;
  signal product_x_i_35_n_0 : STD_LOGIC;
  signal product_x_i_360_n_0 : STD_LOGIC;
  signal product_x_i_361_n_0 : STD_LOGIC;
  signal product_x_i_362_n_0 : STD_LOGIC;
  signal product_x_i_363_n_0 : STD_LOGIC;
  signal product_x_i_364_n_0 : STD_LOGIC;
  signal product_x_i_365_n_0 : STD_LOGIC;
  signal product_x_i_366_n_0 : STD_LOGIC;
  signal product_x_i_367_n_0 : STD_LOGIC;
  signal product_x_i_368_n_0 : STD_LOGIC;
  signal product_x_i_369_n_0 : STD_LOGIC;
  signal product_x_i_36_n_0 : STD_LOGIC;
  signal product_x_i_370_n_0 : STD_LOGIC;
  signal product_x_i_371_n_0 : STD_LOGIC;
  signal product_x_i_372_n_0 : STD_LOGIC;
  signal product_x_i_373_n_0 : STD_LOGIC;
  signal product_x_i_374_n_0 : STD_LOGIC;
  signal product_x_i_375_n_0 : STD_LOGIC;
  signal product_x_i_376_n_0 : STD_LOGIC;
  signal product_x_i_377_n_0 : STD_LOGIC;
  signal product_x_i_378_n_0 : STD_LOGIC;
  signal product_x_i_379_n_0 : STD_LOGIC;
  signal product_x_i_37_n_0 : STD_LOGIC;
  signal product_x_i_380_n_0 : STD_LOGIC;
  signal product_x_i_381_n_0 : STD_LOGIC;
  signal product_x_i_382_n_0 : STD_LOGIC;
  signal product_x_i_383_n_0 : STD_LOGIC;
  signal product_x_i_384_n_0 : STD_LOGIC;
  signal product_x_i_385_n_0 : STD_LOGIC;
  signal product_x_i_386_n_0 : STD_LOGIC;
  signal product_x_i_387_n_0 : STD_LOGIC;
  signal product_x_i_388_n_0 : STD_LOGIC;
  signal product_x_i_389_n_0 : STD_LOGIC;
  signal product_x_i_38_n_0 : STD_LOGIC;
  signal product_x_i_390_n_0 : STD_LOGIC;
  signal product_x_i_391_n_0 : STD_LOGIC;
  signal product_x_i_392_n_0 : STD_LOGIC;
  signal product_x_i_393_n_0 : STD_LOGIC;
  signal product_x_i_394_n_0 : STD_LOGIC;
  signal product_x_i_395_n_0 : STD_LOGIC;
  signal product_x_i_396_n_0 : STD_LOGIC;
  signal product_x_i_397_n_0 : STD_LOGIC;
  signal product_x_i_398_n_0 : STD_LOGIC;
  signal product_x_i_399_n_0 : STD_LOGIC;
  signal product_x_i_39_n_0 : STD_LOGIC;
  signal product_x_i_3_n_0 : STD_LOGIC;
  signal product_x_i_400_n_0 : STD_LOGIC;
  signal product_x_i_401_n_0 : STD_LOGIC;
  signal product_x_i_402_n_0 : STD_LOGIC;
  signal product_x_i_403_n_0 : STD_LOGIC;
  signal product_x_i_404_n_0 : STD_LOGIC;
  signal product_x_i_405_n_0 : STD_LOGIC;
  signal product_x_i_406_n_0 : STD_LOGIC;
  signal product_x_i_407_n_0 : STD_LOGIC;
  signal product_x_i_408_n_0 : STD_LOGIC;
  signal product_x_i_409_n_0 : STD_LOGIC;
  signal product_x_i_40_n_0 : STD_LOGIC;
  signal product_x_i_410_n_0 : STD_LOGIC;
  signal product_x_i_411_n_0 : STD_LOGIC;
  signal product_x_i_412_n_0 : STD_LOGIC;
  signal product_x_i_413_n_0 : STD_LOGIC;
  signal product_x_i_414_n_0 : STD_LOGIC;
  signal product_x_i_415_n_0 : STD_LOGIC;
  signal product_x_i_416_n_0 : STD_LOGIC;
  signal product_x_i_417_n_0 : STD_LOGIC;
  signal product_x_i_418_n_0 : STD_LOGIC;
  signal product_x_i_419_n_0 : STD_LOGIC;
  signal product_x_i_41_n_0 : STD_LOGIC;
  signal product_x_i_420_n_0 : STD_LOGIC;
  signal product_x_i_421_n_0 : STD_LOGIC;
  signal product_x_i_422_n_0 : STD_LOGIC;
  signal product_x_i_423_n_0 : STD_LOGIC;
  signal product_x_i_424_n_0 : STD_LOGIC;
  signal product_x_i_425_n_0 : STD_LOGIC;
  signal product_x_i_426_n_0 : STD_LOGIC;
  signal product_x_i_427_n_0 : STD_LOGIC;
  signal product_x_i_428_n_0 : STD_LOGIC;
  signal product_x_i_429_n_0 : STD_LOGIC;
  signal product_x_i_42_n_0 : STD_LOGIC;
  signal product_x_i_430_n_0 : STD_LOGIC;
  signal product_x_i_431_n_0 : STD_LOGIC;
  signal product_x_i_432_n_0 : STD_LOGIC;
  signal product_x_i_433_n_0 : STD_LOGIC;
  signal product_x_i_434_n_0 : STD_LOGIC;
  signal product_x_i_435_n_0 : STD_LOGIC;
  signal product_x_i_436_n_0 : STD_LOGIC;
  signal product_x_i_437_n_0 : STD_LOGIC;
  signal product_x_i_438_n_0 : STD_LOGIC;
  signal product_x_i_439_n_0 : STD_LOGIC;
  signal product_x_i_43_n_0 : STD_LOGIC;
  signal product_x_i_440_n_0 : STD_LOGIC;
  signal product_x_i_441_n_0 : STD_LOGIC;
  signal product_x_i_442_n_0 : STD_LOGIC;
  signal product_x_i_443_n_0 : STD_LOGIC;
  signal product_x_i_444_n_0 : STD_LOGIC;
  signal product_x_i_44_n_0 : STD_LOGIC;
  signal product_x_i_45_n_0 : STD_LOGIC;
  signal product_x_i_46_n_0 : STD_LOGIC;
  signal product_x_i_47_n_0 : STD_LOGIC;
  signal product_x_i_48_n_0 : STD_LOGIC;
  signal product_x_i_49_n_0 : STD_LOGIC;
  signal product_x_i_4_n_0 : STD_LOGIC;
  signal product_x_i_50_n_0 : STD_LOGIC;
  signal product_x_i_51_n_0 : STD_LOGIC;
  signal product_x_i_52_n_0 : STD_LOGIC;
  signal product_x_i_53_n_0 : STD_LOGIC;
  signal product_x_i_54_n_0 : STD_LOGIC;
  signal product_x_i_55_n_0 : STD_LOGIC;
  signal product_x_i_56_n_0 : STD_LOGIC;
  signal product_x_i_57_n_0 : STD_LOGIC;
  signal product_x_i_58_n_0 : STD_LOGIC;
  signal product_x_i_59_n_0 : STD_LOGIC;
  signal product_x_i_5_n_0 : STD_LOGIC;
  signal product_x_i_60_n_0 : STD_LOGIC;
  signal product_x_i_61_n_0 : STD_LOGIC;
  signal product_x_i_62_n_0 : STD_LOGIC;
  signal product_x_i_63_n_0 : STD_LOGIC;
  signal product_x_i_64_n_0 : STD_LOGIC;
  signal product_x_i_65_n_0 : STD_LOGIC;
  signal product_x_i_66_n_0 : STD_LOGIC;
  signal product_x_i_67_n_0 : STD_LOGIC;
  signal product_x_i_68_n_0 : STD_LOGIC;
  signal product_x_i_69_n_0 : STD_LOGIC;
  signal product_x_i_6_n_0 : STD_LOGIC;
  signal product_x_i_70_n_0 : STD_LOGIC;
  signal product_x_i_71_n_0 : STD_LOGIC;
  signal product_x_i_72_n_0 : STD_LOGIC;
  signal product_x_i_73_n_0 : STD_LOGIC;
  signal product_x_i_74_n_0 : STD_LOGIC;
  signal product_x_i_75_n_0 : STD_LOGIC;
  signal product_x_i_76_n_0 : STD_LOGIC;
  signal product_x_i_77_n_0 : STD_LOGIC;
  signal product_x_i_78_n_0 : STD_LOGIC;
  signal product_x_i_79_n_0 : STD_LOGIC;
  signal product_x_i_7_n_0 : STD_LOGIC;
  signal product_x_i_80_n_0 : STD_LOGIC;
  signal product_x_i_81_n_0 : STD_LOGIC;
  signal product_x_i_82_n_0 : STD_LOGIC;
  signal product_x_i_83_n_0 : STD_LOGIC;
  signal product_x_i_84_n_0 : STD_LOGIC;
  signal product_x_i_85_n_0 : STD_LOGIC;
  signal product_x_i_86_n_0 : STD_LOGIC;
  signal product_x_i_87_n_0 : STD_LOGIC;
  signal product_x_i_88_n_0 : STD_LOGIC;
  signal product_x_i_89_n_0 : STD_LOGIC;
  signal product_x_i_8_n_0 : STD_LOGIC;
  signal product_x_i_90_n_0 : STD_LOGIC;
  signal product_x_i_91_n_0 : STD_LOGIC;
  signal product_x_i_92_n_0 : STD_LOGIC;
  signal product_x_i_93_n_0 : STD_LOGIC;
  signal product_x_i_94_n_0 : STD_LOGIC;
  signal product_x_i_95_n_0 : STD_LOGIC;
  signal product_x_i_96_n_0 : STD_LOGIC;
  signal product_x_i_97_n_0 : STD_LOGIC;
  signal product_x_i_98_n_0 : STD_LOGIC;
  signal product_x_i_99_n_0 : STD_LOGIC;
  signal product_x_i_9_n_0 : STD_LOGIC;
  signal product_x_n_103 : STD_LOGIC;
  signal product_x_n_104 : STD_LOGIC;
  signal product_x_n_105 : STD_LOGIC;
  signal product_x_n_74 : STD_LOGIC;
  signal product_x_n_75 : STD_LOGIC;
  signal product_x_n_76 : STD_LOGIC;
  signal product_x_n_77 : STD_LOGIC;
  signal product_x_n_78 : STD_LOGIC;
  signal product_x_n_79 : STD_LOGIC;
  signal product_x_n_80 : STD_LOGIC;
  signal product_x_n_81 : STD_LOGIC;
  signal product_x_n_82 : STD_LOGIC;
  signal product_x_n_83 : STD_LOGIC;
  signal product_x_n_84 : STD_LOGIC;
  signal product_x_n_85 : STD_LOGIC;
  signal product_x_n_86 : STD_LOGIC;
  signal product_z_n_103 : STD_LOGIC;
  signal product_z_n_104 : STD_LOGIC;
  signal product_z_n_105 : STD_LOGIC;
  signal product_z_n_74 : STD_LOGIC;
  signal product_z_n_75 : STD_LOGIC;
  signal product_z_n_76 : STD_LOGIC;
  signal product_z_n_77 : STD_LOGIC;
  signal product_z_n_78 : STD_LOGIC;
  signal product_z_n_79 : STD_LOGIC;
  signal product_z_n_80 : STD_LOGIC;
  signal product_z_n_81 : STD_LOGIC;
  signal product_z_n_82 : STD_LOGIC;
  signal product_z_n_83 : STD_LOGIC;
  signal product_z_n_84 : STD_LOGIC;
  signal product_z_n_85 : STD_LOGIC;
  signal product_z_n_86 : STD_LOGIC;
  signal \pwm_counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_9_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal pwm_counter_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \pwm_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_1\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_2\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_3\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_1\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_2\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_3\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_n_1\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_n_2\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_n_3\ : STD_LOGIC;
  signal pwm_pan0_carry_i_1_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_2_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_3_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_4_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_5_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_6_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_7_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_8_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_n_1 : STD_LOGIC;
  signal pwm_pan0_carry_n_2 : STD_LOGIC;
  signal pwm_pan0_carry_n_3 : STD_LOGIC;
  signal pwm_pan_i_1_n_0 : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_1\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_2\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_3\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_1\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_2\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_3\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_1\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_2\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_3\ : STD_LOGIC;
  signal pwm_tilt0_carry_i_1_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_2_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_3_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_4_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_5_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_6_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_7_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_8_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_n_1 : STD_LOGIC;
  signal pwm_tilt0_carry_n_2 : STD_LOGIC;
  signal pwm_tilt0_carry_n_3 : STD_LOGIC;
  signal ratio_out_x_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal ratio_out_x_reg_0_0_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_10_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_11_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_12_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_13_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_14_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_15_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_16_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_17_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_18_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_1_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_2_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_3_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_4_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_5_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_6_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_7_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_8_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_9_n_0 : STD_LOGIC;
  signal ratio_out_z_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal ratio_out_z_reg_0_0_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_10_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_11_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_12_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_13_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_14_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_15_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_16_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_17_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_18_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_1_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_2_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_3_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_4_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_5_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_6_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_7_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_8_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_9_n_0 : STD_LOGIC;
  signal ratio_x_reg : STD_LOGIC;
  signal \ratio_x_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \ratio_x_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[9]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal ratio_x_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ratio_z_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ratio_z_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[9]_rep_n_0\ : STD_LOGIC;
  signal ratio_z_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tilt_pulse_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_product_x_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_x_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_x_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_x_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_product_x_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product_z_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_z_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_z_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_z_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_product_z_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_pwm_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_counter_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_pan0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_pan0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_pan0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_pan0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_tilt0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_tilt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_tilt0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_tilt0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of product_x : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of product_x_i_101 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of product_x_i_160 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of product_x_i_161 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of product_x_i_162 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of product_x_i_165 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of product_x_i_170 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of product_x_i_171 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of product_x_i_176 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of product_x_i_177 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of product_x_i_181 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of product_x_i_190 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of product_x_i_191 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of product_x_i_193 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of product_x_i_195 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of product_x_i_198 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of product_x_i_200 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of product_x_i_208 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of product_x_i_222 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of product_x_i_270 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of product_x_i_28 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of product_x_i_314 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of product_x_i_316 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of product_x_i_317 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of product_x_i_323 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of product_x_i_326 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of product_x_i_329 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of product_x_i_330 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of product_x_i_335 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of product_x_i_336 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of product_x_i_353 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of product_x_i_359 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of product_x_i_361 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of product_x_i_368 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of product_x_i_381 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of product_x_i_428 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of product_x_i_438 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of product_x_i_64 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of product_x_i_65 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of product_x_i_67 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of product_x_i_68 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of product_x_i_69 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of product_x_i_72 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of product_x_i_73 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of product_x_i_79 : label is "soft_lutpair11";
  attribute METHODOLOGY_DRC_VIOS of product_z : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of pwm_pan0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_pan0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_pan0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_pan0_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of pwm_tilt0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_tilt0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_tilt0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_tilt0_carry__2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_0 : label is 1245184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_0 : label is "inst/u0/ratio_out_x_reg_0_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ratio_out_x_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ratio_out_x_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of ratio_out_x_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ratio_out_x_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ratio_out_x_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_1 : label is "inst/u0/ratio_out_x_reg_0_1";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_1 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_1 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_1 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_1 : label is 1;
  attribute ram_slice_end of ratio_out_x_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_10 : label is "inst/u0/ratio_out_x_reg_0_10";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_10 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_10 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_10 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_10 : label is 10;
  attribute ram_slice_end of ratio_out_x_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_11 : label is "inst/u0/ratio_out_x_reg_0_11";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_11 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_11 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_11 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_11 : label is 11;
  attribute ram_slice_end of ratio_out_x_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_12 : label is "inst/u0/ratio_out_x_reg_0_12";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_12 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_12 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_12 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_12 : label is 12;
  attribute ram_slice_end of ratio_out_x_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_13 : label is "inst/u0/ratio_out_x_reg_0_13";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_13 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_13 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_13 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_13 : label is 13;
  attribute ram_slice_end of ratio_out_x_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_14 : label is "inst/u0/ratio_out_x_reg_0_14";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_14 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_14 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_14 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_14 : label is 14;
  attribute ram_slice_end of ratio_out_x_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_15 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_15 : label is "inst/u0/ratio_out_x_reg_0_15";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_15 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_15 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_15 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_15 : label is 15;
  attribute ram_slice_end of ratio_out_x_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_16 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_16 : label is "inst/u0/ratio_out_x_reg_0_16";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_16 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_16 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_16 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_16 : label is 16;
  attribute ram_slice_end of ratio_out_x_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_17 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_17 : label is "inst/u0/ratio_out_x_reg_0_17";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_17 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_17 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_17 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_17 : label is 17;
  attribute ram_slice_end of ratio_out_x_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_18 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_18 : label is "inst/u0/ratio_out_x_reg_0_18";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_18 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_18 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_18 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_18 : label is 18;
  attribute ram_slice_end of ratio_out_x_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_2 : label is "inst/u0/ratio_out_x_reg_0_2";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_2 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_2 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_2 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_2 : label is 2;
  attribute ram_slice_end of ratio_out_x_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_3 : label is "inst/u0/ratio_out_x_reg_0_3";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_3 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_3 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_3 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_3 : label is 3;
  attribute ram_slice_end of ratio_out_x_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_4 : label is "inst/u0/ratio_out_x_reg_0_4";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_4 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_4 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_4 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_4 : label is 4;
  attribute ram_slice_end of ratio_out_x_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_5 : label is "inst/u0/ratio_out_x_reg_0_5";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_5 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_5 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_5 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_5 : label is 5;
  attribute ram_slice_end of ratio_out_x_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_6 : label is "inst/u0/ratio_out_x_reg_0_6";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_6 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_6 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_6 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_6 : label is 6;
  attribute ram_slice_end of ratio_out_x_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_7 : label is "inst/u0/ratio_out_x_reg_0_7";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_7 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_7 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_7 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_7 : label is 7;
  attribute ram_slice_end of ratio_out_x_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_8 : label is "inst/u0/ratio_out_x_reg_0_8";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_8 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_8 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_8 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_8 : label is 8;
  attribute ram_slice_end of ratio_out_x_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_9 : label is "inst/u0/ratio_out_x_reg_0_9";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_9 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_9 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_9 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_9 : label is 9;
  attribute ram_slice_end of ratio_out_x_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_0 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_0 : label is "inst/u0/ratio_out_x_reg_1_0";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_0 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_0 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_0 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_0 : label is 0;
  attribute ram_slice_end of ratio_out_x_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_1 : label is "inst/u0/ratio_out_x_reg_1_1";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_1 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_1 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_1 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_1 : label is 1;
  attribute ram_slice_end of ratio_out_x_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_10 : label is "inst/u0/ratio_out_x_reg_1_10";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_10 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_10 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_10 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_10 : label is 10;
  attribute ram_slice_end of ratio_out_x_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_11 : label is "inst/u0/ratio_out_x_reg_1_11";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_11 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_11 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_11 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_11 : label is 11;
  attribute ram_slice_end of ratio_out_x_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_12 : label is "inst/u0/ratio_out_x_reg_1_12";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_12 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_12 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_12 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_12 : label is 12;
  attribute ram_slice_end of ratio_out_x_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_13 : label is "inst/u0/ratio_out_x_reg_1_13";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_13 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_13 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_13 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_13 : label is 13;
  attribute ram_slice_end of ratio_out_x_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_14 : label is "inst/u0/ratio_out_x_reg_1_14";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_14 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_14 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_14 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_14 : label is 14;
  attribute ram_slice_end of ratio_out_x_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_15 : label is "inst/u0/ratio_out_x_reg_1_15";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_15 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_15 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_15 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_15 : label is 15;
  attribute ram_slice_end of ratio_out_x_reg_1_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_16 : label is "inst/u0/ratio_out_x_reg_1_16";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_16 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_16 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_16 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_16 : label is 16;
  attribute ram_slice_end of ratio_out_x_reg_1_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_17 : label is "inst/u0/ratio_out_x_reg_1_17";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_17 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_17 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_17 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_17 : label is 17;
  attribute ram_slice_end of ratio_out_x_reg_1_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_18 : label is "inst/u0/ratio_out_x_reg_1_18";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_18 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_18 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_18 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_18 : label is 18;
  attribute ram_slice_end of ratio_out_x_reg_1_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_2 : label is "inst/u0/ratio_out_x_reg_1_2";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_2 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_2 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_2 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_2 : label is 2;
  attribute ram_slice_end of ratio_out_x_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_3 : label is "inst/u0/ratio_out_x_reg_1_3";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_3 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_3 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_3 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_3 : label is 3;
  attribute ram_slice_end of ratio_out_x_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_4 : label is "inst/u0/ratio_out_x_reg_1_4";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_4 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_4 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_4 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_4 : label is 4;
  attribute ram_slice_end of ratio_out_x_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_5 : label is "inst/u0/ratio_out_x_reg_1_5";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_5 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_5 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_5 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_5 : label is 5;
  attribute ram_slice_end of ratio_out_x_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_6 : label is "inst/u0/ratio_out_x_reg_1_6";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_6 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_6 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_6 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_6 : label is 6;
  attribute ram_slice_end of ratio_out_x_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_7 : label is "inst/u0/ratio_out_x_reg_1_7";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_7 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_7 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_7 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_7 : label is 7;
  attribute ram_slice_end of ratio_out_x_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_8 : label is "inst/u0/ratio_out_x_reg_1_8";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_8 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_8 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_8 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_8 : label is 8;
  attribute ram_slice_end of ratio_out_x_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_9 : label is "inst/u0/ratio_out_x_reg_1_9";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_9 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_9 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_9 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_9 : label is 9;
  attribute ram_slice_end of ratio_out_x_reg_1_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_0 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_0 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_0 : label is "inst/u0/ratio_out_z_reg_0_0";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_0 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_0 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_0 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_0 : label is 0;
  attribute ram_slice_end of ratio_out_z_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_1 : label is "inst/u0/ratio_out_z_reg_0_1";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_1 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_1 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_1 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_1 : label is 1;
  attribute ram_slice_end of ratio_out_z_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_10 : label is "inst/u0/ratio_out_z_reg_0_10";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_10 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_10 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_10 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_10 : label is 10;
  attribute ram_slice_end of ratio_out_z_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_11 : label is "inst/u0/ratio_out_z_reg_0_11";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_11 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_11 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_11 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_11 : label is 11;
  attribute ram_slice_end of ratio_out_z_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_12 : label is "inst/u0/ratio_out_z_reg_0_12";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_12 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_12 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_12 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_12 : label is 12;
  attribute ram_slice_end of ratio_out_z_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_13 : label is "inst/u0/ratio_out_z_reg_0_13";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_13 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_13 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_13 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_13 : label is 13;
  attribute ram_slice_end of ratio_out_z_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_14 : label is "inst/u0/ratio_out_z_reg_0_14";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_14 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_14 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_14 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_14 : label is 14;
  attribute ram_slice_end of ratio_out_z_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_15 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_15 : label is "inst/u0/ratio_out_z_reg_0_15";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_15 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_15 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_15 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_15 : label is 15;
  attribute ram_slice_end of ratio_out_z_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_16 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_16 : label is "inst/u0/ratio_out_z_reg_0_16";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_16 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_16 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_16 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_16 : label is 16;
  attribute ram_slice_end of ratio_out_z_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_17 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_17 : label is "inst/u0/ratio_out_z_reg_0_17";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_17 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_17 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_17 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_17 : label is 17;
  attribute ram_slice_end of ratio_out_z_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_18 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_18 : label is "inst/u0/ratio_out_z_reg_0_18";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_18 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_18 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_18 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_18 : label is 18;
  attribute ram_slice_end of ratio_out_z_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_2 : label is "inst/u0/ratio_out_z_reg_0_2";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_2 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_2 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_2 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_2 : label is 2;
  attribute ram_slice_end of ratio_out_z_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_3 : label is "inst/u0/ratio_out_z_reg_0_3";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_3 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_3 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_3 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_3 : label is 3;
  attribute ram_slice_end of ratio_out_z_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_4 : label is "inst/u0/ratio_out_z_reg_0_4";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_4 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_4 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_4 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_4 : label is 4;
  attribute ram_slice_end of ratio_out_z_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_5 : label is "inst/u0/ratio_out_z_reg_0_5";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_5 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_5 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_5 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_5 : label is 5;
  attribute ram_slice_end of ratio_out_z_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_6 : label is "inst/u0/ratio_out_z_reg_0_6";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_6 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_6 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_6 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_6 : label is 6;
  attribute ram_slice_end of ratio_out_z_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_7 : label is "inst/u0/ratio_out_z_reg_0_7";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_7 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_7 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_7 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_7 : label is 7;
  attribute ram_slice_end of ratio_out_z_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_8 : label is "inst/u0/ratio_out_z_reg_0_8";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_8 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_8 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_8 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_8 : label is 8;
  attribute ram_slice_end of ratio_out_z_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_9 : label is "inst/u0/ratio_out_z_reg_0_9";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_9 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_9 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_9 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_9 : label is 9;
  attribute ram_slice_end of ratio_out_z_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_0 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_0 : label is "inst/u0/ratio_out_z_reg_1_0";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_0 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_0 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_0 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_0 : label is 0;
  attribute ram_slice_end of ratio_out_z_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_1 : label is "inst/u0/ratio_out_z_reg_1_1";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_1 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_1 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_1 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_1 : label is 1;
  attribute ram_slice_end of ratio_out_z_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_10 : label is "inst/u0/ratio_out_z_reg_1_10";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_10 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_10 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_10 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_10 : label is 10;
  attribute ram_slice_end of ratio_out_z_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_11 : label is "inst/u0/ratio_out_z_reg_1_11";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_11 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_11 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_11 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_11 : label is 11;
  attribute ram_slice_end of ratio_out_z_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_12 : label is "inst/u0/ratio_out_z_reg_1_12";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_12 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_12 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_12 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_12 : label is 12;
  attribute ram_slice_end of ratio_out_z_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_13 : label is "inst/u0/ratio_out_z_reg_1_13";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_13 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_13 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_13 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_13 : label is 13;
  attribute ram_slice_end of ratio_out_z_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_14 : label is "inst/u0/ratio_out_z_reg_1_14";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_14 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_14 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_14 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_14 : label is 14;
  attribute ram_slice_end of ratio_out_z_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_15 : label is "inst/u0/ratio_out_z_reg_1_15";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_15 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_15 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_15 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_15 : label is 15;
  attribute ram_slice_end of ratio_out_z_reg_1_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_16 : label is "inst/u0/ratio_out_z_reg_1_16";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_16 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_16 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_16 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_16 : label is 16;
  attribute ram_slice_end of ratio_out_z_reg_1_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_17 : label is "inst/u0/ratio_out_z_reg_1_17";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_17 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_17 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_17 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_17 : label is 17;
  attribute ram_slice_end of ratio_out_z_reg_1_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_18 : label is "inst/u0/ratio_out_z_reg_1_18";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_18 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_18 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_18 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_18 : label is 18;
  attribute ram_slice_end of ratio_out_z_reg_1_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_2 : label is "inst/u0/ratio_out_z_reg_1_2";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_2 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_2 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_2 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_2 : label is 2;
  attribute ram_slice_end of ratio_out_z_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_3 : label is "inst/u0/ratio_out_z_reg_1_3";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_3 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_3 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_3 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_3 : label is 3;
  attribute ram_slice_end of ratio_out_z_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_4 : label is "inst/u0/ratio_out_z_reg_1_4";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_4 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_4 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_4 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_4 : label is 4;
  attribute ram_slice_end of ratio_out_z_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_5 : label is "inst/u0/ratio_out_z_reg_1_5";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_5 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_5 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_5 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_5 : label is 5;
  attribute ram_slice_end of ratio_out_z_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_6 : label is "inst/u0/ratio_out_z_reg_1_6";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_6 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_6 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_6 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_6 : label is 6;
  attribute ram_slice_end of ratio_out_z_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_7 : label is "inst/u0/ratio_out_z_reg_1_7";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_7 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_7 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_7 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_7 : label is 7;
  attribute ram_slice_end of ratio_out_z_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_8 : label is "inst/u0/ratio_out_z_reg_1_8";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_8 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_8 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_8 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_8 : label is 8;
  attribute ram_slice_end of ratio_out_z_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_9 : label is "inst/u0/ratio_out_z_reg_1_9";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_9 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_9 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_9 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_9 : label is 9;
  attribute ram_slice_end of ratio_out_z_reg_1_9 : label is 9;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[0]\ : label is "ratio_x_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[0]_rep\ : label is "ratio_x_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[0]_rep__0\ : label is "ratio_x_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[10]\ : label is "ratio_x_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[10]_rep\ : label is "ratio_x_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[10]_rep__0\ : label is "ratio_x_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[11]\ : label is "ratio_x_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[11]_rep\ : label is "ratio_x_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[11]_rep__0\ : label is "ratio_x_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[12]\ : label is "ratio_x_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[12]_rep\ : label is "ratio_x_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[12]_rep__0\ : label is "ratio_x_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[13]\ : label is "ratio_x_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[13]_rep\ : label is "ratio_x_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[13]_rep__0\ : label is "ratio_x_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[14]\ : label is "ratio_x_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[14]_rep\ : label is "ratio_x_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[14]_rep__0\ : label is "ratio_x_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[15]\ : label is "ratio_x_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[15]_rep\ : label is "ratio_x_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[15]_rep__0\ : label is "ratio_x_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[1]\ : label is "ratio_x_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[1]_rep\ : label is "ratio_x_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[1]_rep__0\ : label is "ratio_x_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[2]\ : label is "ratio_x_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[2]_rep\ : label is "ratio_x_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[2]_rep__0\ : label is "ratio_x_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[3]\ : label is "ratio_x_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[3]_rep\ : label is "ratio_x_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[3]_rep__0\ : label is "ratio_x_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[4]\ : label is "ratio_x_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[4]_rep\ : label is "ratio_x_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[4]_rep__0\ : label is "ratio_x_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[5]\ : label is "ratio_x_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[5]_rep\ : label is "ratio_x_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[5]_rep__0\ : label is "ratio_x_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[6]\ : label is "ratio_x_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[6]_rep\ : label is "ratio_x_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[6]_rep__0\ : label is "ratio_x_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[7]\ : label is "ratio_x_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[7]_rep\ : label is "ratio_x_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[7]_rep__0\ : label is "ratio_x_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[8]\ : label is "ratio_x_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[8]_rep\ : label is "ratio_x_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[8]_rep__0\ : label is "ratio_x_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[9]\ : label is "ratio_x_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[9]_rep\ : label is "ratio_x_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[9]_rep__0\ : label is "ratio_x_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[0]\ : label is "ratio_z_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[0]_rep\ : label is "ratio_z_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[0]_rep__0\ : label is "ratio_z_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[10]\ : label is "ratio_z_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[10]_rep\ : label is "ratio_z_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[10]_rep__0\ : label is "ratio_z_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[11]\ : label is "ratio_z_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[11]_rep\ : label is "ratio_z_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[11]_rep__0\ : label is "ratio_z_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[12]\ : label is "ratio_z_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[12]_rep\ : label is "ratio_z_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[12]_rep__0\ : label is "ratio_z_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[13]\ : label is "ratio_z_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[13]_rep\ : label is "ratio_z_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[13]_rep__0\ : label is "ratio_z_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[14]\ : label is "ratio_z_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[14]_rep\ : label is "ratio_z_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[14]_rep__0\ : label is "ratio_z_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[15]\ : label is "ratio_z_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[15]_rep\ : label is "ratio_z_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[15]_rep__0\ : label is "ratio_z_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[1]\ : label is "ratio_z_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[1]_rep\ : label is "ratio_z_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[1]_rep__0\ : label is "ratio_z_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[2]\ : label is "ratio_z_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[2]_rep\ : label is "ratio_z_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[2]_rep__0\ : label is "ratio_z_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[3]\ : label is "ratio_z_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[3]_rep\ : label is "ratio_z_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[3]_rep__0\ : label is "ratio_z_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[4]\ : label is "ratio_z_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[4]_rep\ : label is "ratio_z_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[4]_rep__0\ : label is "ratio_z_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[5]\ : label is "ratio_z_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[5]_rep\ : label is "ratio_z_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[5]_rep__0\ : label is "ratio_z_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[6]\ : label is "ratio_z_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[6]_rep\ : label is "ratio_z_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[6]_rep__0\ : label is "ratio_z_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[7]\ : label is "ratio_z_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[7]_rep\ : label is "ratio_z_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[7]_rep__0\ : label is "ratio_z_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[8]\ : label is "ratio_z_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[8]_rep\ : label is "ratio_z_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[8]_rep__0\ : label is "ratio_z_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[9]\ : label is "ratio_z_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[9]_rep\ : label is "ratio_z_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[9]_rep__0\ : label is "ratio_z_reg_reg[9]";
begin
\pan_pulse_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(0),
      Q => pan_pulse_count(0)
    );
\pan_pulse_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(10),
      Q => pan_pulse_count(10)
    );
\pan_pulse_count_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(11),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(11)
    );
\pan_pulse_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(12),
      Q => pan_pulse_count(12)
    );
\pan_pulse_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(13),
      Q => pan_pulse_count(13)
    );
\pan_pulse_count_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(14),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(14)
    );
\pan_pulse_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(15),
      Q => pan_pulse_count(15)
    );
\pan_pulse_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(16),
      Q => pan_pulse_count(16)
    );
\pan_pulse_count_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(17),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(17)
    );
\pan_pulse_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(1),
      Q => pan_pulse_count(1)
    );
\pan_pulse_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(2),
      Q => pan_pulse_count(2)
    );
\pan_pulse_count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(18),
      Q => pan_pulse_count(31)
    );
\pan_pulse_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(3),
      Q => pan_pulse_count(3)
    );
\pan_pulse_count_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(4),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(4)
    );
\pan_pulse_count_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(5),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(5)
    );
\pan_pulse_count_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(6),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(6)
    );
\pan_pulse_count_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(7),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(7)
    );
\pan_pulse_count_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(8),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(8)
    );
\pan_pulse_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(9),
      Q => pan_pulse_count(9)
    );
product_x: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => position(15),
      A(28) => position(15),
      A(27) => position(15),
      A(26) => position(15),
      A(25) => position(15),
      A(24) => position(15),
      A(23) => position(15),
      A(22) => position(15),
      A(21) => position(15),
      A(20) => position(15),
      A(19) => position(15),
      A(18) => position(15),
      A(17) => position(15),
      A(16) => position(15),
      A(15 downto 0) => position(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_x_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_x_i_1_n_0,
      B(16) => product_x_i_1_n_0,
      B(15) => product_x_i_1_n_0,
      B(14) => product_x_i_2_n_0,
      B(13) => product_x_i_3_n_0,
      B(12) => product_x_i_4_n_0,
      B(11) => product_x_i_5_n_0,
      B(10) => product_x_i_6_n_0,
      B(9) => product_x_i_7_n_0,
      B(8) => product_x_i_8_n_0,
      B(7) => product_x_i_9_n_0,
      B(6) => product_x_i_10_n_0,
      B(5) => product_x_i_11_n_0,
      B(4) => product_x_i_12_n_0,
      B(3) => product_x_i_13_n_0,
      B(2) => product_x_i_14_n_0,
      B(1) => product_x_i_15_n_0,
      B(0) => product_x_i_16_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_x_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_x_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_x_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_x_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_x_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_product_x_P_UNCONNECTED(47 downto 32),
      P(31) => product_x_n_74,
      P(30) => product_x_n_75,
      P(29) => product_x_n_76,
      P(28) => product_x_n_77,
      P(27) => product_x_n_78,
      P(26) => product_x_n_79,
      P(25) => product_x_n_80,
      P(24) => product_x_n_81,
      P(23) => product_x_n_82,
      P(22) => product_x_n_83,
      P(21) => product_x_n_84,
      P(20) => product_x_n_85,
      P(19) => product_x_n_86,
      P(18 downto 3) => ratio_x_wire(15 downto 0),
      P(2) => product_x_n_103,
      P(1) => product_x_n_104,
      P(0) => product_x_n_105,
      PATTERNBDETECT => NLW_product_x_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_x_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_product_x_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_x_UNDERFLOW_UNCONNECTED
    );
product_x_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(21),
      I1 => position(24),
      I2 => product_x_i_17_n_0,
      I3 => position(23),
      I4 => position(20),
      I5 => position(22),
      O => product_x_i_1_n_0
    );
product_x_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_36_n_0,
      I1 => product_x_i_37_n_0,
      I2 => position(22),
      I3 => product_x_i_38_n_0,
      I4 => position(21),
      I5 => product_x_i_39_n_0,
      O => product_x_i_10_n_0
    );
product_x_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCDDDCCC"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_190_n_0,
      I3 => position(19),
      I4 => product_x_i_191_n_0,
      I5 => position(27),
      O => product_x_i_100_n_0
    );
product_x_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => position(23),
      I1 => position(25),
      I2 => position(26),
      I3 => position(27),
      O => product_x_i_101_n_0
    );
product_x_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEFFAE00"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_64_n_0,
      I2 => position(19),
      I3 => position(23),
      I4 => product_x_i_192_n_0,
      I5 => position(27),
      O => product_x_i_102_n_0
    );
product_x_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCDDDC88"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => product_x_i_193_n_0,
      I3 => position(23),
      I4 => product_x_i_194_n_0,
      I5 => position(27),
      O => product_x_i_103_n_0
    );
product_x_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DCFFFF00DC0000"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_195_n_0,
      I3 => position(27),
      I4 => position(24),
      I5 => product_x_i_196_n_0,
      O => product_x_i_104_n_0
    );
product_x_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCDDDC88"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => product_x_i_171_n_0,
      I3 => position(23),
      I4 => product_x_i_197_n_0,
      I5 => position(27),
      O => product_x_i_105_n_0
    );
product_x_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCDC"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_198_n_0,
      I3 => position(19),
      I4 => position(27),
      O => product_x_i_106_n_0
    );
product_x_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => product_x_i_199_n_0,
      I1 => position(23),
      I2 => product_x_i_200_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_201_n_0,
      O => product_x_i_107_n_0
    );
product_x_i_108: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_202_n_0,
      I1 => product_x_i_203_n_0,
      O => product_x_i_108_n_0,
      S => position(24)
    );
product_x_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_204_n_0,
      I1 => product_x_i_205_n_0,
      O => product_x_i_109_n_0,
      S => position(24)
    );
product_x_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_40_n_0,
      I1 => product_x_i_41_n_0,
      I2 => position(22),
      I3 => product_x_i_42_n_0,
      I4 => position(21),
      I5 => product_x_i_43_n_0,
      O => product_x_i_11_n_0
    );
product_x_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F00000300"
    )
        port map (
      I0 => position(25),
      I1 => position(23),
      I2 => position(26),
      I3 => product_x_i_198_n_0,
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_110_n_0
    );
product_x_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => product_x_i_206_n_0,
      I1 => position(23),
      I2 => product_x_i_207_n_0,
      I3 => position(27),
      O => product_x_i_111_n_0
    );
product_x_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F01010111"
    )
        port map (
      I0 => position(23),
      I1 => position(25),
      I2 => position(26),
      I3 => position(19),
      I4 => position(18),
      I5 => position(27),
      O => product_x_i_112_n_0
    );
product_x_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2EFF2E00"
    )
        port map (
      I0 => product_x_i_208_n_0,
      I1 => position(26),
      I2 => position(25),
      I3 => position(23),
      I4 => product_x_i_209_n_0,
      I5 => position(27),
      O => product_x_i_113_n_0
    );
product_x_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_210_n_0,
      I1 => product_x_i_211_n_0,
      O => product_x_i_114_n_0,
      S => position(24)
    );
product_x_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_212_n_0,
      I1 => product_x_i_213_n_0,
      O => product_x_i_115_n_0,
      S => position(24)
    );
product_x_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_214_n_0,
      I1 => product_x_i_215_n_0,
      O => product_x_i_116_n_0,
      S => position(24)
    );
product_x_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_216_n_0,
      I1 => product_x_i_217_n_0,
      O => product_x_i_117_n_0,
      S => position(24)
    );
product_x_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_218_n_0,
      I1 => product_x_i_219_n_0,
      O => product_x_i_118_n_0,
      S => position(24)
    );
product_x_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_220_n_0,
      I1 => product_x_i_221_n_0,
      O => product_x_i_119_n_0,
      S => position(24)
    );
product_x_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_44_n_0,
      I1 => product_x_i_45_n_0,
      I2 => position(22),
      I3 => product_x_i_46_n_0,
      I4 => position(21),
      I5 => product_x_i_47_n_0,
      O => product_x_i_12_n_0
    );
product_x_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031D031D031D030C"
    )
        port map (
      I0 => position(23),
      I1 => position(27),
      I2 => position(25),
      I3 => position(26),
      I4 => product_x_i_222_n_0,
      I5 => position(19),
      O => product_x_i_120_n_0
    );
product_x_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005FCFCF005FC0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_223_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_224_n_0,
      O => product_x_i_121_n_0
    );
product_x_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_225_n_0,
      I1 => product_x_i_226_n_0,
      O => product_x_i_122_n_0,
      S => position(23)
    );
product_x_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => product_x_i_227_n_0,
      I1 => product_x_i_228_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_229_n_0,
      O => product_x_i_123_n_0
    );
product_x_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_230_n_0,
      I1 => product_x_i_231_n_0,
      O => product_x_i_124_n_0,
      S => position(24)
    );
product_x_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_232_n_0,
      I1 => product_x_i_233_n_0,
      O => product_x_i_125_n_0,
      S => position(24)
    );
product_x_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_234_n_0,
      I1 => product_x_i_235_n_0,
      O => product_x_i_126_n_0,
      S => position(24)
    );
product_x_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_236_n_0,
      I1 => product_x_i_237_n_0,
      O => product_x_i_127_n_0,
      S => position(24)
    );
product_x_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_238_n_0,
      I1 => product_x_i_239_n_0,
      O => product_x_i_128_n_0,
      S => position(24)
    );
product_x_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_240_n_0,
      I1 => product_x_i_241_n_0,
      O => product_x_i_129_n_0,
      S => position(24)
    );
product_x_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_48_n_0,
      I1 => product_x_i_49_n_0,
      I2 => position(22),
      I3 => product_x_i_50_n_0,
      I4 => position(21),
      I5 => product_x_i_51_n_0,
      O => product_x_i_13_n_0
    );
product_x_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_242_n_0,
      I1 => product_x_i_243_n_0,
      O => product_x_i_130_n_0,
      S => position(24)
    );
product_x_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_244_n_0,
      I1 => product_x_i_245_n_0,
      O => product_x_i_131_n_0,
      S => position(24)
    );
product_x_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_246_n_0,
      I1 => product_x_i_247_n_0,
      O => product_x_i_132_n_0,
      S => position(24)
    );
product_x_i_133: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_248_n_0,
      I1 => product_x_i_249_n_0,
      O => product_x_i_133_n_0,
      S => position(24)
    );
product_x_i_134: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_250_n_0,
      I1 => product_x_i_251_n_0,
      O => product_x_i_134_n_0,
      S => position(24)
    );
product_x_i_135: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_252_n_0,
      I1 => product_x_i_253_n_0,
      O => product_x_i_135_n_0,
      S => position(24)
    );
product_x_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_254_n_0,
      I1 => product_x_i_255_n_0,
      O => product_x_i_136_n_0,
      S => position(24)
    );
product_x_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_256_n_0,
      I1 => product_x_i_257_n_0,
      O => product_x_i_137_n_0,
      S => position(24)
    );
product_x_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_258_n_0,
      I1 => product_x_i_259_n_0,
      O => product_x_i_138_n_0,
      S => position(24)
    );
product_x_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_260_n_0,
      I1 => product_x_i_261_n_0,
      O => product_x_i_139_n_0,
      S => position(24)
    );
product_x_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_52_n_0,
      I1 => product_x_i_53_n_0,
      I2 => position(22),
      I3 => product_x_i_54_n_0,
      I4 => position(21),
      I5 => product_x_i_55_n_0,
      O => product_x_i_14_n_0
    );
product_x_i_140: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_262_n_0,
      I1 => product_x_i_263_n_0,
      O => product_x_i_140_n_0,
      S => position(24)
    );
product_x_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_264_n_0,
      I1 => product_x_i_265_n_0,
      O => product_x_i_141_n_0,
      S => position(24)
    );
product_x_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFCBBBB0FFC8888"
    )
        port map (
      I0 => product_x_i_266_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_267_n_0,
      O => product_x_i_142_n_0
    );
product_x_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003BBBB30038888"
    )
        port map (
      I0 => product_x_i_268_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_269_n_0,
      O => product_x_i_143_n_0
    );
product_x_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_270_n_0,
      I1 => product_x_i_271_n_0,
      I2 => position(23),
      I3 => product_x_i_272_n_0,
      I4 => position(27),
      I5 => product_x_i_273_n_0,
      O => product_x_i_144_n_0
    );
product_x_i_145: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_274_n_0,
      I1 => product_x_i_275_n_0,
      O => product_x_i_145_n_0,
      S => position(23)
    );
product_x_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_276_n_0,
      I1 => product_x_i_277_n_0,
      O => product_x_i_146_n_0,
      S => position(24)
    );
product_x_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_278_n_0,
      I1 => product_x_i_279_n_0,
      O => product_x_i_147_n_0,
      S => position(24)
    );
product_x_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C33BBBB3C338888"
    )
        port map (
      I0 => product_x_i_280_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_281_n_0,
      O => product_x_i_148_n_0
    );
product_x_i_149: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_282_n_0,
      I1 => product_x_i_283_n_0,
      O => product_x_i_149_n_0,
      S => position(23)
    );
product_x_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_56_n_0,
      I1 => product_x_i_57_n_0,
      I2 => position(22),
      I3 => product_x_i_58_n_0,
      I4 => position(21),
      I5 => product_x_i_59_n_0,
      O => product_x_i_15_n_0
    );
product_x_i_150: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_284_n_0,
      I1 => product_x_i_285_n_0,
      O => product_x_i_150_n_0,
      S => position(23)
    );
product_x_i_151: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_286_n_0,
      I1 => product_x_i_287_n_0,
      O => product_x_i_151_n_0,
      S => position(23)
    );
product_x_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_288_n_0,
      I1 => product_x_i_289_n_0,
      O => product_x_i_152_n_0,
      S => position(24)
    );
product_x_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_290_n_0,
      I1 => product_x_i_291_n_0,
      O => product_x_i_153_n_0,
      S => position(24)
    );
product_x_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F0BBBB33F08888"
    )
        port map (
      I0 => product_x_i_292_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_293_n_0,
      O => product_x_i_154_n_0
    );
product_x_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33FBBBBC33F8888"
    )
        port map (
      I0 => product_x_i_294_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_295_n_0,
      O => product_x_i_155_n_0
    );
product_x_i_156: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_296_n_0,
      I1 => product_x_i_297_n_0,
      O => product_x_i_156_n_0,
      S => position(23)
    );
product_x_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_298_n_0,
      I1 => product_x_i_299_n_0,
      I2 => position(23),
      I3 => product_x_i_300_n_0,
      I4 => position(27),
      I5 => product_x_i_301_n_0,
      O => product_x_i_157_n_0
    );
product_x_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_302_n_0,
      I1 => product_x_i_303_n_0,
      O => product_x_i_158_n_0,
      S => position(24)
    );
product_x_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_304_n_0,
      I1 => product_x_i_305_n_0,
      O => product_x_i_159_n_0,
      S => position(24)
    );
product_x_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_60_n_0,
      I1 => product_x_i_61_n_0,
      I2 => position(22),
      I3 => product_x_i_62_n_0,
      I4 => position(21),
      I5 => product_x_i_63_n_0,
      O => product_x_i_16_n_0
    );
product_x_i_160: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      O => product_x_i_160_n_0
    );
product_x_i_161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(25),
      I3 => position(18),
      O => product_x_i_161_n_0
    );
product_x_i_162: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B4"
    )
        port map (
      I0 => position(18),
      I1 => position(16),
      I2 => position(17),
      I3 => position(25),
      O => product_x_i_162_n_0
    );
product_x_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012200321"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_163_n_0
    );
product_x_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054441114"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_164_n_0
    );
product_x_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(19),
      O => product_x_i_165_n_0
    );
product_x_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_166_n_0
    );
product_x_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_167_n_0
    );
product_x_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032121301"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_168_n_0
    );
product_x_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002060B08"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_169_n_0
    );
product_x_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_64_n_0,
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_17_n_0
    );
product_x_i_170: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      O => product_x_i_170_n_0
    );
product_x_i_171: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007FF"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      O => product_x_i_171_n_0
    );
product_x_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015405414"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_172_n_0
    );
product_x_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002041959"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_173_n_0
    );
product_x_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005040904"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      I4 => position(17),
      I5 => position(26),
      O => product_x_i_174_n_0
    );
product_x_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => position(19),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_175_n_0
    );
product_x_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      O => product_x_i_176_n_0
    );
product_x_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => position(25),
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      O => product_x_i_177_n_0
    );
product_x_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051555555"
    )
        port map (
      I0 => position(26),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_178_n_0
    );
product_x_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEFEBBBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_179_n_0
    );
product_x_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_65_n_0,
      I2 => position(16),
      I3 => product_x_i_64_n_0,
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_18_n_0
    );
product_x_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F7FF"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_180_n_0
    );
product_x_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      O => product_x_i_181_n_0
    );
product_x_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055551444"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(17),
      I4 => position(25),
      I5 => position(27),
      O => product_x_i_182_n_0
    );
product_x_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEAEAEA"
    )
        port map (
      I0 => position(25),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(26),
      O => product_x_i_183_n_0
    );
product_x_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EBEBAEEE"
    )
        port map (
      I0 => position(25),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_184_n_0
    );
product_x_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CDFEDDCD"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_185_n_0
    );
product_x_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(18),
      I3 => position(25),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_186_n_0
    );
product_x_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555554442626727B"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_187_n_0
    );
product_x_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCDDD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_188_n_0
    );
product_x_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEBABAAE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_189_n_0
    );
product_x_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(20),
      I1 => position(23),
      I2 => product_x_i_66_n_0,
      I3 => position(27),
      I4 => position(24),
      I5 => position(21),
      O => product_x_i_19_n_0
    );
product_x_i_190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      O => product_x_i_190_n_0
    );
product_x_i_191: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      O => product_x_i_191_n_0
    );
product_x_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDEDCD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_192_n_0
    );
product_x_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      O => product_x_i_193_n_0
    );
product_x_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEABEEEBE"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(16),
      I3 => position(19),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_194_n_0
    );
product_x_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA00AA"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(18),
      I3 => position(25),
      I4 => position(16),
      O => product_x_i_195_n_0
    );
product_x_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDFEDDEF"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => position(17),
      I3 => position(25),
      I4 => position(18),
      I5 => position(27),
      O => product_x_i_196_n_0
    );
product_x_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFFAEEBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_197_n_0
    );
product_x_i_198: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      O => product_x_i_198_n_0
    );
product_x_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6EEAEAEA"
    )
        port map (
      I0 => position(25),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(26),
      O => product_x_i_199_n_0
    );
product_x_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(21),
      I1 => position(24),
      I2 => product_x_i_18_n_0,
      I3 => position(23),
      I4 => position(20),
      I5 => position(22),
      O => product_x_i_2_n_0
    );
product_x_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(27),
      I1 => position(19),
      I2 => product_x_i_67_n_0,
      I3 => position(16),
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_20_n_0
    );
product_x_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      I4 => position(19),
      O => product_x_i_200_n_0
    );
product_x_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFABBAEA"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_201_n_0
    );
product_x_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBBB00038888"
    )
        port map (
      I0 => product_x_i_306_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_307_n_0,
      O => product_x_i_202_n_0
    );
product_x_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFDFCFCE"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => position(25),
      I3 => position(19),
      I4 => product_x_i_69_n_0,
      I5 => position(27),
      O => product_x_i_203_n_0
    );
product_x_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBBB00038888"
    )
        port map (
      I0 => product_x_i_308_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_309_n_0,
      O => product_x_i_204_n_0
    );
product_x_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF80BF"
    )
        port map (
      I0 => product_x_i_161_n_0,
      I1 => position(19),
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_205_n_0
    );
product_x_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3333CCCD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(19),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_206_n_0
    );
product_x_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABFFFEA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_207_n_0
    );
product_x_i_208: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(19),
      O => product_x_i_208_n_0
    );
product_x_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BEBB0000EEEE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_209_n_0
    );
product_x_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_68_n_0,
      I2 => position(19),
      I3 => product_x_i_69_n_0,
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_21_n_0
    );
product_x_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => product_x_i_310_n_0,
      I1 => position(23),
      I2 => product_x_i_311_n_0,
      I3 => position(27),
      O => product_x_i_210_n_0
    );
product_x_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFF000F80D0"
    )
        port map (
      I0 => position(19),
      I1 => product_x_i_72_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_211_n_0
    );
product_x_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3DFF3D00"
    )
        port map (
      I0 => position(19),
      I1 => position(25),
      I2 => position(26),
      I3 => position(23),
      I4 => product_x_i_312_n_0,
      I5 => position(27),
      O => product_x_i_212_n_0
    );
product_x_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FFF0454"
    )
        port map (
      I0 => position(23),
      I1 => product_x_i_195_n_0,
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      O => product_x_i_213_n_0
    );
product_x_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBBFFFC8888"
    )
        port map (
      I0 => product_x_i_313_n_0,
      I1 => position(23),
      I2 => product_x_i_314_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_315_n_0,
      O => product_x_i_214_n_0
    );
product_x_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFFF03FF0300"
    )
        port map (
      I0 => product_x_i_316_n_0,
      I1 => position(25),
      I2 => position(26),
      I3 => position(23),
      I4 => product_x_i_317_n_0,
      I5 => position(27),
      O => product_x_i_215_n_0
    );
product_x_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => product_x_i_318_n_0,
      I1 => position(23),
      I2 => product_x_i_319_n_0,
      I3 => position(27),
      O => product_x_i_216_n_0
    );
product_x_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F1F10"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      I2 => position(23),
      I3 => product_x_i_320_n_0,
      I4 => position(27),
      O => product_x_i_217_n_0
    );
product_x_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBBFFFC8888"
    )
        port map (
      I0 => product_x_i_321_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_322_n_0,
      O => product_x_i_218_n_0
    );
product_x_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00545554"
    )
        port map (
      I0 => position(23),
      I1 => position(19),
      I2 => product_x_i_323_n_0,
      I3 => position(26),
      I4 => position(25),
      I5 => position(27),
      O => product_x_i_219_n_0
    );
product_x_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080B08"
    )
        port map (
      I0 => product_x_i_70_n_0,
      I1 => position(20),
      I2 => position(23),
      I3 => product_x_i_71_n_0,
      I4 => position(27),
      I5 => position(24),
      O => product_x_i_22_n_0
    );
product_x_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBBFFFC8888"
    )
        port map (
      I0 => product_x_i_324_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_325_n_0,
      O => product_x_i_220_n_0
    );
product_x_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF400000"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_326_n_0,
      I2 => position(19),
      I3 => position(27),
      I4 => position(23),
      I5 => product_x_i_206_n_0,
      O => product_x_i_221_n_0
    );
product_x_i_222: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      O => product_x_i_222_n_0
    );
product_x_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540154"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_223_n_0
    );
product_x_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BBAFBF33FFEAEB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_224_n_0
    );
product_x_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111666311116763"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(19),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_225_n_0
    );
product_x_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00660067"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(25),
      I4 => position(19),
      O => product_x_i_226_n_0
    );
product_x_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F3F7F"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_227_n_0
    );
product_x_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E3E3EBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(19),
      I3 => position(17),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_228_n_0
    );
product_x_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCDEFCDF"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_229_n_0
    );
product_x_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_72_n_0,
      I3 => position(19),
      I4 => position(27),
      I5 => position(24),
      O => product_x_i_23_n_0
    );
product_x_i_230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FBB0F88"
    )
        port map (
      I0 => product_x_i_327_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_328_n_0,
      O => product_x_i_230_n_0
    );
product_x_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C0FBB0F88"
    )
        port map (
      I0 => product_x_i_329_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(27),
      I4 => product_x_i_330_n_0,
      I5 => position(26),
      O => product_x_i_231_n_0
    );
product_x_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FBB0F88"
    )
        port map (
      I0 => product_x_i_331_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_332_n_0,
      O => product_x_i_232_n_0
    );
product_x_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03770322"
    )
        port map (
      I0 => position(23),
      I1 => position(25),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_175_n_0,
      O => product_x_i_233_n_0
    );
product_x_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_333_n_0,
      I1 => position(23),
      I2 => product_x_i_314_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_334_n_0,
      O => product_x_i_234_n_0
    );
product_x_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022220010FFFE"
    )
        port map (
      I0 => position(23),
      I1 => position(27),
      I2 => product_x_i_335_n_0,
      I3 => position(19),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_235_n_0
    );
product_x_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3B0F08"
    )
        port map (
      I0 => product_x_i_336_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_337_n_0,
      O => product_x_i_236_n_0
    );
product_x_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3FBB000F0C88"
    )
        port map (
      I0 => product_x_i_200_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_338_n_0,
      O => product_x_i_237_n_0
    );
product_x_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_339_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_340_n_0,
      O => product_x_i_238_n_0
    );
product_x_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3FF7000F0CC4"
    )
        port map (
      I0 => position(19),
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_341_n_0,
      O => product_x_i_239_n_0
    );
product_x_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002F0020"
    )
        port map (
      I0 => product_x_i_73_n_0,
      I1 => position(27),
      I2 => position(20),
      I3 => position(23),
      I4 => product_x_i_70_n_0,
      I5 => position(24),
      O => product_x_i_24_n_0
    );
product_x_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_342_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_343_n_0,
      O => product_x_i_240_n_0
    );
product_x_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      I2 => position(27),
      I3 => product_x_i_344_n_0,
      I4 => position(23),
      I5 => product_x_i_345_n_0,
      O => product_x_i_241_n_0
    );
product_x_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => product_x_i_346_n_0,
      I1 => product_x_i_347_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_348_n_0,
      O => product_x_i_242_n_0
    );
product_x_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0BBBB00F08888"
    )
        port map (
      I0 => product_x_i_349_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_350_n_0,
      O => product_x_i_243_n_0
    );
product_x_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FFCFCF50FFC0C0"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_351_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_352_n_0,
      O => product_x_i_244_n_0
    );
product_x_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F033BB00F00088"
    )
        port map (
      I0 => product_x_i_353_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_354_n_0,
      O => product_x_i_245_n_0
    );
product_x_i_246: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FBB0F88"
    )
        port map (
      I0 => product_x_i_355_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(27),
      I4 => product_x_i_356_n_0,
      O => product_x_i_246_n_0
    );
product_x_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AFCFCF00AFC0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_357_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_358_n_0,
      O => product_x_i_247_n_0
    );
product_x_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFEFEF00FFE0E0"
    )
        port map (
      I0 => product_x_i_359_n_0,
      I1 => position(26),
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_360_n_0,
      O => product_x_i_248_n_0
    );
product_x_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F03FBB00F00C88"
    )
        port map (
      I0 => product_x_i_361_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_362_n_0,
      O => product_x_i_249_n_0
    );
product_x_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => product_x_i_74_n_0,
      I1 => position(20),
      I2 => position(23),
      I3 => product_x_i_75_n_0,
      I4 => position(27),
      I5 => position(24),
      O => product_x_i_25_n_0
    );
product_x_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_363_n_0,
      I2 => position(23),
      I3 => product_x_i_364_n_0,
      I4 => position(27),
      I5 => product_x_i_365_n_0,
      O => product_x_i_250_n_0
    );
product_x_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => product_x_i_366_n_0,
      I1 => position(23),
      I2 => product_x_i_200_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_367_n_0,
      O => product_x_i_251_n_0
    );
product_x_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFEFEF00FFE0E0"
    )
        port map (
      I0 => product_x_i_368_n_0,
      I1 => position(26),
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_369_n_0,
      O => product_x_i_252_n_0
    );
product_x_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AFCFCF00AFC0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_370_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_371_n_0,
      O => product_x_i_253_n_0
    );
product_x_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => product_x_i_372_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_373_n_0,
      O => product_x_i_254_n_0
    );
product_x_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F33F3B03F30C08"
    )
        port map (
      I0 => position(19),
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_374_n_0,
      O => product_x_i_255_n_0
    );
product_x_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_375_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_376_n_0,
      O => product_x_i_256_n_0
    );
product_x_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3BBBB03F38888"
    )
        port map (
      I0 => product_x_i_377_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_378_n_0,
      O => product_x_i_257_n_0
    );
product_x_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_379_n_0,
      I1 => product_x_i_380_n_0,
      I2 => position(23),
      I3 => product_x_i_381_n_0,
      I4 => position(27),
      I5 => product_x_i_382_n_0,
      O => product_x_i_258_n_0
    );
product_x_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_383_n_0,
      I1 => product_x_i_384_n_0,
      I2 => position(23),
      I3 => product_x_i_270_n_0,
      I4 => position(27),
      I5 => product_x_i_385_n_0,
      O => product_x_i_259_n_0
    );
product_x_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => product_x_i_76_n_0,
      I1 => position(21),
      I2 => product_x_i_77_n_0,
      I3 => position(20),
      I4 => product_x_i_78_n_0,
      I5 => position(24),
      O => product_x_i_26_n_0
    );
product_x_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      I2 => position(27),
      I3 => product_x_i_386_n_0,
      I4 => position(23),
      I5 => product_x_i_387_n_0,
      O => product_x_i_260_n_0
    );
product_x_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3FBBBB0F3F8888"
    )
        port map (
      I0 => product_x_i_388_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_389_n_0,
      O => product_x_i_261_n_0
    );
product_x_i_262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003BBBB30038888"
    )
        port map (
      I0 => product_x_i_390_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_391_n_0,
      O => product_x_i_262_n_0
    );
product_x_i_263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFCBBBB0FFC8888"
    )
        port map (
      I0 => product_x_i_392_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_393_n_0,
      O => product_x_i_263_n_0
    );
product_x_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003BBBB30038888"
    )
        port map (
      I0 => product_x_i_394_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_395_n_0,
      O => product_x_i_264_n_0
    );
product_x_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFBBBB0FFF8888"
    )
        port map (
      I0 => product_x_i_396_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_397_n_0,
      O => product_x_i_265_n_0
    );
product_x_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044401554"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_266_n_0
    );
product_x_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCC810514144"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_267_n_0
    );
product_x_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E6EEEEE"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(19),
      I3 => position(17),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_268_n_0
    );
product_x_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F204FF04"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(25),
      I3 => position(19),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_269_n_0
    );
product_x_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CD00C8"
    )
        port map (
      I0 => position(21),
      I1 => product_x_i_79_n_0,
      I2 => position(20),
      I3 => position(23),
      I4 => product_x_i_70_n_0,
      I5 => position(24),
      O => product_x_i_27_n_0
    );
product_x_i_270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      O => product_x_i_270_n_0
    );
product_x_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1557110077770447"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_271_n_0
    );
product_x_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(26),
      I5 => position(25),
      O => product_x_i_272_n_0
    );
product_x_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011011133EB66BA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_273_n_0
    );
product_x_i_274: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_398_n_0,
      I1 => product_x_i_399_n_0,
      O => product_x_i_274_n_0,
      S => position(27)
    );
product_x_i_275: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_400_n_0,
      I1 => product_x_i_401_n_0,
      O => product_x_i_275_n_0,
      S => position(27)
    );
product_x_i_276: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => product_x_i_402_n_0,
      I1 => position(23),
      I2 => product_x_i_403_n_0,
      I3 => position(27),
      I4 => product_x_i_404_n_0,
      O => product_x_i_276_n_0
    );
product_x_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCBBBB0CFC8888"
    )
        port map (
      I0 => product_x_i_405_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_339_n_0,
      O => product_x_i_277_n_0
    );
product_x_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00CBBBBF00C8888"
    )
        port map (
      I0 => product_x_i_406_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_407_n_0,
      O => product_x_i_278_n_0
    );
product_x_i_279: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCBBBB0CFC8888"
    )
        port map (
      I0 => product_x_i_408_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_409_n_0,
      O => product_x_i_279_n_0
    );
product_x_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => position(25),
      I3 => position(27),
      I4 => position(24),
      O => product_x_i_28_n_0
    );
product_x_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111115AFFFFAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_280_n_0
    );
product_x_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50005000EFFFAAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(18),
      I3 => position(19),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_281_n_0
    );
product_x_i_282: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_410_n_0,
      I1 => product_x_i_411_n_0,
      O => product_x_i_282_n_0,
      S => position(27)
    );
product_x_i_283: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_412_n_0,
      I1 => product_x_i_413_n_0,
      O => product_x_i_283_n_0,
      S => position(27)
    );
product_x_i_284: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_414_n_0,
      I1 => product_x_i_415_n_0,
      O => product_x_i_284_n_0,
      S => position(27)
    );
product_x_i_285: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_416_n_0,
      I1 => product_x_i_417_n_0,
      O => product_x_i_285_n_0,
      S => position(27)
    );
product_x_i_286: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_418_n_0,
      I1 => product_x_i_419_n_0,
      O => product_x_i_286_n_0,
      S => position(27)
    );
product_x_i_287: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_420_n_0,
      I1 => product_x_i_421_n_0,
      O => product_x_i_287_n_0,
      S => position(27)
    );
product_x_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33FBBBBC33F8888"
    )
        port map (
      I0 => product_x_i_422_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_423_n_0,
      O => product_x_i_288_n_0
    );
product_x_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F0BBBB33F08888"
    )
        port map (
      I0 => product_x_i_424_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_425_n_0,
      O => product_x_i_289_n_0
    );
product_x_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => product_x_i_80_n_0,
      I1 => position(20),
      I2 => product_x_i_70_n_0,
      I3 => position(23),
      I4 => product_x_i_79_n_0,
      I5 => position(24),
      O => product_x_i_29_n_0
    );
product_x_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33FBBBBC33F8888"
    )
        port map (
      I0 => product_x_i_426_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_427_n_0,
      O => product_x_i_290_n_0
    );
product_x_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF88FFF0FFF000"
    )
        port map (
      I0 => product_x_i_428_n_0,
      I1 => position(26),
      I2 => product_x_i_429_n_0,
      I3 => position(23),
      I4 => product_x_i_430_n_0,
      I5 => position(27),
      O => product_x_i_291_n_0
    );
product_x_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5B6BEFAE"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_292_n_0
    );
product_x_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCC8FEBFBFEA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_293_n_0
    );
product_x_i_294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500545055002500A"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_294_n_0
    );
product_x_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA23AE62EFFBFFBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(25),
      I4 => position(16),
      I5 => position(18),
      O => product_x_i_295_n_0
    );
product_x_i_296: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_431_n_0,
      I1 => product_x_i_432_n_0,
      O => product_x_i_296_n_0,
      S => position(27)
    );
product_x_i_297: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_433_n_0,
      I1 => product_x_i_434_n_0,
      O => product_x_i_297_n_0,
      S => position(27)
    );
product_x_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3000CCC80000"
    )
        port map (
      I0 => position(16),
      I1 => position(26),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      I5 => position(19),
      O => product_x_i_298_n_0
    );
product_x_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5333AFEB3332FEBA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_299_n_0
    );
product_x_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => product_x_i_19_n_0,
      I1 => position(22),
      O => product_x_i_3_n_0
    );
product_x_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_81_n_0,
      I1 => product_x_i_82_n_0,
      O => product_x_i_30_n_0,
      S => position(20)
    );
product_x_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5F5F5F5F5E"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(19),
      O => product_x_i_300_n_0
    );
product_x_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8DD0808998C4040"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_301_n_0
    );
product_x_i_302: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_x_i_435_n_0,
      I1 => position(23),
      I2 => product_x_i_436_n_0,
      I3 => position(27),
      I4 => product_x_i_437_n_0,
      O => product_x_i_302_n_0
    );
product_x_i_303: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => product_x_i_438_n_0,
      I1 => position(27),
      I2 => product_x_i_439_n_0,
      I3 => position(23),
      I4 => product_x_i_440_n_0,
      O => product_x_i_303_n_0
    );
product_x_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330BBBB03308888"
    )
        port map (
      I0 => product_x_i_441_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_442_n_0,
      O => product_x_i_304_n_0
    );
product_x_i_305: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CBB3C88"
    )
        port map (
      I0 => product_x_i_443_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(27),
      I4 => product_x_i_444_n_0,
      O => product_x_i_305_n_0
    );
product_x_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCDFFFE"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_306_n_0
    );
product_x_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE89D888D1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_307_n_0
    );
product_x_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFFFEEE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_308_n_0
    );
product_x_i_309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABFBFEEE"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_309_n_0
    );
product_x_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_83_n_0,
      I1 => product_x_i_84_n_0,
      O => product_x_i_31_n_0,
      S => position(20)
    );
product_x_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3333EDCD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(19),
      I3 => position(17),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_310_n_0
    );
product_x_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555FAFF0555BEAA"
    )
        port map (
      I0 => position(26),
      I1 => position(17),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_311_n_0
    );
product_x_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAA0000FFAB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_312_n_0
    );
product_x_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000EEFBEFBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_313_n_0
    );
product_x_i_314: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      O => product_x_i_314_n_0
    );
product_x_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FEFFFEEA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_315_n_0
    );
product_x_i_316: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      O => product_x_i_316_n_0
    );
product_x_i_317: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777666"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      O => product_x_i_317_n_0
    );
product_x_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555EEEE5555EBBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_318_n_0
    );
product_x_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555EBEB5555FAFF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_319_n_0
    );
product_x_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C000C500C0"
    )
        port map (
      I0 => position(20),
      I1 => product_x_i_73_n_0,
      I2 => position(24),
      I3 => position(27),
      I4 => product_x_i_85_n_0,
      I5 => position(23),
      O => product_x_i_32_n_0
    );
product_x_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BB01BB55FF55FF"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(17),
      I3 => position(25),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_320_n_0
    );
product_x_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEFFFFA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_321_n_0
    );
product_x_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555444D8DC9CD1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_322_n_0
    );
product_x_i_323: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      O => product_x_i_323_n_0
    );
product_x_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFBBAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_324_n_0
    );
product_x_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAFFFAEA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_325_n_0
    );
product_x_i_326: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(18),
      I3 => position(25),
      O => product_x_i_326_n_0
    );
product_x_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEAEEEBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(19),
      I3 => position(17),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_327_n_0
    );
product_x_i_328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCA08CD08"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_328_n_0
    );
product_x_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540000"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      O => product_x_i_329_n_0
    );
product_x_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F0BBF088"
    )
        port map (
      I0 => product_x_i_86_n_0,
      I1 => position(20),
      I2 => product_x_i_79_n_0,
      I3 => position(24),
      I4 => product_x_i_87_n_0,
      I5 => position(23),
      O => product_x_i_33_n_0
    );
product_x_i_330: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDFFFF"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      O => product_x_i_330_n_0
    );
product_x_i_331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDFFCDDD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_331_n_0
    );
product_x_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FFF1FE"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_332_n_0
    );
product_x_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000092222221"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_333_n_0
    );
product_x_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0110267E"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_334_n_0
    );
product_x_i_335: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      O => product_x_i_335_n_0
    );
product_x_i_336: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF78"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(18),
      I3 => position(25),
      O => product_x_i_336_n_0
    );
product_x_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01104154"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_337_n_0
    );
product_x_i_338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCEC0001"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_338_n_0
    );
product_x_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAFFBFAA"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(19),
      I3 => position(16),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_339_n_0
    );
product_x_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF002F2FFF002020"
    )
        port map (
      I0 => product_x_i_88_n_0,
      I1 => position(23),
      I2 => position(20),
      I3 => product_x_i_79_n_0,
      I4 => position(24),
      I5 => product_x_i_89_n_0,
      O => product_x_i_34_n_0
    );
product_x_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE8D888C91"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_340_n_0
    );
product_x_i_341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000015554"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_341_n_0
    );
product_x_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006600BE003B00EE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_342_n_0
    );
product_x_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFBBBBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_343_n_0
    );
product_x_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110111EEEAEEAA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_344_n_0
    );
product_x_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023233332"
    )
        port map (
      I0 => position(27),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_345_n_0
    );
product_x_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777337333"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_346_n_0
    );
product_x_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4905051"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_347_n_0
    );
product_x_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050455316"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_348_n_0
    );
product_x_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F0F70"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(26),
      I3 => position(19),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_349_n_0
    );
product_x_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_90_n_0,
      I1 => product_x_i_91_n_0,
      O => product_x_i_35_n_0,
      S => position(20)
    );
product_x_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110111BBCCEECC"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_350_n_0
    );
product_x_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2227776A"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_351_n_0
    );
product_x_i_352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC440050414150"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_352_n_0
    );
product_x_i_353: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      O => product_x_i_353_n_0
    );
product_x_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00FA00FA00FA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_354_n_0
    );
product_x_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2DDD6DED"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(19),
      I3 => position(18),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_355_n_0
    );
product_x_i_356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"504A00BA50BF00BA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_356_n_0
    );
product_x_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00155555FFFEAAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(25),
      O => product_x_i_357_n_0
    );
product_x_i_358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECDDD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_358_n_0
    );
product_x_i_359: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A06050A"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      O => product_x_i_359_n_0
    );
product_x_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_92_n_0,
      I1 => product_x_i_93_n_0,
      O => product_x_i_36_n_0,
      S => position(20)
    );
product_x_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABABE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_360_n_0
    );
product_x_i_361: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(19),
      O => product_x_i_361_n_0
    );
product_x_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFFFEAAA"
    )
        port map (
      I0 => position(25),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_362_n_0
    );
product_x_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA3111102"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_363_n_0
    );
product_x_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_364_n_0
    );
product_x_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55544444ABABEAEE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_365_n_0
    );
product_x_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333444533334545"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(19),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_366_n_0
    );
product_x_i_367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA1100AAAA0445"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_367_n_0
    );
product_x_i_368: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(17),
      O => product_x_i_368_n_0
    );
product_x_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A1F1B1E1B1B1F1B"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(16),
      O => product_x_i_369_n_0
    );
product_x_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_94_n_0,
      I1 => product_x_i_95_n_0,
      O => product_x_i_37_n_0,
      S => position(20)
    );
product_x_i_370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555BBFF5555BFFE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_370_n_0
    );
product_x_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666244551110"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_371_n_0
    );
product_x_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555ABBB5555BAAA"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_372_n_0
    );
product_x_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555444888CD891"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_373_n_0
    );
product_x_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00455550"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_374_n_0
    );
product_x_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACDAA84AB50BB55"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_375_n_0
    );
product_x_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000111AAEFAAFA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_376_n_0
    );
product_x_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554EEEE4444EAAB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_377_n_0
    );
product_x_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB45551100"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_378_n_0
    );
product_x_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCC080"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_379_n_0
    );
product_x_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_96_n_0,
      I1 => product_x_i_97_n_0,
      O => product_x_i_38_n_0,
      S => position(20)
    );
product_x_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8C50514"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_380_n_0
    );
product_x_i_381: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      O => product_x_i_381_n_0
    );
product_x_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11555544EBAFBEAF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_382_n_0
    );
product_x_i_383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333777777777"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_383_n_0
    );
product_x_i_384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550155AAFFBF80"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(17),
      I3 => position(19),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_384_n_0
    );
product_x_i_385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFAAEEEE88DD"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_385_n_0
    );
product_x_i_386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555589DDDC80"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_386_n_0
    );
product_x_i_387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D988D88822372326"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(19),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_387_n_0
    );
product_x_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBBEEE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_388_n_0
    );
product_x_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF65ED45ED"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_389_n_0
    );
product_x_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_98_n_0,
      I1 => product_x_i_99_n_0,
      O => product_x_i_39_n_0,
      S => position(20)
    );
product_x_i_390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2A6E2A6E7A3A3AA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(16),
      O => product_x_i_390_n_0
    );
product_x_i_391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400D85444115444"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_391_n_0
    );
product_x_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBBA0111"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_392_n_0
    );
product_x_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFFF00115440"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_393_n_0
    );
product_x_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115450477775055"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_394_n_0
    );
product_x_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111EBBB1111BAAB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_395_n_0
    );
product_x_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFEABFEA"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_396_n_0
    );
product_x_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5040AAAA0515"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_397_n_0
    );
product_x_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33EE622276EE32FE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_398_n_0
    );
product_x_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555554"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_399_n_0
    );
product_x_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => position(21),
      I1 => product_x_i_20_n_0,
      I2 => position(20),
      I3 => product_x_i_21_n_0,
      I4 => position(24),
      I5 => position(22),
      O => product_x_i_4_n_0
    );
product_x_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => product_x_i_100_n_0,
      I1 => position(20),
      I2 => product_x_i_101_n_0,
      I3 => position(24),
      I4 => product_x_i_102_n_0,
      O => product_x_i_40_n_0
    );
product_x_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8E050519"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_400_n_0
    );
product_x_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000403333333"
    )
        port map (
      I0 => position(16),
      I1 => position(26),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      I5 => position(25),
      O => product_x_i_401_n_0
    );
product_x_i_402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCDCD32322232"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(19),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_402_n_0
    );
product_x_i_403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF00000000"
    )
        port map (
      I0 => position(26),
      I1 => position(17),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(25),
      O => product_x_i_403_n_0
    );
product_x_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBEEE9998CCD1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_404_n_0
    );
product_x_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11110111"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_405_n_0
    );
product_x_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE9C815405"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_406_n_0
    );
product_x_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7445C9A8"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_407_n_0
    );
product_x_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE9D94"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_408_n_0
    );
product_x_i_409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555BAEE5554BBAE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_409_n_0
    );
product_x_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_103_n_0,
      I1 => product_x_i_104_n_0,
      O => product_x_i_41_n_0,
      S => position(20)
    );
product_x_i_410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC5151BABFC8D9"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_410_n_0
    );
product_x_i_411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020A0A1A1A1A"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(17),
      I5 => position(19),
      O => product_x_i_411_n_0
    );
product_x_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDA8BDB9BCB9BCB1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_412_n_0
    );
product_x_i_413: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F5"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      O => product_x_i_413_n_0
    );
product_x_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FFEEDD76AAEE88"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_414_n_0
    );
product_x_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555557"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_415_n_0
    );
product_x_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444442BFE8FF89"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_416_n_0
    );
product_x_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00A800"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(25),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_417_n_0
    );
product_x_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501110111550003"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_418_n_0
    );
product_x_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AABB5555ABBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_419_n_0
    );
product_x_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => product_x_i_105_n_0,
      I1 => position(20),
      I2 => product_x_i_106_n_0,
      I3 => position(24),
      I4 => product_x_i_107_n_0,
      O => product_x_i_42_n_0
    );
product_x_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE05BB50EB41BB53"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_420_n_0
    );
product_x_i_421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDD99D999"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_421_n_0
    );
product_x_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441D99C1111C881"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_422_n_0
    );
product_x_i_423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF9840BBAA0100"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_423_n_0
    );
product_x_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EA54EE11AA42"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_424_n_0
    );
product_x_i_425: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE23AA66AB36BB63"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_425_n_0
    );
product_x_i_426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE99BEFEEB99EBAF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_426_n_0
    );
product_x_i_427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BE04FA46AB77BF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_427_n_0
    );
product_x_i_428: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => position(25),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      O => product_x_i_428_n_0
    );
product_x_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB5501BBFF4055"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_429_n_0
    );
product_x_i_43: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_108_n_0,
      I1 => product_x_i_109_n_0,
      O => product_x_i_43_n_0,
      S => position(20)
    );
product_x_i_430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF5550AFBF0015"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(19),
      I3 => position(16),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_430_n_0
    );
product_x_i_431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"185D454058484544"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_431_n_0
    );
product_x_i_432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(17),
      I3 => position(19),
      I4 => position(26),
      I5 => position(25),
      O => product_x_i_432_n_0
    );
product_x_i_433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA8BBEE8899EBBC"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_433_n_0
    );
product_x_i_434: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABFF"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(17),
      I3 => position(19),
      I4 => position(25),
      O => product_x_i_434_n_0
    );
product_x_i_435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3E6E6A7E2E2E2"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_435_n_0
    );
product_x_i_436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4A4A4A0A0A0A0A"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(17),
      I5 => position(19),
      O => product_x_i_436_n_0
    );
product_x_i_437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777222CDDC9891"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_437_n_0
    );
product_x_i_438: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => position(19),
      I1 => position(18),
      I2 => position(26),
      I3 => position(25),
      O => product_x_i_438_n_0
    );
product_x_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111014011114657"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_439_n_0
    );
product_x_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_110_n_0,
      I1 => product_x_i_111_n_0,
      I2 => position(20),
      I3 => product_x_i_112_n_0,
      I4 => position(24),
      I5 => product_x_i_113_n_0,
      O => product_x_i_44_n_0
    );
product_x_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF4555AABF5444"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_440_n_0
    );
product_x_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBEAE8CD14015"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_441_n_0
    );
product_x_i_442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"453755371077007E"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_442_n_0
    );
product_x_i_443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F6F5CB8A"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_443_n_0
    );
product_x_i_444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111155414150163"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_444_n_0
    );
product_x_i_45: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_114_n_0,
      I1 => product_x_i_115_n_0,
      O => product_x_i_45_n_0,
      S => position(20)
    );
product_x_i_46: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_116_n_0,
      I1 => product_x_i_117_n_0,
      O => product_x_i_46_n_0,
      S => position(20)
    );
product_x_i_47: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_118_n_0,
      I1 => product_x_i_119_n_0,
      O => product_x_i_47_n_0,
      S => position(20)
    );
product_x_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_120_n_0,
      I1 => product_x_i_121_n_0,
      I2 => position(20),
      I3 => product_x_i_122_n_0,
      I4 => position(24),
      I5 => product_x_i_123_n_0,
      O => product_x_i_48_n_0
    );
product_x_i_49: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_124_n_0,
      I1 => product_x_i_125_n_0,
      O => product_x_i_49_n_0,
      S => position(20)
    );
product_x_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => product_x_i_22_n_0,
      I1 => position(21),
      I2 => position(20),
      I3 => product_x_i_20_n_0,
      I4 => position(24),
      I5 => position(22),
      O => product_x_i_5_n_0
    );
product_x_i_50: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_126_n_0,
      I1 => product_x_i_127_n_0,
      O => product_x_i_50_n_0,
      S => position(20)
    );
product_x_i_51: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_128_n_0,
      I1 => product_x_i_129_n_0,
      O => product_x_i_51_n_0,
      S => position(20)
    );
product_x_i_52: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_130_n_0,
      I1 => product_x_i_131_n_0,
      O => product_x_i_52_n_0,
      S => position(20)
    );
product_x_i_53: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_132_n_0,
      I1 => product_x_i_133_n_0,
      O => product_x_i_53_n_0,
      S => position(20)
    );
product_x_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_134_n_0,
      I1 => product_x_i_135_n_0,
      O => product_x_i_54_n_0,
      S => position(20)
    );
product_x_i_55: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_136_n_0,
      I1 => product_x_i_137_n_0,
      O => product_x_i_55_n_0,
      S => position(20)
    );
product_x_i_56: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_138_n_0,
      I1 => product_x_i_139_n_0,
      O => product_x_i_56_n_0,
      S => position(20)
    );
product_x_i_57: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_140_n_0,
      I1 => product_x_i_141_n_0,
      O => product_x_i_57_n_0,
      S => position(20)
    );
product_x_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_142_n_0,
      I1 => product_x_i_143_n_0,
      I2 => position(20),
      I3 => product_x_i_144_n_0,
      I4 => position(24),
      I5 => product_x_i_145_n_0,
      O => product_x_i_58_n_0
    );
product_x_i_59: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_146_n_0,
      I1 => product_x_i_147_n_0,
      O => product_x_i_59_n_0,
      S => position(20)
    );
product_x_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => position(20),
      I1 => product_x_i_23_n_0,
      I2 => position(22),
      I3 => product_x_i_24_n_0,
      I4 => position(21),
      I5 => product_x_i_25_n_0,
      O => product_x_i_6_n_0
    );
product_x_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_148_n_0,
      I1 => product_x_i_149_n_0,
      I2 => position(20),
      I3 => product_x_i_150_n_0,
      I4 => position(24),
      I5 => product_x_i_151_n_0,
      O => product_x_i_60_n_0
    );
product_x_i_61: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_152_n_0,
      I1 => product_x_i_153_n_0,
      O => product_x_i_61_n_0,
      S => position(20)
    );
product_x_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_154_n_0,
      I1 => product_x_i_155_n_0,
      I2 => position(20),
      I3 => product_x_i_156_n_0,
      I4 => position(24),
      I5 => product_x_i_157_n_0,
      O => product_x_i_62_n_0
    );
product_x_i_63: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_158_n_0,
      I1 => product_x_i_159_n_0,
      O => product_x_i_63_n_0,
      S => position(20)
    );
product_x_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      O => product_x_i_64_n_0
    );
product_x_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      O => product_x_i_65_n_0
    );
product_x_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000012321"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_66_n_0
    );
product_x_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      O => product_x_i_67_n_0
    );
product_x_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020B"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      O => product_x_i_68_n_0
    );
product_x_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(18),
      I3 => position(25),
      O => product_x_i_69_n_0
    );
product_x_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_26_n_0,
      I1 => product_x_i_27_n_0,
      O => product_x_i_7_n_0,
      S => position(22)
    );
product_x_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005150504"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => product_x_i_160_n_0,
      I5 => position(27),
      O => product_x_i_70_n_0
    );
product_x_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100121"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_71_n_0
    );
product_x_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      O => product_x_i_72_n_0
    );
product_x_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      O => product_x_i_73_n_0
    );
product_x_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000554"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_74_n_0
    );
product_x_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003102301"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_75_n_0
    );
product_x_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_69_n_0,
      I2 => position(19),
      I3 => product_x_i_161_n_0,
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_76_n_0
    );
product_x_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_162_n_0,
      I2 => position(19),
      I3 => product_x_i_67_n_0,
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_77_n_0
    );
product_x_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_72_n_0,
      I2 => position(19),
      I3 => position(23),
      I4 => product_x_i_163_n_0,
      I5 => position(27),
      O => product_x_i_78_n_0
    );
product_x_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(27),
      O => product_x_i_79_n_0
    );
product_x_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_28_n_0,
      I1 => product_x_i_29_n_0,
      I2 => position(22),
      I3 => product_x_i_30_n_0,
      I4 => position(21),
      I5 => product_x_i_31_n_0,
      O => product_x_i_8_n_0
    );
product_x_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_80_n_0
    );
product_x_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040454"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_164_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(24),
      O => product_x_i_81_n_0
    );
product_x_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040504"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_165_n_0,
      I2 => position(26),
      I3 => position(23),
      I4 => position(25),
      I5 => position(24),
      O => product_x_i_82_n_0
    );
product_x_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => product_x_i_166_n_0,
      I1 => position(24),
      I2 => product_x_i_167_n_0,
      I3 => position(23),
      I4 => product_x_i_168_n_0,
      I5 => position(27),
      O => product_x_i_83_n_0
    );
product_x_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040454"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_169_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(24),
      O => product_x_i_84_n_0
    );
product_x_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001555"
    )
        port map (
      I0 => position(19),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_85_n_0
    );
product_x_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005040404"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(27),
      O => product_x_i_86_n_0
    );
product_x_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_64_n_0,
      I2 => position(17),
      I3 => position(19),
      I4 => product_x_i_69_n_0,
      I5 => position(27),
      O => product_x_i_87_n_0
    );
product_x_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_67_n_0,
      I2 => position(16),
      I3 => position(19),
      I4 => product_x_i_170_n_0,
      I5 => position(27),
      O => product_x_i_88_n_0
    );
product_x_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_171_n_0,
      I2 => position(23),
      I3 => product_x_i_172_n_0,
      I4 => position(27),
      O => product_x_i_89_n_0
    );
product_x_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_32_n_0,
      I1 => product_x_i_33_n_0,
      I2 => position(22),
      I3 => product_x_i_34_n_0,
      I4 => position(21),
      I5 => product_x_i_35_n_0,
      O => product_x_i_9_n_0
    );
product_x_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8F3B8C0"
    )
        port map (
      I0 => product_x_i_73_n_0,
      I1 => position(24),
      I2 => product_x_i_167_n_0,
      I3 => position(23),
      I4 => product_x_i_173_n_0,
      I5 => position(27),
      O => product_x_i_90_n_0
    );
product_x_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003570302"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => position(25),
      I3 => position(23),
      I4 => product_x_i_174_n_0,
      I5 => position(27),
      O => product_x_i_91_n_0
    );
product_x_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030753020"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => position(25),
      I3 => position(23),
      I4 => product_x_i_175_n_0,
      I5 => position(27),
      O => product_x_i_92_n_0
    );
product_x_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CD00C8"
    )
        port map (
      I0 => position(24),
      I1 => position(25),
      I2 => position(23),
      I3 => position(26),
      I4 => product_x_i_176_n_0,
      I5 => position(27),
      O => product_x_i_93_n_0
    );
product_x_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => product_x_i_177_n_0,
      I1 => position(24),
      I2 => product_x_i_178_n_0,
      I3 => position(23),
      I4 => product_x_i_179_n_0,
      I5 => position(27),
      O => product_x_i_94_n_0
    );
product_x_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F033BB00F00088"
    )
        port map (
      I0 => product_x_i_180_n_0,
      I1 => position(24),
      I2 => product_x_i_181_n_0,
      I3 => position(27),
      I4 => position(23),
      I5 => product_x_i_182_n_0,
      O => product_x_i_95_n_0
    );
product_x_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => product_x_i_177_n_0,
      I1 => position(24),
      I2 => product_x_i_183_n_0,
      I3 => position(23),
      I4 => product_x_i_184_n_0,
      I5 => position(27),
      O => product_x_i_96_n_0
    );
product_x_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B3F0B0C"
    )
        port map (
      I0 => position(25),
      I1 => position(24),
      I2 => position(26),
      I3 => position(23),
      I4 => product_x_i_185_n_0,
      I5 => position(27),
      O => product_x_i_97_n_0
    );
product_x_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8F3B8C0"
    )
        port map (
      I0 => product_x_i_181_n_0,
      I1 => position(24),
      I2 => product_x_i_186_n_0,
      I3 => position(23),
      I4 => product_x_i_187_n_0,
      I5 => position(27),
      O => product_x_i_98_n_0
    );
product_x_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => product_x_i_177_n_0,
      I1 => position(24),
      I2 => product_x_i_188_n_0,
      I3 => position(23),
      I4 => product_x_i_189_n_0,
      I5 => position(27),
      O => product_x_i_99_n_0
    );
product_z: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => position(47),
      A(28) => position(47),
      A(27) => position(47),
      A(26) => position(47),
      A(25) => position(47),
      A(24) => position(47),
      A(23) => position(47),
      A(22) => position(47),
      A(21) => position(47),
      A(20) => position(47),
      A(19) => position(47),
      A(18) => position(47),
      A(17) => position(47),
      A(16) => position(47),
      A(15 downto 0) => position(47 downto 32),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_z_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_x_i_1_n_0,
      B(16) => product_x_i_1_n_0,
      B(15) => product_x_i_1_n_0,
      B(14) => product_x_i_2_n_0,
      B(13) => product_x_i_3_n_0,
      B(12) => product_x_i_4_n_0,
      B(11) => product_x_i_5_n_0,
      B(10) => product_x_i_6_n_0,
      B(9) => product_x_i_7_n_0,
      B(8) => product_x_i_8_n_0,
      B(7) => product_x_i_9_n_0,
      B(6) => product_x_i_10_n_0,
      B(5) => product_x_i_11_n_0,
      B(4) => product_x_i_12_n_0,
      B(3) => product_x_i_13_n_0,
      B(2) => product_x_i_14_n_0,
      B(1) => product_x_i_15_n_0,
      B(0) => product_x_i_16_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_z_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_z_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_z_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_z_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_z_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_product_z_P_UNCONNECTED(47 downto 32),
      P(31) => product_z_n_74,
      P(30) => product_z_n_75,
      P(29) => product_z_n_76,
      P(28) => product_z_n_77,
      P(27) => product_z_n_78,
      P(26) => product_z_n_79,
      P(25) => product_z_n_80,
      P(24) => product_z_n_81,
      P(23) => product_z_n_82,
      P(22) => product_z_n_83,
      P(21) => product_z_n_84,
      P(20) => product_z_n_85,
      P(19) => product_z_n_86,
      P(18 downto 3) => ratio_z_wire(15 downto 0),
      P(2) => product_z_n_103,
      P(1) => product_z_n_104,
      P(0) => product_z_n_105,
      PATTERNBDETECT => NLW_product_z_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_z_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_product_z_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_z_UNDERFLOW_UNCONNECTED
    );
\pwm_counter[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter_reg(0),
      I1 => pwm_counter_reg(10),
      I2 => pwm_counter_reg(2),
      I3 => pwm_counter_reg(1),
      O => \pwm_counter[0]_i_10_n_0\
    );
\pwm_counter[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => pwm_counter_reg(18),
      I1 => pwm_counter_reg(19),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(20),
      I4 => \pwm_counter[0]_i_7_n_0\,
      O => \pwm_counter[0]_i_2_n_0\
    );
\pwm_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(3),
      O => \pwm_counter[0]_i_3_n_0\
    );
\pwm_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(2),
      O => \pwm_counter[0]_i_4_n_0\
    );
\pwm_counter[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(1),
      O => \pwm_counter[0]_i_5_n_0\
    );
\pwm_counter[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => pwm_counter_reg(0),
      I1 => \pwm_counter[0]_i_7_n_0\,
      I2 => pwm_counter_reg(20),
      I3 => pwm_counter_reg(17),
      I4 => pwm_counter_reg(19),
      I5 => pwm_counter_reg(18),
      O => \pwm_counter[0]_i_6_n_0\
    );
\pwm_counter[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555557"
    )
        port map (
      I0 => pwm_counter_reg(15),
      I1 => \pwm_counter[0]_i_8_n_0\,
      I2 => \pwm_counter[0]_i_9_n_0\,
      I3 => pwm_counter_reg(11),
      I4 => pwm_counter_reg(14),
      I5 => pwm_counter_reg(16),
      O => \pwm_counter[0]_i_7_n_0\
    );
\pwm_counter[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFEFC"
    )
        port map (
      I0 => pwm_counter_reg(9),
      I1 => pwm_counter_reg(12),
      I2 => pwm_counter_reg(13),
      I3 => pwm_counter_reg(10),
      I4 => pwm_counter_reg(8),
      I5 => pwm_counter_reg(7),
      O => \pwm_counter[0]_i_8_n_0\
    );
\pwm_counter[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pwm_counter_reg(3),
      I1 => pwm_counter_reg(4),
      I2 => pwm_counter_reg(5),
      I3 => pwm_counter_reg(6),
      I4 => \pwm_counter[0]_i_10_n_0\,
      O => \pwm_counter[0]_i_9_n_0\
    );
\pwm_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(15),
      O => \pwm_counter[12]_i_2_n_0\
    );
\pwm_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(14),
      O => \pwm_counter[12]_i_3_n_0\
    );
\pwm_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(13),
      O => \pwm_counter[12]_i_4_n_0\
    );
\pwm_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(12),
      O => \pwm_counter[12]_i_5_n_0\
    );
\pwm_counter[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(18),
      I4 => pwm_counter_reg(19),
      O => \pwm_counter[16]_i_2_n_0\
    );
\pwm_counter[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      O => \pwm_counter[16]_i_3_n_0\
    );
\pwm_counter[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(19),
      I3 => pwm_counter_reg(18),
      I4 => pwm_counter_reg(17),
      O => \pwm_counter[16]_i_4_n_0\
    );
\pwm_counter[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(16),
      O => \pwm_counter[16]_i_5_n_0\
    );
\pwm_counter[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(17),
      I2 => pwm_counter_reg(19),
      I3 => pwm_counter_reg(18),
      I4 => pwm_counter_reg(20),
      O => \pwm_counter[20]_i_2_n_0\
    );
\pwm_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(7),
      O => \pwm_counter[4]_i_2_n_0\
    );
\pwm_counter[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(6),
      O => \pwm_counter[4]_i_3_n_0\
    );
\pwm_counter[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(5),
      O => \pwm_counter[4]_i_4_n_0\
    );
\pwm_counter[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(4),
      O => \pwm_counter[4]_i_5_n_0\
    );
\pwm_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(11),
      O => \pwm_counter[8]_i_2_n_0\
    );
\pwm_counter[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(10),
      O => \pwm_counter[8]_i_3_n_0\
    );
\pwm_counter[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(9),
      O => \pwm_counter[8]_i_4_n_0\
    );
\pwm_counter[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(8),
      O => \pwm_counter[8]_i_5_n_0\
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_7\,
      Q => pwm_counter_reg(0)
    );
\pwm_counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_counter_reg[0]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[0]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[0]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \pwm_counter[0]_i_2_n_0\,
      O(3) => \pwm_counter_reg[0]_i_1_n_4\,
      O(2) => \pwm_counter_reg[0]_i_1_n_5\,
      O(1) => \pwm_counter_reg[0]_i_1_n_6\,
      O(0) => \pwm_counter_reg[0]_i_1_n_7\,
      S(3) => \pwm_counter[0]_i_3_n_0\,
      S(2) => \pwm_counter[0]_i_4_n_0\,
      S(1) => \pwm_counter[0]_i_5_n_0\,
      S(0) => \pwm_counter[0]_i_6_n_0\
    );
\pwm_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_5\,
      Q => pwm_counter_reg(10)
    );
\pwm_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_4\,
      Q => pwm_counter_reg(11)
    );
\pwm_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_7\,
      Q => pwm_counter_reg(12)
    );
\pwm_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[8]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[12]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[12]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[12]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[12]_i_1_n_4\,
      O(2) => \pwm_counter_reg[12]_i_1_n_5\,
      O(1) => \pwm_counter_reg[12]_i_1_n_6\,
      O(0) => \pwm_counter_reg[12]_i_1_n_7\,
      S(3) => \pwm_counter[12]_i_2_n_0\,
      S(2) => \pwm_counter[12]_i_3_n_0\,
      S(1) => \pwm_counter[12]_i_4_n_0\,
      S(0) => \pwm_counter[12]_i_5_n_0\
    );
\pwm_counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_6\,
      Q => pwm_counter_reg(13)
    );
\pwm_counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_5\,
      Q => pwm_counter_reg(14)
    );
\pwm_counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_4\,
      Q => pwm_counter_reg(15)
    );
\pwm_counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_7\,
      Q => pwm_counter_reg(16)
    );
\pwm_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[12]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[16]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[16]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[16]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[16]_i_1_n_4\,
      O(2) => \pwm_counter_reg[16]_i_1_n_5\,
      O(1) => \pwm_counter_reg[16]_i_1_n_6\,
      O(0) => \pwm_counter_reg[16]_i_1_n_7\,
      S(3) => \pwm_counter[16]_i_2_n_0\,
      S(2) => \pwm_counter[16]_i_3_n_0\,
      S(1) => \pwm_counter[16]_i_4_n_0\,
      S(0) => \pwm_counter[16]_i_5_n_0\
    );
\pwm_counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_6\,
      Q => pwm_counter_reg(17)
    );
\pwm_counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_5\,
      Q => pwm_counter_reg(18)
    );
\pwm_counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_4\,
      Q => pwm_counter_reg(19)
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_6\,
      Q => pwm_counter_reg(1)
    );
\pwm_counter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[20]_i_1_n_7\,
      Q => pwm_counter_reg(20)
    );
\pwm_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_pwm_counter_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_counter_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_counter_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_counter[20]_i_2_n_0\
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_5\,
      Q => pwm_counter_reg(2)
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_4\,
      Q => pwm_counter_reg(3)
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_7\,
      Q => pwm_counter_reg(4)
    );
\pwm_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[0]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[4]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[4]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[4]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[4]_i_1_n_4\,
      O(2) => \pwm_counter_reg[4]_i_1_n_5\,
      O(1) => \pwm_counter_reg[4]_i_1_n_6\,
      O(0) => \pwm_counter_reg[4]_i_1_n_7\,
      S(3) => \pwm_counter[4]_i_2_n_0\,
      S(2) => \pwm_counter[4]_i_3_n_0\,
      S(1) => \pwm_counter[4]_i_4_n_0\,
      S(0) => \pwm_counter[4]_i_5_n_0\
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_6\,
      Q => pwm_counter_reg(5)
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_5\,
      Q => pwm_counter_reg(6)
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_4\,
      Q => pwm_counter_reg(7)
    );
\pwm_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_7\,
      Q => pwm_counter_reg(8)
    );
\pwm_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[4]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[8]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[8]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[8]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[8]_i_1_n_4\,
      O(2) => \pwm_counter_reg[8]_i_1_n_5\,
      O(1) => \pwm_counter_reg[8]_i_1_n_6\,
      O(0) => \pwm_counter_reg[8]_i_1_n_7\,
      S(3) => \pwm_counter[8]_i_2_n_0\,
      S(2) => \pwm_counter[8]_i_3_n_0\,
      S(1) => \pwm_counter[8]_i_4_n_0\,
      S(0) => \pwm_counter[8]_i_5_n_0\
    );
\pwm_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_6\,
      Q => pwm_counter_reg(9)
    );
pwm_pan0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_pan0_carry_n_0,
      CO(2) => pwm_pan0_carry_n_1,
      CO(1) => pwm_pan0_carry_n_2,
      CO(0) => pwm_pan0_carry_n_3,
      CYINIT => '0',
      DI(3) => pwm_pan0_carry_i_1_n_0,
      DI(2) => pwm_pan0_carry_i_2_n_0,
      DI(1) => pwm_pan0_carry_i_3_n_0,
      DI(0) => pwm_pan0_carry_i_4_n_0,
      O(3 downto 0) => NLW_pwm_pan0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_pan0_carry_i_5_n_0,
      S(2) => pwm_pan0_carry_i_6_n_0,
      S(1) => pwm_pan0_carry_i_7_n_0,
      S(0) => pwm_pan0_carry_i_8_n_0
    );
\pwm_pan0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_pan0_carry_n_0,
      CO(3) => \pwm_pan0_carry__0_n_0\,
      CO(2) => \pwm_pan0_carry__0_n_1\,
      CO(1) => \pwm_pan0_carry__0_n_2\,
      CO(0) => \pwm_pan0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_pan0_carry__0_i_1_n_0\,
      DI(2) => \pwm_pan0_carry__0_i_2_n_0\,
      DI(1) => \pwm_pan0_carry__0_i_3_n_0\,
      DI(0) => \pwm_pan0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_pwm_pan0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_pan0_carry__0_i_5_n_0\,
      S(2) => \pwm_pan0_carry__0_i_6_n_0\,
      S(1) => \pwm_pan0_carry__0_i_7_n_0\,
      S(0) => \pwm_pan0_carry__0_i_8_n_0\
    );
\pwm_pan0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(14),
      I1 => pwm_counter_reg(14),
      I2 => pwm_counter_reg(15),
      I3 => pan_pulse_count(15),
      O => \pwm_pan0_carry__0_i_1_n_0\
    );
\pwm_pan0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(12),
      I1 => pwm_counter_reg(12),
      I2 => pwm_counter_reg(13),
      I3 => pan_pulse_count(13),
      O => \pwm_pan0_carry__0_i_2_n_0\
    );
\pwm_pan0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(10),
      I1 => pwm_counter_reg(10),
      I2 => pwm_counter_reg(11),
      I3 => pan_pulse_count(11),
      O => \pwm_pan0_carry__0_i_3_n_0\
    );
\pwm_pan0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(8),
      I1 => pwm_counter_reg(8),
      I2 => pwm_counter_reg(9),
      I3 => pan_pulse_count(9),
      O => \pwm_pan0_carry__0_i_4_n_0\
    );
\pwm_pan0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(15),
      I1 => pan_pulse_count(15),
      I2 => pan_pulse_count(14),
      I3 => pwm_counter_reg(14),
      O => \pwm_pan0_carry__0_i_5_n_0\
    );
\pwm_pan0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(13),
      I1 => pan_pulse_count(13),
      I2 => pan_pulse_count(12),
      I3 => pwm_counter_reg(12),
      O => \pwm_pan0_carry__0_i_6_n_0\
    );
\pwm_pan0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(11),
      I1 => pan_pulse_count(11),
      I2 => pan_pulse_count(10),
      I3 => pwm_counter_reg(10),
      O => \pwm_pan0_carry__0_i_7_n_0\
    );
\pwm_pan0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(9),
      I1 => pan_pulse_count(9),
      I2 => pan_pulse_count(8),
      I3 => pwm_counter_reg(8),
      O => \pwm_pan0_carry__0_i_8_n_0\
    );
\pwm_pan0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_pan0_carry__0_n_0\,
      CO(3) => \pwm_pan0_carry__1_n_0\,
      CO(2) => \pwm_pan0_carry__1_n_1\,
      CO(1) => \pwm_pan0_carry__1_n_2\,
      CO(0) => \pwm_pan0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => pan_pulse_count(31),
      DI(2) => pan_pulse_count(31),
      DI(1) => \pwm_pan0_carry__1_i_1_n_0\,
      DI(0) => \pwm_pan0_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_pwm_pan0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_pan0_carry__1_i_3_n_0\,
      S(2) => \pwm_pan0_carry__1_i_4_n_0\,
      S(1) => \pwm_pan0_carry__1_i_5_n_0\,
      S(0) => \pwm_pan0_carry__1_i_6_n_0\
    );
\pwm_pan0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => pwm_counter_reg(18),
      I1 => pwm_counter_reg(19),
      I2 => pan_pulse_count(31),
      O => \pwm_pan0_carry__1_i_1_n_0\
    );
\pwm_pan0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(16),
      I1 => pwm_counter_reg(16),
      I2 => pwm_counter_reg(17),
      I3 => pan_pulse_count(17),
      O => \pwm_pan0_carry__1_i_2_n_0\
    );
\pwm_pan0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__1_i_3_n_0\
    );
\pwm_pan0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_counter_reg(20),
      I1 => pan_pulse_count(31),
      O => \pwm_pan0_carry__1_i_4_n_0\
    );
\pwm_pan0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => pwm_counter_reg(19),
      I1 => pan_pulse_count(31),
      I2 => pwm_counter_reg(18),
      O => \pwm_pan0_carry__1_i_5_n_0\
    );
\pwm_pan0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(17),
      I1 => pan_pulse_count(17),
      I2 => pan_pulse_count(16),
      I3 => pwm_counter_reg(16),
      O => \pwm_pan0_carry__1_i_6_n_0\
    );
\pwm_pan0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_pan0_carry__1_n_0\,
      CO(3) => p_0_in,
      CO(2) => \pwm_pan0_carry__2_n_1\,
      CO(1) => \pwm_pan0_carry__2_n_2\,
      CO(0) => \pwm_pan0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => pan_pulse_count(31),
      DI(2) => pan_pulse_count(31),
      DI(1) => pan_pulse_count(31),
      DI(0) => pan_pulse_count(31),
      O(3 downto 0) => \NLW_pwm_pan0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_pan0_carry__2_i_1_n_0\,
      S(2) => \pwm_pan0_carry__2_i_2_n_0\,
      S(1) => \pwm_pan0_carry__2_i_3_n_0\,
      S(0) => \pwm_pan0_carry__2_i_4_n_0\
    );
\pwm_pan0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_1_n_0\
    );
\pwm_pan0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_2_n_0\
    );
\pwm_pan0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_3_n_0\
    );
\pwm_pan0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_4_n_0\
    );
pwm_pan0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(6),
      I1 => pwm_counter_reg(6),
      I2 => pwm_counter_reg(7),
      I3 => pan_pulse_count(7),
      O => pwm_pan0_carry_i_1_n_0
    );
pwm_pan0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(4),
      I1 => pwm_counter_reg(4),
      I2 => pwm_counter_reg(5),
      I3 => pan_pulse_count(5),
      O => pwm_pan0_carry_i_2_n_0
    );
pwm_pan0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(2),
      I1 => pwm_counter_reg(2),
      I2 => pwm_counter_reg(3),
      I3 => pan_pulse_count(3),
      O => pwm_pan0_carry_i_3_n_0
    );
pwm_pan0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(0),
      I1 => pwm_counter_reg(0),
      I2 => pwm_counter_reg(1),
      I3 => pan_pulse_count(1),
      O => pwm_pan0_carry_i_4_n_0
    );
pwm_pan0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(7),
      I1 => pan_pulse_count(7),
      I2 => pan_pulse_count(6),
      I3 => pwm_counter_reg(6),
      O => pwm_pan0_carry_i_5_n_0
    );
pwm_pan0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(5),
      I1 => pan_pulse_count(5),
      I2 => pan_pulse_count(4),
      I3 => pwm_counter_reg(4),
      O => pwm_pan0_carry_i_6_n_0
    );
pwm_pan0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(3),
      I1 => pan_pulse_count(3),
      I2 => pan_pulse_count(2),
      I3 => pwm_counter_reg(2),
      O => pwm_pan0_carry_i_7_n_0
    );
pwm_pan0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(1),
      I1 => pan_pulse_count(1),
      I2 => pan_pulse_count(0),
      I3 => pwm_counter_reg(0),
      O => pwm_pan0_carry_i_8_n_0
    );
pwm_pan_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => pwm_pan_i_1_n_0
    );
pwm_pan_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => p_0_in,
      Q => pwm_pan
    );
pwm_tilt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_tilt0_carry_n_0,
      CO(2) => pwm_tilt0_carry_n_1,
      CO(1) => pwm_tilt0_carry_n_2,
      CO(0) => pwm_tilt0_carry_n_3,
      CYINIT => '0',
      DI(3) => pwm_tilt0_carry_i_1_n_0,
      DI(2) => pwm_tilt0_carry_i_2_n_0,
      DI(1) => pwm_tilt0_carry_i_3_n_0,
      DI(0) => pwm_tilt0_carry_i_4_n_0,
      O(3 downto 0) => NLW_pwm_tilt0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_tilt0_carry_i_5_n_0,
      S(2) => pwm_tilt0_carry_i_6_n_0,
      S(1) => pwm_tilt0_carry_i_7_n_0,
      S(0) => pwm_tilt0_carry_i_8_n_0
    );
\pwm_tilt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_tilt0_carry_n_0,
      CO(3) => \pwm_tilt0_carry__0_n_0\,
      CO(2) => \pwm_tilt0_carry__0_n_1\,
      CO(1) => \pwm_tilt0_carry__0_n_2\,
      CO(0) => \pwm_tilt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_tilt0_carry__0_i_1_n_0\,
      DI(2) => \pwm_tilt0_carry__0_i_2_n_0\,
      DI(1) => \pwm_tilt0_carry__0_i_3_n_0\,
      DI(0) => \pwm_tilt0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_pwm_tilt0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_tilt0_carry__0_i_5_n_0\,
      S(2) => \pwm_tilt0_carry__0_i_6_n_0\,
      S(1) => \pwm_tilt0_carry__0_i_7_n_0\,
      S(0) => \pwm_tilt0_carry__0_i_8_n_0\
    );
\pwm_tilt0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(14),
      I1 => pwm_counter_reg(14),
      I2 => pwm_counter_reg(15),
      I3 => tilt_pulse_count(15),
      O => \pwm_tilt0_carry__0_i_1_n_0\
    );
\pwm_tilt0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(12),
      I1 => pwm_counter_reg(12),
      I2 => pwm_counter_reg(13),
      I3 => tilt_pulse_count(13),
      O => \pwm_tilt0_carry__0_i_2_n_0\
    );
\pwm_tilt0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(10),
      I1 => pwm_counter_reg(10),
      I2 => pwm_counter_reg(11),
      I3 => tilt_pulse_count(11),
      O => \pwm_tilt0_carry__0_i_3_n_0\
    );
\pwm_tilt0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(8),
      I1 => pwm_counter_reg(8),
      I2 => pwm_counter_reg(9),
      I3 => tilt_pulse_count(9),
      O => \pwm_tilt0_carry__0_i_4_n_0\
    );
\pwm_tilt0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(15),
      I1 => tilt_pulse_count(15),
      I2 => tilt_pulse_count(14),
      I3 => pwm_counter_reg(14),
      O => \pwm_tilt0_carry__0_i_5_n_0\
    );
\pwm_tilt0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(13),
      I1 => tilt_pulse_count(13),
      I2 => tilt_pulse_count(12),
      I3 => pwm_counter_reg(12),
      O => \pwm_tilt0_carry__0_i_6_n_0\
    );
\pwm_tilt0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(11),
      I1 => tilt_pulse_count(11),
      I2 => tilt_pulse_count(10),
      I3 => pwm_counter_reg(10),
      O => \pwm_tilt0_carry__0_i_7_n_0\
    );
\pwm_tilt0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(9),
      I1 => tilt_pulse_count(9),
      I2 => tilt_pulse_count(8),
      I3 => pwm_counter_reg(8),
      O => \pwm_tilt0_carry__0_i_8_n_0\
    );
\pwm_tilt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_tilt0_carry__0_n_0\,
      CO(3) => \pwm_tilt0_carry__1_n_0\,
      CO(2) => \pwm_tilt0_carry__1_n_1\,
      CO(1) => \pwm_tilt0_carry__1_n_2\,
      CO(0) => \pwm_tilt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => tilt_pulse_count(31),
      DI(2) => tilt_pulse_count(31),
      DI(1) => \pwm_tilt0_carry__1_i_1_n_0\,
      DI(0) => \pwm_tilt0_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_pwm_tilt0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_tilt0_carry__1_i_3_n_0\,
      S(2) => \pwm_tilt0_carry__1_i_4_n_0\,
      S(1) => \pwm_tilt0_carry__1_i_5_n_0\,
      S(0) => \pwm_tilt0_carry__1_i_6_n_0\
    );
\pwm_tilt0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => pwm_counter_reg(18),
      I1 => pwm_counter_reg(19),
      I2 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__1_i_1_n_0\
    );
\pwm_tilt0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(16),
      I1 => pwm_counter_reg(16),
      I2 => pwm_counter_reg(17),
      I3 => tilt_pulse_count(17),
      O => \pwm_tilt0_carry__1_i_2_n_0\
    );
\pwm_tilt0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__1_i_3_n_0\
    );
\pwm_tilt0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_counter_reg(20),
      I1 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__1_i_4_n_0\
    );
\pwm_tilt0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => pwm_counter_reg(19),
      I1 => tilt_pulse_count(31),
      I2 => pwm_counter_reg(18),
      O => \pwm_tilt0_carry__1_i_5_n_0\
    );
\pwm_tilt0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(17),
      I1 => tilt_pulse_count(17),
      I2 => tilt_pulse_count(16),
      I3 => pwm_counter_reg(16),
      O => \pwm_tilt0_carry__1_i_6_n_0\
    );
\pwm_tilt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_tilt0_carry__1_n_0\,
      CO(3) => \pwm_tilt0_carry__2_n_0\,
      CO(2) => \pwm_tilt0_carry__2_n_1\,
      CO(1) => \pwm_tilt0_carry__2_n_2\,
      CO(0) => \pwm_tilt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => tilt_pulse_count(31),
      DI(2) => tilt_pulse_count(31),
      DI(1) => tilt_pulse_count(31),
      DI(0) => tilt_pulse_count(31),
      O(3 downto 0) => \NLW_pwm_tilt0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_tilt0_carry__2_i_1_n_0\,
      S(2) => \pwm_tilt0_carry__2_i_2_n_0\,
      S(1) => \pwm_tilt0_carry__2_i_3_n_0\,
      S(0) => \pwm_tilt0_carry__2_i_4_n_0\
    );
\pwm_tilt0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_1_n_0\
    );
\pwm_tilt0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_2_n_0\
    );
\pwm_tilt0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_3_n_0\
    );
\pwm_tilt0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_4_n_0\
    );
pwm_tilt0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(6),
      I1 => pwm_counter_reg(6),
      I2 => pwm_counter_reg(7),
      I3 => tilt_pulse_count(7),
      O => pwm_tilt0_carry_i_1_n_0
    );
pwm_tilt0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(4),
      I1 => pwm_counter_reg(4),
      I2 => pwm_counter_reg(5),
      I3 => tilt_pulse_count(5),
      O => pwm_tilt0_carry_i_2_n_0
    );
pwm_tilt0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(2),
      I1 => pwm_counter_reg(2),
      I2 => pwm_counter_reg(3),
      I3 => tilt_pulse_count(3),
      O => pwm_tilt0_carry_i_3_n_0
    );
pwm_tilt0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(0),
      I1 => pwm_counter_reg(0),
      I2 => pwm_counter_reg(1),
      I3 => tilt_pulse_count(1),
      O => pwm_tilt0_carry_i_4_n_0
    );
pwm_tilt0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(7),
      I1 => tilt_pulse_count(7),
      I2 => tilt_pulse_count(6),
      I3 => pwm_counter_reg(6),
      O => pwm_tilt0_carry_i_5_n_0
    );
pwm_tilt0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(5),
      I1 => tilt_pulse_count(5),
      I2 => tilt_pulse_count(4),
      I3 => pwm_counter_reg(4),
      O => pwm_tilt0_carry_i_6_n_0
    );
pwm_tilt0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(3),
      I1 => tilt_pulse_count(3),
      I2 => tilt_pulse_count(2),
      I3 => pwm_counter_reg(2),
      O => pwm_tilt0_carry_i_7_n_0
    );
pwm_tilt0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(1),
      I1 => tilt_pulse_count(1),
      I2 => tilt_pulse_count(0),
      I3 => pwm_counter_reg(0),
      O => pwm_tilt0_carry_i_8_n_0
    );
pwm_tilt_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_tilt0_carry__2_n_0\,
      Q => pwm_tilt
    );
ratio_out_x_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"555555AAAAAAAAD5555555AAAAAAAD555555AAAAAA9555554AAAAAA555555AAA",
      INIT_01 => X"AAA955552AAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555552AAAAAAAAAA555",
      INIT_02 => X"A555554AAAAAA55555556AAAAAAAAD55555555554AAAAAAAAAAAAAAAAAAAAAAA",
      INIT_03 => X"6AA556AA554AAD552AA555AAA5552AA9555AAAB5556AAA95556AAAA55555AAAA",
      INIT_04 => X"56A56A56AD4AD5A952B56AD5AB56AD5AB54A956A956A956A954AA55AAD54AA55",
      INIT_05 => X"4B4B4A5A5A5AD2D696B4A5AD296B5AD294A52D6B5AD4A5294AD6B5295A94AD4A",
      INIT_06 => X"B6DB6DB6DB6DB492496DB6925B6925B692DA4B692DA5B49692D2DA5A5A4B4B4B",
      INIT_07 => X"66CD9B364C99364C9B26C9B26C9B26D93649B649B649B6C926DB649249B6DB6D",
      INIT_08 => X"CE666333319999998CCCCCCCCCCCCCC9999999B33326664CCD99B33664CD9932",
      INIT_09 => X"C71C638C718E31CE318E738C6318C6318C6739CC67398CE67319CCE6633199CC",
      INIT_0A => X"1E1E0F0F0F0F0E1E1E3C3878F1E1C38F1E3871E38F1C70E38E38E38E38E38E38",
      INIT_0B => X"C03FE01FE03FC07F01F80FC07E07E07E0FC0F83F07C1F07C1F07C3E0F0787C3E",
      INIT_0C => X"000000000000000000FFFFFFFE000007FFFE0001FFF8003FFC007FF003FF007F",
      INIT_0D => X"00FE01FE00FF803FE007FF001FFE000FFFC0003FFFF000003FFFFFFF00000000",
      INIT_0E => X"F0F0F0F0F0F0F0F8783C1E0F07C1F0F83E07C1F03E07E07C0FE07E03F01FC07F",
      INIT_0F => X"C639CE31CE31C638C71C638E38E38E38E38E3871C78E3C70E1C3870E1C3C7878",
      INIT_10 => X"666666666666666666666333339998CCE6633198CC67319CC6339CC6318C6318",
      INIT_11 => X"4926DB249B649B649B24D9364D9366C9B366C993266CD9933666CCC999B33336",
      INIT_12 => X"4B4A5A52D2D2D2D2D2D25A5B4B696D25B492DA496DB4924B6DB6DB6DB6DB6DB2",
      INIT_13 => X"AD54AA552A956A956A952A55A952A56A54AD4AD6A56B5294A52B5A5294A5AD69",
      INIT_14 => X"5555555555554AAA955555555555554AAAAAAD55556AAAB5556AAB555AAA554A",
      INIT_15 => X"A952A54A956AD52AD56AB55AAD54AA9552AA5552AAB5556AAAB55554AAAAAA95",
      INIT_16 => X"2DA5A4B4B4B4B4B4B4B5A5AD2D694A5AD694A5294A56B5A94AD6A56A56A56AD4",
      INIT_17 => X"C93649B24DB249B6C924DB6D924924924924925B6DB4925B6925B692DA4B696D",
      INIT_18 => X"33333333333332666664CCCD999332664CD993366CD9B366C99366C9B26C9B26",
      INIT_19 => X"639C6318E739CE7398C6339CC67319CC673399CCE663339998CCCE6666633333",
      INIT_1A => X"1E1C3878F1E3C78F1C38F1C78E3C71C71E38E38E38E31C71C638E71C639C738C",
      INIT_1B => X"80FC0FC0F81F83F07E0F83E0F83E0F83C1F0F87C3E1E1F0F0F078787870F0F0E",
      INIT_1C => X"1FFFF8000FFFC000FFF000FFE007FE007FC01FF00FF00FF00FE03FC0FE03F81F",
      INIT_1D => X"000FFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFFFE0000",
      INIT_1E => X"1F80FE03FC07F80FF00FF807FC01FF801FF800FFE001FFE000FFFE0001FFFF00",
      INIT_1F => X"C3C3C3E1E1F0F0783C1E0F07C1E0F83E0F83E07C1F83F07E07C0FC0FC07E07F0",
      INIT_20 => X"1C71C71C71C71E38E3871C78E3C70E3C70E1C3870E1C3878F0F1E1E3C3C3C3C3",
      INIT_21 => X"3398CE6339CC6339CE6318C6318C631CE738C639C639C638C718E31C718E38E3",
      INIT_22 => X"9999B3333333333333333333333333399999CCCCC666333199CCC6633398CC67",
      INIT_23 => X"26C9364D9364D9B26CD9366CD93264C993366CC99B3266CCD9993326664CCCD9",
      INIT_24 => X"DB6924B6DB6D249249249249249249249B6DB64926DB249B6C936C936C9B64DB",
      INIT_25 => X"4B5A52D2969694B4B4B4B4B4B4B4B4969692D25A4B496D2DA4B6925B492DB492",
      INIT_26 => X"A56AD5A952B56A56A56A56A56A52B5A94AD6B5294A5294A5294A5296B5A52D69",
      INIT_27 => X"52AAA5552AA9556AA9552AA556AA556AA552A954AA55AA552AD5AA55AB56AD52",
      INIT_28 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAA555555554AAAAAA9555552AAAA55556AAA955",
      INIT_29 => X"54AAA5552AAA5554AAAA55556AAAA955555AAAAAAB555555554AAAAAAAAAAAAA",
      INIT_2A => X"2B56AD5AB56AD52A55AB54AB54AA55AAD52A954AAD56AA556AAD54AAB556AA95",
      INIT_2B => X"96B5A5296B5AD6B5AD6B5AD6B5A94A56B5295AD4A56A56A56A56A56A54AD5A95",
      INIT_2C => X"B692D25B4B696D2DA5A4B4B4B69696969696969696B4B4B5A5A52D296B4A5AD2",
      INIT_2D => X"6DB6DB6D924924924924925B6DB6DB492496DB6924B6D2496DA4B6D25B692DA4",
      INIT_2E => X"B364D9364D9364D9364DB26C93649B24DB26D924DB24DB64936D9249B6DB2492",
      INIT_2F => X"666CCCD999333666CCD99B33664CD993266CC993264C993264C99366C99366C9",
      INIT_30 => X"633333999999CCCCCCCCC66666666666666666666664CCCCCCCC999999333326",
      INIT_31 => X"C67398CE7319CC63399CC673198CE673399CCE6733199CCC667333999CCCC666",
      INIT_32 => X"18E31C638C738E718E718E738C739C631CE738C6318C6318C6318C6319CE7318",
      INIT_33 => X"F1C78E3871C78E38E3C71C71C71C38E38E38E31C71C71C718E38E31C718E39C7",
      INIT_34 => X"E1E1E1E3C3C387878F0E1E3C3878F1E1C3870E1C3870E1C38F1E3871E3871C38",
      INIT_35 => X"1F0F83E0F07C3E0F07C3E1F0F87C3C1E0F0F0787C3C3C1E1E1E1E1F0F0F0F1E1",
      INIT_36 => X"0FC07E07E03F03F03F03E07E07C0FC1F83F07E0FC1F03E0F81F07C1F07C1F07C",
      INIT_37 => X"00000000000000000000000000000000000001FC07F80FE03F81FC07F03F81FC",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_0_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CCCCCC66666666333333339999999CCCCCCC6666667333333999999CCCCCC666",
      INIT_01 => X"6664CCCCE6666666666666666666666666666333333333333319999999999CCC",
      INIT_02 => X"9333332666666CCCCCCCD99999999B3333333333266666666666666666666666",
      INIT_03 => X"266CCD99332664CC999333666CCC999B3336666CCCD999B33326666CCCCC9999",
      INIT_04 => X"CD9326CD9B264C9B366CD9B366CD9B366CD9B3264CD9B3264CD9933664CD9933",
      INIT_05 => X"26D926C936C9B64DB26D93649B26C9B64D9364D9364D9364D9B26C9B364D9B26",
      INIT_06 => X"6DB6DB6DB6DB6DB6DB24924936DB6C9249B6D9249B6C924DB649B6C936D926D9",
      INIT_07 => X"D25B496D25B492DA496DA496DA496DB492DB6D2492DB6DA492492DB6DB6DB6DB",
      INIT_08 => X"5AD2D69694B4B4B4A5A5A5A5A5A5A5A4B4B4B4969692D2DA5B4B696D2DA4B496",
      INIT_09 => X"52B5295AD4A56B5A94A5295AD6B5AD6B5AD294A52D6B5A52D6B4A5AD296B4B5A",
      INIT_0A => X"4AB55AA55AA55AB54A956AD5AB54A95AB56AD4A95AB52A56A56A56A56A56A56A",
      INIT_0B => X"556AAAB5556AAAD554AAA5552AAD552AA555AA9552AB552AB552A955AAD52A95",
      INIT_0C => X"AAAAAAAAAAAAAAAAAA55555555555552AAAAAAAB5555556AAAAAD55556AAAAD5",
      INIT_0D => X"5554AAAB55552AAAB55555AAAAAB5555556AAAAAAAA5555555555555AAAAAAAA",
      INIT_0E => X"5AA55AA55AA55AAD52A954AA556AA552AB556AA554AAB556AAB554AAA5556AAA",
      INIT_0F => X"6B5294A56B5A94AD6A56B52B52B52B52B52B52A56AD4A95AB56AD5AB56A952AD",
      INIT_10 => X"4B4B4B4B4B4B4B4B4B4B4A5A5AD2D296B4B5A52D694A5AD694A5296B5AD6B5AD",
      INIT_11 => X"924B6DB6D2492DB6D2496DA496DA4B6D25B492DA4B496D25A4B49692D2DA5A5B",
      INIT_12 => X"6D936C9B649B649B649B6C926DB249B6D924936DB6D924924924924924924924",
      INIT_13 => X"3666CC99B3264CD9B3264C993264C9B366C99364C9B264D9364D9364D936C9B2",
      INIT_14 => X"9999999999998CCCD99999999999999333333666664CCCD999B332666CCC9993",
      INIT_15 => X"CE63398CE67319CCE673399CCE6733199CCC66633339998CCCC6666733333319",
      INIT_16 => X"31C638C738C738C738C639CE318E739CE718C6318C6739CE7318C67398C67318",
      INIT_17 => X"F1C78E3C71C38E38F1C71C71E38E38E38E38E39C71C71C638E39C71CE38C718E",
      INIT_18 => X"3C3C3C3C3C3C3C787878F0F1E1E3C3878F1E1C3870E1C3870E1C78F1C38F1C38",
      INIT_19 => X"7C1F83E0F83E0F83E0F83C1F0783E1F0783C1E0F0783C3E1E0F0F078787C3C3C",
      INIT_1A => X"E01FC07F01FC07F01FC0FE07F03F81F81FC0FC0FC0FC1F81F83F07E07C1F83F0",
      INIT_1B => X"00FFF000FFE003FF800FFC00FFC00FFC01FF007FC01FE00FF007F807F80FF00F",
      INIT_1C => X"1FFFFFFFF0000000FFFFFF000007FFFF80001FFFF0000FFFF0003FFF0003FFE0",
      INIT_1D => X"0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_1E => X"FF8001FFFC0007FFF00007FFFC00007FFFF800001FFFFFE0000001FFFFFFFF00",
      INIT_1F => X"C03FC01FE00FF007FC01FF003FE007FE007FE003FF800FFE003FFC003FFE000F",
      INIT_20 => X"03F03F03F03F01F81F80FC07E03F01FC0FE03F80FE03F807F00FE01FC03FC03F",
      INIT_21 => X"0F87C1E0F83C1F07C1E0F83E0F83E0FC1F07C1F83E07C1F83F07E0FC0F81F81F",
      INIT_22 => X"787870F0F0F0F0F0F0F0F0F0F0F0F0F878783C3C3E1E0F0F87C3C1E0F0783C1F",
      INIT_23 => X"1E38F1C38F1C3871E3C70E1C38F1E3C78F0E1C3878F1E1C3C7870F1E1E3C3C38",
      INIT_24 => X"38E71C71C71CE38E38E38E38E38E38E3871C71C71E38E3871C70E38F1C78E3C7",
      INIT_25 => X"38C631CE718E738C738C738C738C738E718E31C638C71CE39C718E38C71C738E",
      INIT_26 => X"9CE63398CE7319CE6319CE6319CE7398C6318CE739CE739CE739CE718C631CE7",
      INIT_27 => X"CE6663331998CCE66733199CCE6633199CCE673399CC663319CC663398CE6331",
      INIT_28 => X"6666666666666666666666666663333333339999998CCCCCE6666333319998CC",
      INIT_29 => X"CD9993336666CCCD99993333266664CCCCC99999993333333326666666666666",
      INIT_2A => X"66CD9B366CD9B366CC993266CD9933664C99B32664CD99332664CD999332664C",
      INIT_2B => X"4D936C9B26C9B26C9B26C9B26C9B26CD9364C9B26CD9326CD9326CD93264C9B3",
      INIT_2C => X"6DB64936D924DB64936D926D924DB24DB24DB24DB26D926C936C9B64D926C9B6",
      INIT_2D => X"24924924B6DB6DB6DB6DB6C924924924924DB6DB6D924924DB6D924936DB6492",
      INIT_2E => X"96D24B6D24B6D24B6D2496DA492DB692496DB492496DB6D24924B6DB6DB69249",
      INIT_2F => X"D2DA5A4B4B696D2DA5B4B696D2DA4B496D25A4B692DA4B692DA4B6D25B492DA4",
      INIT_30 => X"D69696B4B4B4A5A5A5A5AD2D2D2D2D2D2D2D2D2D2D2DA5A5A5A5B4B4B4969692",
      INIT_31 => X"AD294A5AD6B4A5296B4A52D6B4A5AD296B4A5AD296B4B5A52D29694B4A5A52D2",
      INIT_32 => X"B5A94AD6A5295AD4A52B5AD6A5294AD6B5AD6A5294A5294A5294A5294B5AD6B5",
      INIT_33 => X"AB52A56AD4AD5A95A952B52B52B56A56A56A56B52B52B52B5A95A94AD4A56B52",
      INIT_34 => X"AB54AB56A956AD52A55AB56A952A54AB56AD5AB56AD5AB56A54A952B56AD4A95",
      INIT_35 => X"B55AA955AAD56AA552A954AA552A954AA55AAD52A956AB54AB54AB55AA55AB54",
      INIT_36 => X"5AAAD552AA9556AA9556AAD552AA554AA9552AA554AA955AAB552AB552AB552A",
      INIT_37 => X"00000000000000000000000000000000000014AAAD555AAA9554AAAD556AAB55",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_1_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000001",
      INIT_03 => X"FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000007FFFFFFFFF",
      INIT_04 => X"FFFFFFF00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000001FFFFFF",
      INIT_0A => X"E00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000",
      INIT_0E => X"800000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000",
      INIT_11 => X"FFFFFFFE00000000000000000000000000000000000000000000000FFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_14 => X"FE000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_15 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_17 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000",
      INIT_19 => X"000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_1B => X"8000000000000000000000000000000000000000000000000000000000000FFF",
      INIT_1C => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FF00000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_23 => X"000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_28 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_2D => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"00000000000000000000000000000000000000000000000000000000007FFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_10_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000007FFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_05 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_0A => X"000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000",
      INIT_0F => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_15 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_1C => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"8000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"00000000000000000000000000000000000000000000000000000000007FFFFF",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_11_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFE0000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000007FFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"FE00000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_12_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"FFF0000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_13_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_14_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFFF80000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_15_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_16_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_17_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_18_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3C3C3C1E1E1E1E0F0F0F0F87878783C3C3C3E1E1E1F0F0F0F878787C3C3C3E1E",
      INIT_01 => X"E1E3C3C3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F8787878787C3C",
      INIT_02 => X"8F0F0F1E1E1E1C3C3C3C3878787878F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_03 => X"E1E3C3870F1E1C3C7870F0E1E3C387870F0E1E1C3C387870F0E1E1E3C3C38787",
      INIT_04 => X"3C70E1C3871E3C78F1E3C78F1E3C78F1E3C78F1E3C3870E1C3C78F0E1C3C78F0",
      INIT_05 => X"E1C71E38F1C78E3C71E38F1C78E1C78E3C70E3C70E3C70E3C78E1C78F1C3871E",
      INIT_06 => X"1C71C71C71C71C71C71C71C70E38E38E3871C71C78E38E3C71C78E38F1C71E38",
      INIT_07 => X"CE38C71CE38C71C638E39C71C638E38C71C71CE38E38E39C71C71C71C71C71C7",
      INIT_08 => X"39CE318E738C738C639C639C639C639C738C738E718E31C638C718E31C638C71",
      INIT_09 => X"318CE739CC6318C6739CE739CE739CE739CE739CE318C631CE739C6318E738C6",
      INIT_0A => X"C673399CC663398CC67319CC673398C67319CC67398CE6319CE6319CE6319CE6",
      INIT_0B => X"3319998CCCE6663333999CCCE66333199CCC66733198CCE6733198CC6633198C",
      INIT_0C => X"999999999999999999CCCCCCCCCCCCCE66666667333333199999CCCCCE666633",
      INIT_0D => X"CCCD9999333366666CCCCC999999333333266666666CCCCCCCCCCCCC99999999",
      INIT_0E => X"366CC993366CC99B3664CD9933266CC99933266CCD999332666CCD9993332666",
      INIT_0F => X"D9364D9326C9B264D9326C99366C99366C99366CD9B264C993264C993264C99B",
      INIT_10 => X"26D926D926D926D926D926C93649B64D926C9364DB26C9B24D9364D9364D9364",
      INIT_11 => X"4926DB6DB6DB64924924DB6DB24926DB6C9249B6D924DB6C926DB249B64936C9",
      INIT_12 => X"DB4925B6D2492DB6D24925B6DB6924924B6DB6DB6DB492492492492492492492",
      INIT_13 => X"92D25A4B696D25B49692DA4B692DA496D25B492DA496D24B6D24B6D24B6DA496",
      INIT_14 => X"B4B4B4B4B4B4A5A5B4B4B4B4B4B4B4B6969692D2D2DA5A4B4B69692D25A5B4B6",
      INIT_15 => X"A5296B5A52D6B4A5AD296B4A5AD296B4B5A52D29696B4B5A5A52D2D2969696B4",
      INIT_16 => X"6B5295AD6A5295AD6A5294A56B5AD6B5AD4A5294A52D6B5AD6B5AD294A52D6B5",
      INIT_17 => X"54AD5A952B56A56A54AD4AD4A95A95A95A95A94AD4AD4AD6A56B52B5A95AD4A5",
      INIT_18 => X"6A956A956A956AD52AD5AA54AB56A952A54AB56AD5AB56AD5AB52A54A95AB56A",
      INIT_19 => X"2AB556AA556AA556AA556AB552A954AAD56AB55AAD56A954AA55AAD52AD56A95",
      INIT_1A => X"554AAAD554AAAD554AAA5552AA9554AAB555AAA555AAB554AA9552AAD54AA955",
      INIT_1B => X"55AAAAAA555556AAAAA55555AAAAA55554AAAAD5554AAAA55552AAAD555AAAA5",
      INIT_1C => X"B555555555555555AAAAAAAAAAAD555555554AAAAAAAA55555556AAAAAA95555",
      INIT_1D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1E => X"552AAAAAA95555555AAAAAAAA95555555552AAAAAAAAAAB555555555555555AA",
      INIT_1F => X"95556AAAB5555AAAA95555AAAAB55554AAAAB555552AAAAB555556AAAAAB5555",
      INIT_20 => X"AAA555AAA555AAAD552AA9554AAA5556AAB5552AAB5552AAA5554AAA95556AAA",
      INIT_21 => X"552A954AAD56AA556AB552AB552AB556AA556AAD54AA9552AA554AA9552AAD55",
      INIT_22 => X"AD52A55AA55AA55AA55AA55AA55AA552AD52A956AB54AA552A956AB55AAD56AA",
      INIT_23 => X"AB52A56AD5A952A54A95AB56AD5AB56AD5AB56AD52A54A956AD5AA54AB56A952",
      INIT_24 => X"AD4A56A56A56B52B52B52B52B52B52B52A56A56A54AD4AD5A95AB52A56AD4A95",
      INIT_25 => X"5294A56B5AD4A5295AD6A5295AD6A52B5AD4A56B5295A94AD6A52B5295A95AD4",
      INIT_26 => X"D6B4A52D6B5A5294B5AD6B4A5294A52D6B5AD6B5AD6B5AD6B5AD6B5AD6B5A94A",
      INIT_27 => X"6B4B4A5A52D296B4B5A5AD296B4B5A52D694B5A52D694B5A5296B4A52D6B4A5A",
      INIT_28 => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4A5A5A5A5AD2D2D2D69696B4B4B5A5A52D2D69",
      INIT_29 => X"96D2DA5A4B4B69692D2DA5A5B4B4B6969692D2D2D25A5A5A5A4B4B4B4B4B4B4B",
      INIT_2A => X"4B692DA4B692DA4B692DA4B496D25A4B692D25B4B696D25A4B49692D25A4B496",
      INIT_2B => X"6925B6D24B6D24B6D24B6D24B6D24B6925B692DB496DA4B6925B496DA4B692DA",
      INIT_2C => X"4924925B6DB6924925B6DB492496DB692496DB6924B6DB4925B6D2496DB492DB",
      INIT_2D => X"492492492492492492492492492492492496DB6DB6DB6DB6924924925B6DB6DB",
      INIT_2E => X"DB649249B6DB649249B6DB6C924924DB6DB6D9249249249B6DB6DB6DB6DB2492",
      INIT_2F => X"9B6C936D924DB64936D924DB64936D9249B6C924DB6C924DB6C9249B6D924936",
      INIT_30 => X"9B24DB26D926C936C936C9B649B649B649B649B649B6C936C936D926D924DB24",
      INIT_31 => X"C9B26C9364D9364DB26C9B64D936C9B24D936C9B24D926C9B64DB26D936C9B64",
      INIT_32 => X"26CD9364C9B26C99364D9364C9B26C9B26C9B364D9364D9364D9364D926C9B26",
      INIT_33 => X"CD9B364C99366CD93264D9B264D9B364C9B364D9B264D9B26CD9326C99364D9B",
      INIT_34 => X"CD993264CD9B3664C993264CD9B366CD9B366CD9B366CD9B366CD9B264C99326",
      INIT_35 => X"266CCD9933664CC99B3266CC99B3266CC9933664CD9B3266CD993266CC993266",
      INIT_36 => X"6CCC999B332664CCD99B336664CC999332664CC99933266CCD99B32664CD99B3",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6CCC99993332666CCC999B33266",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_2_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"56A956AB54AB54AA55AA552AD52AD56A956AB54AB55AA55AAD52AD56A956AB54",
      INIT_01 => X"4AB56A954AB54AB54AB54AB54AB54AB54AB54AA55AA55AA55AAD52AD52AD56A9",
      INIT_02 => X"D5AA55AB54AB56A956A952AD52AD52A55AA55AA54AB54AB54AB54AB54AB54AB5",
      INIT_03 => X"B54A952A55AB56A952A55AB54A952AD5AA54AB56A952AD5AA54AB54A956AD52A",
      INIT_04 => X"A95AB56AD5AB56AD5AB56AD5AB56AD5AB56AD5AB56AD5AB56A952A54A956AD5A",
      INIT_05 => X"4A95AB52A56AD4A95AB52A56AD4A952B56A54A95AB56A54A952B56AD5A952A54",
      INIT_06 => X"A95A95A95A95A95A95A95A95AB52B52B52A56A56AD4AD4A95A952B52A56A54AD",
      INIT_07 => X"6B5295A94AD6A56B52B5295A94AD4AD6A56A56B52B52B5295A95A95A95A95A95",
      INIT_08 => X"AD6B5AD4A5295AD6B5294AD6B5294AD6A5295AD4A52B5A94AD6A52B5A94AD6A5",
      INIT_09 => X"5AD6B5AD694A5294A5294A5294A5294A5294A5294A5294A56B5AD6B5AD4A5294",
      INIT_0A => X"94A5AD296B4A52D694A5AD694A5AD294A5AD694A52D6B4A5294B5AD6B4A5294B",
      INIT_0B => X"A5AD2D29694B4B5A5AD2D696B4B5A5AD29694B5A5AD296B4A5A52D694B5A52D6",
      INIT_0C => X"2D2D2D2D2D2D2D2D2D6969696969696B4B4B4B4A5A5A5A52D2D2969694B4B4A5",
      INIT_0D => X"69692D2DA5A5B4B4B69696D2D2D25A5A5A4B4B4B4B496969696969692D2D2D2D",
      INIT_0E => X"5B496D25A4B692D25B49692DA5B4B692D25A4B49692D25A4B4B696D2DA5A4B4B",
      INIT_0F => X"925B6925B492DB496DA4B6D25B492DA4B6D25B496D24B692DA4B692DA4B692D2",
      INIT_10 => X"B4924B6DB4924B6DB4924B6DA492DB6924B6DA496DB492DB6925B6925B6925B6",
      INIT_11 => X"6DB492492492492492496DB6DB6DB492492492DB6DB6924924B6DB6D24925B6D",
      INIT_12 => X"926DB6DB649249249B6DB6DB6DB24924924924924926DB6DB6DB6DB6DB6DB6DB",
      INIT_13 => X"249B6C924DB64926DB24936DB24936DB64926DB6C9249B6DB649249B6DB6C924",
      INIT_14 => X"D926D926D926C936D926D926D926D924DB24DB649B6C936D924DB249B6C926DB",
      INIT_15 => X"364DB26C9B64D936C9B24D936C9B24D926C9B64DB24D926C93649B64DB24DB26",
      INIT_16 => X"4D9B26C9B364D9364C9B26C9B26C9B26C99364D93649B26C9B26C9B26C9B64D9",
      INIT_17 => X"99366CD9B264C9B366C99366CD9326CD9326CD9366C99364C9B264D9326C9936",
      INIT_18 => X"B3264CD9B3264C99B366CC993264CD9B366CD9B366CD9B366CD9B366CD93264C",
      INIT_19 => X"B32664CC99B33664CC99B32664CD9933664CD9933664CD993366CC99B3664CD9",
      INIT_1A => X"9993336666CCC99993336664CCD999332666CCC999332666CCD99B33666CCD99",
      INIT_1B => X"66CCCCCC99999B3333366666CCCCC99999333366666CCCC9999B3336666CCCC9",
      INIT_1C => X"D999999999999999333333333336666666666CCCCCCCC9999999B33333326666",
      INIT_1D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1E => X"66333333319999999CCCCCCCCE666666666333333333333999999999999999CC",
      INIT_1F => X"E666733339999CCCCE66663333399998CCCCC66666333333999998CCCCCC6666",
      INIT_20 => X"333999CCC666333199CCCE6673339998CCC6663333999CCCC666733319998CCC",
      INIT_21 => X"6633198CCE6733998CC6633399CCC66733998CCE6733199CCC66733199CCCE66",
      INIT_22 => X"319CC663399CC663399CC663399CC663319CCE673398CC6633198CC6633198CC",
      INIT_23 => X"339CC67319CE63398CE63398CE63398CE63398CE63398CE67319CC673398CE63",
      INIT_24 => X"CE7398C67398C6339CC6339CC6339CC63398C67398CE7319CE6339CC67318CE6",
      INIT_25 => X"6318C6739CE739CE6318C6319CE739CC6318C6739CE6318CE739CC6319CE6318",
      INIT_26 => X"E738C6318C639CE739CE738C6318C6318C6318C6318C6318C6318C6318C6318C",
      INIT_27 => X"8C738C639CE318C739C631CE738C639CE718C639CE718C639CE738C6318C739C",
      INIT_28 => X"738C738C738C738C738C738C738C639C639CE31CE318E718C738C639C631CE71",
      INIT_29 => X"18E31C638C738E71CE31C639C738C718E71CE31CE39C639C638C738C738C738C",
      INIT_2A => X"8C71CE38C71CE38C71CE38C718E39C738E31C638C718E39C738E71CE39C738E7",
      INIT_2B => X"8E39C71C738E38C71C738E38C71C738E39C71CE38E71C738E39C718E38C71CE3",
      INIT_2C => X"8E38E39C71C71C71C638E38E38E71C71C718E38E38C71C71C638E38E71C71CE3",
      INIT_2D => X"8E38E38E38E38E38E38E38E38E38E38E38E71C71C71C71C71C71C71C638E38E3",
      INIT_2E => X"1C78E38E38E3871C71C71C70E38E38E38E38E1C71C71C71C71C71C71C71C38E3",
      INIT_2F => X"1C70E38E1C71C78E38E1C71C78E38E1C71C70E38E38F1C71C70E38E38E1C71C7",
      INIT_30 => X"1C38E3C71E38F1C70E38F1C78E3871C78E3871C78E38F1C70E38E1C71E38E3C7",
      INIT_31 => X"0E3C70E3871E3871C38F1C78E1C70E3C71E38F1C38E1C70E3871C38E1C70E387",
      INIT_32 => X"C70E1C78F1C38F1E3871E3870E3C70E3C70E3C78E1C78E1C78E1C78E1C70E3C7",
      INIT_33 => X"F1E3C78F1E3870E1C3871E3C78E1C3870E3C78E1C3871E3C70E1C38F1E3871E3",
      INIT_34 => X"0E1E3C78F1E3C7870E1C3870E1C3870E1C3870E1C3870E1C3870E1C3870E1C38",
      INIT_35 => X"3870F1E1C3878F0E1C3C78F0E1C3C78F0E1C3878F1E3C3870E1E3C78F0E1C387",
      INIT_36 => X"70F0E1E3C3C7870F1E1C3C7878F0E1E3C3878F0E1E3C3870F1E1C3C7870E1E3C",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F0F1E1E3C3C7870F0E1E3C3C78",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_3_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"98CE673398CC673399CC663319CCE673198CC673399CC663319CCE673198CC67",
      INIT_01 => X"8CC673198CC673398CC673398CC673398CC673399CC663399CCE63319CCE6731",
      INIT_02 => X"19CC663398CC673198CE63319CCE63399CC663398CC673398CC673398CC67339",
      INIT_03 => X"C67319CC663398CE63399CC67319CCE63398CC67319CCE63398CC673198CE633",
      INIT_04 => X"CE63398CE63398CE63398CE63398CE63398CE63398CE63398CE63398CE67319C",
      INIT_05 => X"7319CC63398CE7319CC63398CE7319CC67398CE63398C67319CC67319CE63398",
      INIT_06 => X"CE6319CE6319CE6319CE6319CC6339CC63398C67318CE7319CE6339CC67398CE",
      INIT_07 => X"8C6319CE7318C6739CC6319CE7318CE7398C6739CC6339CE6319CE6319CE6319",
      INIT_08 => X"CE739CE739CE6318C6318CE739CE7318C6319CE739CC6318CE739CC6318CE739",
      INIT_09 => X"6318C6318E739CE739CE739CE739CE739CE739CE739CE7398C6318C6318C6318",
      INIT_0A => X"18C631CE738C6318E739CE718C631CE739CE718C6318C739CE739CE738C6318C",
      INIT_0B => X"C631CE318E738C639CE318E738C639CE318E739C631CE738C639CE718C639CE7",
      INIT_0C => X"31CE31CE31CE31CE318E718E718E718C738C738C639C639CE31CE718E738C739",
      INIT_0D => X"8E71CE31C639C738C718E71CE31C639C638C738C738E718E718E718E31CE31CE",
      INIT_0E => X"638E71C638C71CE39C718E31C638C71CE39C738E71CE39C738C718E31C638C73",
      INIT_0F => X"1C638E39C71CE38E71C738E39C71CE38C71C638E71C738E31C738E31C738E31C",
      INIT_10 => X"C71C738E38E38C71C71C738E38E31C71C738E38E71C71CE38E39C71C638E39C7",
      INIT_11 => X"71C71C71C71C71C71C718E38E38E38E38E38E31C71C71C71C738E38E38E39C71",
      INIT_12 => X"1C71C71C78E38E38E38E38E38E3C71C71C71C71C71C71C71C71C71C71C71C71C",
      INIT_13 => X"C71C70E38E3871C71C38E38E3C71C71C78E38E38F1C71C71C78E38E38E38F1C7",
      INIT_14 => X"E1C71E38E1C70E38E1C71E38E1C71E38E3C71C78E38F1C71E38E3C71C70E38E3",
      INIT_15 => X"3871C38F1C78E1C70E3C71E38F1C38E1C70E3871C38E1C70E3871C78E3C71C38",
      INIT_16 => X"8E1C38F1C3871E3870E3C70E3C70E3C70E1C78E1C78E3C70E3C70E3C70E3871E",
      INIT_17 => X"E1C78F1E3C78F1C3870E1C78F1E3C70E1C38F1E3870E1C78F1C3871E3C70E1C7",
      INIT_18 => X"3C3870E1C3C78F1E3C78F0E1C3870E1C3870E1C3870E1C3870E1C3870E1C3870",
      INIT_19 => X"C3C7870F1E3C3878F0E1C3C7870E1E3C7870E1E3C7870E1E3C78F0E1C3878F1E",
      INIT_1A => X"1E1C3C7878F0F1E1E3C387870F1E1E3C3878F0F1E1C3C7870F1E1C3C7870F1E1",
      INIT_1B => X"78F0F0F0E1E1E3C3C3C787870F0F0E1E1E3C3C787870F0F1E1E3C3C7878F0F0E",
      INIT_1C => X"E1E1E1E1E1E1E1E1C3C3C3C3C3C7878787878F0F0F0F0E1E1E1E3C3C3C3C7878",
      INIT_1D => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_1E => X"783C3C3C3E1E1E1E1F0F0F0F0F8787878783C3C3C3C3C3C1E1E1E1E1E1E1E1F0",
      INIT_1F => X"078783C3C1E1E0F0F078783C3C3E1E1F0F0F078787C3C3C3E1E1E0F0F0F07878",
      INIT_20 => X"3C3E1E0F0787C3C1E1F0F0787C3C1E1F0F0787C3C3E1E0F0F8787C3C1E1E0F0F",
      INIT_21 => X"783C1E0F0F87C3E1F0F87C3C1E0F0787C3E1F0F0783C1E1F0F8783C1E1F0F078",
      INIT_22 => X"3E1F0783C1E0F87C3E1F0783C1E0F87C3E1F0F87C3E0F0783C1E0F0783C1E0F0",
      INIT_23 => X"C3E0F87C1E0F83C1F0F83C1F0F83C1F0F83C1F0F83C1F0F87C1E0F87C3E0F07C",
      INIT_24 => X"0F83E0F87C1F07C3E0F83C1F07C3E0F83C1F0783E0F07C1E0F83C1F0783E0F07",
      INIT_25 => X"83E0F87C1F07C1F07C1F07C1E0F83E0F83E0F87C1F07C1F0F83E0F83E1F07C1F",
      INIT_26 => X"F83F07C1F07C1F07C1F07C0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F",
      INIT_27 => X"F07C0F83E0FC1F07C1F83E0F83F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0",
      INIT_28 => X"7C0F83F07C0F83F07C0F83F07C0F83E07C1F03E0FC1F07E0F83F07C1F83E0F81",
      INIT_29 => X"E0FC1F83F07C0F81F03E07C1F83F07E0F81F03E0FC1F83E07C0F83F07C0F83F0",
      INIT_2A => X"F07E0FC0F81F03F07E0FC0F81F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07",
      INIT_2B => X"0FC1F81F83F03F07E07C0FC0F81F83F03E07E0FC0F81F83F03E07E0FC0F81F03",
      INIT_2C => X"0FC0FC1F81F81F81F83F03F03F07E07E07E0FC0FC0F81F81F83F03F07E07E0FC",
      INIT_2D => X"F03F03F03F03F03F03F03F03F03F03F03F07E07E07E07E07E07E07E07C0FC0FC",
      INIT_2E => X"E07F03F03F03F81F81F81F80FC0FC0FC0FC0FE07E07E07E07E07E07E07E03F03",
      INIT_2F => X"1F80FC0FE07E07F03F01F81F80FC0FE07E07F03F03F01F81F80FC0FC0FE07E07",
      INIT_30 => X"1FC0FC07E03F01F80FC0FE07F03F81F80FC07E07F03F01F80FC0FE07E03F03F8",
      INIT_31 => X"F03F80FC07E03F81FC0FE07F01F80FC07E03F01FC0FE07F03F81FC0FE07F03F8",
      INIT_32 => X"F80FE07F01FC0FE03F81FC07F03F80FC07F03F80FE07F01F80FE07F01F80FC07",
      INIT_33 => X"01FC07F01FC07F01FC07E03F80FE03F80FC07F01FC07E03F80FE03F01FC07E03",
      INIT_34 => X"F01FC07F01FC07F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F",
      INIT_35 => X"C07F01FE03F80FF01FC07F00FE03F80FF01FC07F01FC03F80FE03F80FF01FC07",
      INIT_36 => X"7F00FE03FC07F80FE01FC07F80FF01FC03F80FF01FC03F80FE01FC07F80FE03F",
      INIT_37 => X"00000000000000000000000000000000000000FF01FE03FC07F80FF01FC03F80",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_4_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E0F0783C1F0F87C3E1F0783C1E0F0783E1F0F87C3E1F0783C1E0F0783E1F0F87",
      INIT_01 => X"F0F87C1E0F0783C1F0F87C3E0F0783C1F0F87C3E1F0783C1E0F07C3E1F0F87C1",
      INIT_02 => X"E1F0783C1F0F87C1E0F07C3E1F0F83C1E0F87C3E0F0783C1F0F87C3E0F0783C1",
      INIT_03 => X"0783E1F0783C1F0F83C1E0F87C1E0F07C3E0F0783E1F0F83C1F0F87C1E0F07C3",
      INIT_04 => X"F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F0783E1F",
      INIT_05 => X"7C1E0F83C1F0F83E1F07C3E0F07C1E0F87C1F0F83C1F0783E1F0783E1F07C3E0",
      INIT_06 => X"F07C1E0F83E1F07C1E0F83E1F07C3E0F83C1F0783E0F07C1E0F83C1F0783E0F0",
      INIT_07 => X"0F83E1F07C1F0783E0F83E1F07C1F0F83E0F87C1F07C3E0F83E1F07C1E0F83E1",
      INIT_08 => X"0F83E0F83E0F83E0F83E0F07C1F07C1F07C1E0F83E0F83E0F07C1F07C1F0F83E",
      INIT_09 => X"7C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F",
      INIT_0A => X"1F07C1F07C0F83E0F83E0F81F07C1F07C1F07E0F83E0F83E0F83E0F83F07C1F0",
      INIT_0B => X"F83E0FC1F07C0F83E0FC1F07C0F83E0FC1F07C1F83E0F83F07C1F07E0F83E0F8",
      INIT_0C => X"3E0FC1F03E0FC1F03E0F81F07E0F81F07C0F83F07C1F83E0FC1F07E0F83F07C1",
      INIT_0D => X"F07E0FC1F83E07C0F81F07E0FC1F83E07C0F83F07C0F81F07E0F81F03E0FC1F0",
      INIT_0E => X"7C0F81F83F07E0FC1F81F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F83",
      INIT_0F => X"E07C0FC1F81F03F07E07C0FC1F81F03F07E07C0F81F83F03E07C0FC1F83F03E0",
      INIT_10 => X"F81F83F03F03F07E07E07C0FC0FC1F81F83F03F07E07E0FC0FC1F81F83F03E07",
      INIT_11 => X"81F81F81F81F81F81F81F03F03F03F03F03F03E07E07E07E07C0FC0FC0FC1F81",
      INIT_12 => X"E07E07E07F03F03F03F03F03F03F81F81F81F81F81F81F81F81F81F81F81F81F",
      INIT_13 => X"07E07F03F03F81F81FC0FC0FC07E07E07F03F03F01F81F81F80FC0FC0FC0FE07",
      INIT_14 => X"01F81FC0FE07F03F01F81FC0FE07E03F03F81F80FC0FE07E03F03F81F80FC0FC",
      INIT_15 => X"3F81FC0FE07F01F80FC07E03F01FC0FE07F03F81FC0FE07F03F81F80FC07E03F",
      INIT_16 => X"0FE03F01FC07E03F80FC07F03F80FC07F01F80FE07F03F80FC07F03F80FC07E0",
      INIT_17 => X"FE07F01FC07F01FC07F01F80FE03F80FE03F01FC07F01F80FE03F81FC07F01F8",
      INIT_18 => X"3FC07F01FC07F01FC07F00FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80",
      INIT_19 => X"FC07F80FE03FC07F00FE03F807F01FC07F80FE03F807F01FC07F00FE03F80FE0",
      INIT_1A => X"1FE03F807F00FE01FC03F807F01FE03FC07F00FE01FC07F80FE01FC07F80FE01",
      INIT_1B => X"7F00FF00FE01FC03FC07F807F00FF01FE03FC07F807F00FE01FC03F807F00FF0",
      INIT_1C => X"01FE01FE01FE01FE03FC03FC03F807F807F80FF00FF00FE01FE03FC03FC07F80",
      INIT_1D => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_1E => X"7FC03FC03FE01FE01FF00FF00FF807F807FC03FC03FC03FE01FE01FE01FE01FF",
      INIT_1F => X"07F803FC01FE00FF007F803FC03FE01FF00FF807F803FC03FE01FF00FF007F80",
      INIT_20 => X"3FC01FF007F803FE01FF007F803FE01FF007F803FC01FF00FF807FC01FE00FF0",
      INIT_21 => X"803FE00FF007FC01FF007FC01FF007F803FE00FF803FE01FF007FC01FE00FF80",
      INIT_22 => X"C01FF803FE00FF803FE007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF",
      INIT_23 => X"03FF007FE00FFC01FF003FE00FFC01FF003FE00FFC01FF007FE00FF803FF007F",
      INIT_24 => X"F003FF007FE007FC00FFC01FF803FF003FE007FC00FF801FF003FE007FC00FF8",
      INIT_25 => X"FC00FF801FF801FF801FF801FF003FF003FF007FE007FE00FFC00FFC01FF801F",
      INIT_26 => X"003FF801FF801FF801FF800FFC00FFC00FFC00FFC00FFC00FFC00FFC00FFC00F",
      INIT_27 => X"FF800FFC00FFE007FE003FF003FF801FF800FFC00FFE007FE007FF003FF003FF",
      INIT_28 => X"7FF003FF800FFC007FF003FF800FFC007FE003FF001FF800FFC007FE003FF001",
      INIT_29 => X"FF001FFC007FF001FFC007FE003FF800FFE003FF001FFC007FF003FF800FFC00",
      INIT_2A => X"007FF000FFE003FF800FFF001FFC007FF001FFC007FF001FFC007FF001FFC007",
      INIT_2B => X"F001FFE003FFC007FF800FFF001FFC003FF800FFF001FFC003FF800FFF001FFC",
      INIT_2C => X"F000FFE001FFE001FFC003FFC007FF8007FF000FFF001FFE003FFC007FF800FF",
      INIT_2D => X"003FFC003FFC003FFC003FFC003FFC003FF8007FF8007FF8007FF8007FF000FF",
      INIT_2E => X"FF8003FFC003FFE001FFE000FFF000FFF000FFF8007FF8007FF8007FF8003FFC",
      INIT_2F => X"1FFF000FFF8007FFC001FFE000FFF0007FF8003FFC001FFE000FFF000FFF8007",
      INIT_30 => X"1FFF0007FFC001FFF000FFF8003FFE000FFF8007FFC001FFF000FFF8003FFC00",
      INIT_31 => X"FFC000FFF8003FFE000FFF8001FFF0007FFC001FFF0007FFC001FFF0007FFC00",
      INIT_32 => X"000FFF8001FFF0003FFE0007FFC000FFF8003FFF0007FFE000FFF8001FFF0007",
      INIT_33 => X"FE0007FFE0007FFE0007FFC000FFFC000FFF8001FFF8003FFF0003FFE0007FFC",
      INIT_34 => X"FFE0007FFE0007FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003F",
      INIT_35 => X"FF8001FFFC000FFFE0007FFF0003FFF0001FFF8001FFFC000FFFC000FFFE0007",
      INIT_36 => X"8000FFFC0007FFF0001FFF8000FFFE0003FFF0001FFFC000FFFE0007FFF0003F",
      INIT_37 => X"00000000000000000000000000000000000000FFFE0003FFF8000FFFE0003FFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_5_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF007FC01FF007FC01FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007",
      INIT_01 => X"FF007FE00FF803FE00FF803FF007FC01FF007FC01FF803FE00FF803FE00FF801",
      INIT_02 => X"FE007FC01FF007FE00FF803FE00FFC01FF007FC00FF803FE00FF803FF007FC01",
      INIT_03 => X"F803FE007FC01FF003FE00FF801FF007FC00FF803FE00FFC01FF007FE00FF803",
      INIT_04 => X"007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC01F",
      INIT_05 => X"7FE00FFC01FF003FE007FC00FF801FF007FE00FFC01FF803FE007FC01FF803FF",
      INIT_06 => X"007FE00FFC01FF801FF003FE007FC00FFC01FF803FF007FE00FFC01FF803FF00",
      INIT_07 => X"F003FE007FE007FC00FFC01FF801FF003FF007FE007FC00FFC01FF801FF003FE",
      INIT_08 => X"F003FF003FF003FF003FF007FE007FE007FE00FFC00FFC00FF801FF801FF003F",
      INIT_09 => X"801FF801FF801FF801FF801FF801FF801FF801FF801FF801FF801FF801FF801F",
      INIT_0A => X"1FF801FF800FFC00FFC00FFE007FE007FE007FF003FF003FF003FF003FF801FF",
      INIT_0B => X"003FF001FF800FFC00FFE007FF003FF001FF801FFC00FFC007FE007FF003FF00",
      INIT_0C => X"C00FFE003FF001FFC00FFE007FF001FF800FFC007FE003FF001FF800FFC007FE",
      INIT_0D => X"007FF001FFC007FF001FF800FFE003FF800FFC007FF001FF800FFE003FF001FF",
      INIT_0E => X"7FF001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFC",
      INIT_0F => X"007FF001FFE003FF8007FF001FFE003FF8007FF001FFC003FF800FFE003FFC00",
      INIT_10 => X"001FFC003FFC007FF8007FF000FFE001FFC003FF8007FF000FFE001FFC003FF8",
      INIT_11 => X"01FFE001FFE001FFE001FFC003FFC003FFC003FF8007FF8007FF000FFF001FFE",
      INIT_12 => X"FF8007FF8003FFC003FFC003FFC001FFE001FFE001FFE001FFE001FFE001FFE0",
      INIT_13 => X"07FF8003FFC001FFE000FFF0007FF8007FFC003FFE001FFE000FFF000FFF0007",
      INIT_14 => X"01FFE000FFF8003FFE001FFF0007FFC003FFE000FFF0007FFC003FFE000FFF00",
      INIT_15 => X"3FFE000FFF8001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC0",
      INIT_16 => X"F0003FFE0007FFC000FFF8003FFF0007FFE000FFF8003FFF0007FFC000FFF800",
      INIT_17 => X"FFF8001FFF8001FFF8001FFF0003FFF0003FFE0007FFE000FFFC001FFF8001FF",
      INIT_18 => X"3FFF8001FFF8001FFF8000FFFC000FFFC000FFFC000FFFC000FFFC000FFFC000",
      INIT_19 => X"FFF8000FFFC0007FFF0003FFF8001FFF8000FFFC0007FFE0007FFF0003FFF000",
      INIT_1A => X"E0003FFF8000FFFE0003FFF8001FFFC0007FFF0001FFF8000FFFE0007FFF0001",
      INIT_1B => X"7FFF0000FFFE0003FFF80007FFF0001FFFC0007FFF8000FFFE0003FFF8000FFF",
      INIT_1C => X"01FFFE0001FFFE0003FFFC0003FFF80007FFF0000FFFF0001FFFC0003FFF8000",
      INIT_1D => X"00FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00",
      INIT_1E => X"7FFFC0003FFFE0001FFFF0000FFFF80007FFFC0003FFFC0001FFFE0001FFFE00",
      INIT_1F => X"F80003FFFE0000FFFF80003FFFC0001FFFF00007FFFC0003FFFE0000FFFF8000",
      INIT_20 => X"3FFFE00007FFFC0001FFFF80003FFFE00007FFFC0001FFFF00007FFFE0000FFF",
      INIT_21 => X"003FFFF00007FFFE00007FFFE00007FFFC0000FFFFC0001FFFF80001FFFF0000",
      INIT_22 => X"001FFFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00",
      INIT_23 => X"03FFFF80000FFFFE00003FFFF00001FFFFC0000FFFFE00007FFFF00003FFFF80",
      INIT_24 => X"FFFC00007FFFF80000FFFFE00003FFFFC00007FFFF00001FFFFC00007FFFF000",
      INIT_25 => X"0000FFFFE00001FFFFE00001FFFFC00003FFFF800007FFFF00000FFFFE00001F",
      INIT_26 => X"FFC00001FFFFE00001FFFFF00000FFFFF00000FFFFF00000FFFFF00000FFFFF0",
      INIT_27 => X"FFFFF00000FFFFF800003FFFFC00001FFFFF00000FFFFF800007FFFFC00003FF",
      INIT_28 => X"7FFFFC00000FFFFF800003FFFFF000007FFFFC00001FFFFF000007FFFFC00001",
      INIT_29 => X"FFFFE000007FFFFE000007FFFFC00000FFFFFC00001FFFFF800003FFFFF00000",
      INIT_2A => X"FF800000FFFFFC00000FFFFFE000007FFFFE000007FFFFE000007FFFFE000007",
      INIT_2B => X"0001FFFFFC000007FFFFF000001FFFFFC00000FFFFFE000003FFFFF000001FFF",
      INIT_2C => X"FFFF000001FFFFFE000003FFFFF8000007FFFFF000001FFFFFC000007FFFFF00",
      INIT_2D => X"003FFFFFC000003FFFFFC000003FFFFFC000007FFFFF8000007FFFFF800000FF",
      INIT_2E => X"000003FFFFFC000001FFFFFF000000FFFFFF0000007FFFFF8000007FFFFFC000",
      INIT_2F => X"E000000FFFFFF8000001FFFFFF0000007FFFFFC000001FFFFFF000000FFFFFF8",
      INIT_30 => X"E0000007FFFFFE000000FFFFFFC000000FFFFFF8000001FFFFFF0000003FFFFF",
      INIT_31 => X"000000FFFFFFC000000FFFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFF",
      INIT_32 => X"000FFFFFFE0000003FFFFFF8000000FFFFFFC0000007FFFFFF0000001FFFFFF8",
      INIT_33 => X"FFFFF80000007FFFFFF8000000FFFFFFF0000001FFFFFFC0000003FFFFFF8000",
      INIT_34 => X"0000007FFFFFF80000003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000003F",
      INIT_35 => X"FFFFFE0000000FFFFFFF80000003FFFFFFE0000001FFFFFFF0000000FFFFFFF8",
      INIT_36 => X"0000FFFFFFF80000001FFFFFFF00000003FFFFFFE0000000FFFFFFF80000003F",
      INIT_37 => X"00000000000000000000000000000000000000FFFFFFFC0000000FFFFFFFC000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_6_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF80001FFFF80001FFFFC0000FFFFC0000FFFFC00007FFFE00007FFFE00007",
      INIT_01 => X"FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001",
      INIT_02 => X"FFFF80001FFFF80000FFFFC0000FFFFE00007FFFF00003FFFF00003FFFF80001",
      INIT_03 => X"FFFC00007FFFE00003FFFF00001FFFF80000FFFFC0000FFFFE00007FFFF00003",
      INIT_04 => X"FF80000FFFFC00007FFFF00003FFFF80000FFFFC00007FFFF00003FFFF80001F",
      INIT_05 => X"80000FFFFE00003FFFF80000FFFFE00007FFFF00001FFFFC00007FFFE00003FF",
      INIT_06 => X"007FFFF00001FFFFE00003FFFF80000FFFFE00003FFFF80000FFFFE00003FFFF",
      INIT_07 => X"FFFC00007FFFF80000FFFFE00001FFFFC00007FFFF80000FFFFE00001FFFFC00",
      INIT_08 => X"0003FFFFC00003FFFFC00007FFFF800007FFFF00000FFFFF00001FFFFE00003F",
      INIT_09 => X"FFE00001FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFE0",
      INIT_0A => X"1FFFFE00000FFFFF00000FFFFF800007FFFF800003FFFFC00003FFFFC00001FF",
      INIT_0B => X"003FFFFE00000FFFFF000007FFFFC00001FFFFE00000FFFFF800007FFFFC0000",
      INIT_0C => X"000FFFFFC00001FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800",
      INIT_0D => X"007FFFFE000007FFFFE00000FFFFFC00000FFFFF800001FFFFF000003FFFFE00",
      INIT_0E => X"7FFFFE000007FFFFE000003FFFFF000003FFFFF000003FFFFF000003FFFFF000",
      INIT_0F => X"FF800001FFFFFC000007FFFFE000003FFFFF800001FFFFFC00000FFFFFC00000",
      INIT_10 => X"001FFFFFC000007FFFFF800000FFFFFE000003FFFFF800000FFFFFE000003FFF",
      INIT_11 => X"FE000001FFFFFE000001FFFFFC000003FFFFFC000007FFFFF800000FFFFFE000",
      INIT_12 => X"FFFFF8000003FFFFFC000003FFFFFE000001FFFFFE000001FFFFFE000001FFFF",
      INIT_13 => X"07FFFFFC000001FFFFFF0000007FFFFF8000003FFFFFE000000FFFFFF0000007",
      INIT_14 => X"01FFFFFF0000003FFFFFE0000007FFFFFC000000FFFFFF8000003FFFFFF00000",
      INIT_15 => X"3FFFFFF0000001FFFFFF8000001FFFFFF8000001FFFFFF8000001FFFFFF80000",
      INIT_16 => X"FFFFC0000007FFFFFF0000003FFFFFF8000000FFFFFFC0000007FFFFFF000000",
      INIT_17 => X"0000001FFFFFFE0000001FFFFFFC0000003FFFFFF8000000FFFFFFE0000001FF",
      INIT_18 => X"3FFFFFFE0000001FFFFFFF0000000FFFFFFF0000000FFFFFFF0000000FFFFFFF",
      INIT_19 => X"0000000FFFFFFF80000003FFFFFFE0000000FFFFFFF80000007FFFFFFC000000",
      INIT_1A => X"FFFFC0000000FFFFFFFC0000001FFFFFFF80000001FFFFFFF00000007FFFFFFE",
      INIT_1B => X"7FFFFFFF00000003FFFFFFF80000001FFFFFFF80000000FFFFFFFC0000000FFF",
      INIT_1C => X"01FFFFFFFE00000003FFFFFFFC00000007FFFFFFF00000001FFFFFFFC0000000",
      INIT_1D => X"00FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF000000",
      INIT_1E => X"7FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFE000000",
      INIT_1F => X"FFFFFC00000000FFFFFFFFC00000001FFFFFFFF800000003FFFFFFFF00000000",
      INIT_20 => X"C000000007FFFFFFFE000000003FFFFFFFF800000001FFFFFFFF800000000FFF",
      INIT_21 => X"003FFFFFFFF8000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFF",
      INIT_22 => X"FFE000000000FFFFFFFFF8000000007FFFFFFFF8000000003FFFFFFFFC000000",
      INIT_23 => X"03FFFFFFFFF0000000003FFFFFFFFE000000000FFFFFFFFF8000000003FFFFFF",
      INIT_24 => X"000000007FFFFFFFFF0000000003FFFFFFFFF8000000001FFFFFFFFF80000000",
      INIT_25 => X"FFFF0000000001FFFFFFFFFE0000000003FFFFFFFFF8000000000FFFFFFFFFE0",
      INIT_26 => X"FFFFFFFE0000000001FFFFFFFFFF0000000000FFFFFFFFFF0000000000FFFFFF",
      INIT_27 => X"FFFFFFFFFF00000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FF",
      INIT_28 => X"7FFFFFFFFFF00000000003FFFFFFFFFF80000000001FFFFFFFFFF80000000001",
      INIT_29 => X"FFFFFFFFFF800000000007FFFFFFFFFF00000000001FFFFFFFFFFC0000000000",
      INIT_2A => X"FFFFFFFF00000000000FFFFFFFFFFF800000000007FFFFFFFFFF800000000007",
      INIT_2B => X"FFFE000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFF",
      INIT_2C => X"0000000001FFFFFFFFFFFC000000000007FFFFFFFFFFE000000000007FFFFFFF",
      INIT_2D => X"003FFFFFFFFFFFC000000000003FFFFFFFFFFF8000000000007FFFFFFFFFFF00",
      INIT_2E => X"FFFFFC000000000001FFFFFFFFFFFF0000000000007FFFFFFFFFFF8000000000",
      INIT_2F => X"0000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFE000000000000FFFFFFF",
      INIT_30 => X"FFFFFFF8000000000000FFFFFFFFFFFFF0000000000001FFFFFFFFFFFFC00000",
      INIT_31 => X"000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000007FFFFF",
      INIT_32 => X"FFF00000000000003FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFE0000000",
      INIT_33 => X"FFFFFFFFFFFF80000000000000FFFFFFFFFFFFFE00000000000003FFFFFFFFFF",
      INIT_34 => X"0000007FFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFC00000000000003F",
      INIT_35 => X"0000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFF00000000",
      INIT_36 => X"FFFF000000000000001FFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_7_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFF8000000007",
      INIT_01 => X"FFFFFFFFF000000000FFFFFFFFF8000000007FFFFFFFFC000000003FFFFFFFFE",
      INIT_02 => X"000000001FFFFFFFFF000000000FFFFFFFFF8000000003FFFFFFFFC000000001",
      INIT_03 => X"FFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFFC",
      INIT_04 => X"0000000FFFFFFFFF8000000003FFFFFFFFF0000000007FFFFFFFFC000000001F",
      INIT_05 => X"FFFFF0000000003FFFFFFFFF0000000007FFFFFFFFE0000000007FFFFFFFFC00",
      INIT_06 => X"007FFFFFFFFE0000000003FFFFFFFFF0000000003FFFFFFFFF0000000003FFFF",
      INIT_07 => X"000000007FFFFFFFFF0000000001FFFFFFFFF8000000000FFFFFFFFFE0000000",
      INIT_08 => X"FFFC0000000003FFFFFFFFF80000000007FFFFFFFFF0000000001FFFFFFFFFC0",
      INIT_09 => X"FFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFF",
      INIT_0A => X"1FFFFFFFFFF0000000000FFFFFFFFFF80000000003FFFFFFFFFC0000000001FF",
      INIT_0B => X"003FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF8000000000",
      INIT_0C => X"000FFFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000",
      INIT_0D => X"007FFFFFFFFFF80000000000FFFFFFFFFFF00000000001FFFFFFFFFFC0000000",
      INIT_0E => X"7FFFFFFFFFF800000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000000",
      INIT_0F => X"FFFFFFFE000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF00000000000",
      INIT_10 => X"FFE000000000007FFFFFFFFFFF000000000003FFFFFFFFFFF000000000003FFF",
      INIT_11 => X"00000001FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000000FFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFC000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE0000",
      INIT_13 => X"F8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000007",
      INIT_14 => X"01FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFF",
      INIT_15 => X"C0000000000001FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFE00000000000",
      INIT_16 => X"FFFFFFFFFFF80000000000003FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF",
      INIT_17 => X"0000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000000001FF",
      INIT_18 => X"C00000000000001FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000",
      INIT_19 => X"FFFFFFF000000000000003FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFE000000000000007FFFFFFF",
      INIT_1B => X"7FFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFF000000000000000FFF",
      INIT_1C => X"01FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFE000000000000000",
      INIT_1D => X"00FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF00000000000000",
      INIT_1E => X"7FFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFE00000000000000",
      INIT_1F => X"FFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFC0000000000000000",
      INIT_20 => X"FFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFF",
      INIT_21 => X"FFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFF",
      INIT_22 => X"000000000000FFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFF",
      INIT_23 => X"03FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFC000000",
      INIT_24 => X"FFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF000000",
      INIT_27 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FF",
      INIT_28 => X"7FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFE",
      INIT_29 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFF8",
      INIT_2B => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFF",
      INIT_2C => X"FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_2D => X"003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFF",
      INIT_2E => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_2F => X"FFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_31 => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFF",
      INIT_32 => X"00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INIT_33 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_34 => X"FFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_35 => X"FFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_37 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_8_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFF8",
      INIT_01 => X"FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFC000000000",
      INIT_02 => X"FFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000001",
      INIT_03 => X"000000000000000003FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFF",
      INIT_04 => X"0000000FFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFE0",
      INIT_05 => X"FFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFF800000000000",
      INIT_06 => X"FF80000000000000000003FFFFFFFFFFFFFFFFFFC0000000000000000003FFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFE00000000000",
      INIT_09 => X"000000000000000001FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFF",
      INIT_0A => X"1FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE00",
      INIT_0B => X"FFC000000000000000000007FFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_0E => X"7FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000",
      INIT_11 => X"00000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000FFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_14 => X"01FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFF",
      INIT_15 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
      INIT_16 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_17 => X"FFFFFFE0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_18 => X"FFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FFFFFFF",
      INIT_1B => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFF",
      INIT_1C => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_1D => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_1E => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFFFFFFF",
      INIT_23 => X"FC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000003FF",
      INIT_28 => X"8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000",
      INIT_2F => X"000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_31 => X"FFFFFF00000000000000000000000000000000000000000000000000007FFFFF",
      INIT_32 => X"00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_36 => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_9_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"AA54AB56A956A956A956AB54AA50000000000000000000000000000000000000",
      INIT_49 => X"6A52B5295A94AD4AD4AD4AD4AD4A95A952B52A56AD5A952A54A952A54A952AD5",
      INIT_4A => X"5AD29694B5A52D6B4A5AD694A52D6B5AD694A5294A52B5AD6B5A94A56B5A94AD",
      INIT_4B => X"2D25B4B696D2DA5B4B4969692D2D2DA5A5A5A5A5A5A5A5A52D2D2D69696B4B5A",
      INIT_4C => X"DB6DB6DB6DB6DB4924925B6DB4924B6DA492DB492DB492DB496D24B692DA4B69",
      INIT_4D => X"B26D936C9B649B24DB24DB249B64936D924DB6C9249B6DB24924936DB6DB6DB6",
      INIT_4E => X"D9933664CD9B3264CD9B366CD9B366C99366C99366C9B26CD9364D9364D936C9",
      INIT_4F => X"333333333333333333333333366666666CCCCC9999933326664CC999B33666CC",
      INIT_50 => X"CC67319CC673398CC6633198CC667331998CCE66633339999CCCCCC666666633",
      INIT_51 => X"C638E71CE39C639C739C639C631CE718C6318E739CE7318C6319CE7318CE6319",
      INIT_52 => X"E1C3871E3C70E3C70E3871C78E3871C71C38E38E38E38E38E38C71C71CE38E71",
      INIT_53 => X"E0F07C3E1F0F8783C3E1E0F0F0F0F878787870F0F0F0E1E1C3C7870F1E1C3870",
      INIT_54 => X"FE03F807E03F80FC07E03F03F03F03F03E07E0FC1F83E07C1F07C1F07C1F07C3",
      INIT_55 => X"FFFF80007FFF0001FFF000FFF000FFE003FF003FF007FC01FF00FF007F80FF00",
      INIT_56 => X"001FFFFFFFFFFFFC00000000000000007FFFFFFFFFFFF00000003FFFFFC00001",
      INIT_57 => X"FE00FF803FE00FFC007FE001FFC003FFE0007FFF0000FFFFC00003FFFFF80000",
      INIT_58 => X"1F0F83E0F83E0F83F07C0F81F03F03F03F03F03F81FC07E03F807F01FE01FE01",
      INIT_59 => X"C78E1C70E1C78F1E3C78F1E1C3C7878F0F0F0F1E1F0F0F0F078783C3E1F0F83C",
      INIT_5A => X"E7398C6318C739CE318E738C718E71CE39C71CE38E31C71C71C71C71E38E3871",
      INIT_5B => X"33333326666666733333333199998CCCE66733199CCE673398CE63398CE6319C",
      INIT_5C => X"926D936C9B64D9364D9364C9B264C9B366CC9933664CD99333666CCCC9999933",
      INIT_5D => X"696D2D25A4B496D25B496DA496DB4925B6DB6DA4924924DB6DB6C924DB6C926D",
      INIT_5E => X"D5AB56AD4A95A95A95A94AD4A52B5AD6B5AD6B5A5296B4A5A52D296969696969",
      INIT_5F => X"55555552AAAAAAD55554AAAA5555AAA9554AA9556AA556AA552A956A956A956A",
      INIT_60 => X"B55AAD54AA9552AA5552AAB5556AAAB55555AAAAAAAD55555555555555555555",
      INIT_61 => X"A5A5A5AD2D694B5A5296B5AD6B5A94A56A52B52B52B52A54AD5AB54A956A956A",
      INIT_62 => X"C93649B64936D924936DB6DB6DB6DB6D24925B6925B692DA4B696D2D25A5A5A5",
      INIT_63 => X"3333999999999999999999933332666CCC99B3266CC993264D9B26CD9364D926",
      INIT_64 => X"71C71C71C71CE38E71CE31CE31CE718C6318C6739CC67319CC6633199CCC6663",
      INIT_65 => X"E0FC0F83F07C1F0783E1F0787C3C1E1E1E1E1E3C3C7870E1C3870E3C70E38F1C",
      INIT_66 => X"FFF80000000FFFFF80003FFF0007FF800FFC01FF007F807F80FF01F80FC07E07",
      INIT_67 => X"3F807F00FF007FC01FF800FFF0007FFE0000FFFFF00000001FFFFFFFFFFFFFFF",
      INIT_68 => X"F1C38F1E3C78F0E1E1C3C3C3C3C1E1F0F07C3E0F87C1F83E07C0FC0FC0FC07E0",
      INIT_69 => X"CCE66733198CC663398CE7318C6318C631CE31CE31C638E71C71C71C71C70E38",
      INIT_6A => X"4DB649B649B26D9364C9B264C993264CD99332666CCCCD9999999999999998CC",
      INIT_6B => X"D6B5AD6B5A52D694B4B5A5A5A5B4B49692D25B692DB4924B6DB6DB6DB6DB6C92",
      INIT_6C => X"AAAAAAA555556AAAA5556AAB554AAD54AAD56A956A952A54A952B52B52B5294A",
      INIT_6D => X"6AD5AB56A956AB54AAD54AAD552AA95552AAA955555AAAAAAAAAAAD55555AAAA",
      INIT_6E => X"492DB6925B692DA4B696D2D2DA5A5AD2D2D694B5AD294A5294AD6A52B52B52B5",
      INIT_6F => X"6664CCCC999933266CC99B366CD9326C9B26C9B24D926DB24DB6D92492492492",
      INIT_70 => X"C718E39C738C738C639CE739CE6319CC67319CCE66333999CCCCCE6666666666",
      INIT_71 => X"07E0F83E0F83C1F0F8783C3C3C1E3C3C3C7870F1E3C78E1C78E3871C71C71C71",
      INIT_72 => X"FFFFF000003FFFF0001FFF000FFE007FE00FF807FC07F80FE03F01F81F81F83F",
      INIT_73 => X"FF007FC01FF800FFE001FFF8000FFFFC00000FFFFFFFFFC0000000000003FFFF",
      INIT_74 => X"F0F0F0E1F0F0F0F0783C3E0F07C1E0F81F07C0F81F83F03F81F80FE03F80FF00",
      INIT_75 => X"CE739CE318E718E71CE39C71CE38E38E38E38E38F1C70E3C70E3C78F1E3C3878",
      INIT_76 => X"CCCC99999999999999999CCCCCC6666333199CCC663319CC67319CC6339CE739",
      INIT_77 => X"6C936D926C936C9B26D9364D9B26C99366CD9B366CD9933664CC99933366664C",
      INIT_78 => X"69692D25A4B696D25B692DB492DB4925B6DB4924924924924924924DB6D9249B",
      INIT_79 => X"4A56A5295AD6A5294A5294A5296B5A5296B4A5AD2D69694B4B4B4B4B4B4B4B4B",
      INIT_7A => X"AB552A954AA552AD56A956A956AD52A54AB56AD5A952A56AD4AD5A95A95A94AD",
      INIT_7B => X"AAAAA955554AAAAD5556AAAB5556AAAD554AAA5552AAD552AAD55AAB552AA556",
      INIT_7C => X"AAAAAAAAA95555555555555555555552AAAAAAAAAA955555555AAAAAAA555555",
      INIT_7D => X"552AAAAAAAAD5555555556AAAAAAAAAAAA9555555555555555555555552AAAAA",
      INIT_7E => X"6AAAAAD55555AAAAAA555555AAAAAAD555554AAAAAA95555556AAAAAAA555555",
      INIT_7F => X"AAB555556AAAAAD55554AAAAA955555AAAAA955555AAAAA9555552AAAAB55555",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"3366CD9B3264CD9B3264CD993360000000000000000000000000000000000000",
      INIT_49 => X"B364D9B26CD9366C99366C99366CD93264D9B364C993264C993264C993264C99",
      INIT_4A => X"9364DB26D93649B26C9364D93649B26C9B26C9B26C9B26C9B26CD9364D9326C9",
      INIT_4B => X"49B6D924DB64936D926DB24DB649B6C936C936C936C936C9B649B64DB24D926C",
      INIT_4C => X"924924924924926DB6DB6DB6D924924936DB6D924926DB6D9249B6DB24936DB2",
      INIT_4D => X"DB4925B6D2492DB692496DB6D24925B6DB692492492DB6DB6DB6DA4924924924",
      INIT_4E => X"92DA5B49692DA4B696D25B496D25B492DA4B6D25B492DB496DA496DA496DA492",
      INIT_4F => X"A5A5A5A5A5A5A5A5A5A5A5A5A4B4B4B4B69696D2D2DA5A4B4B696D2D25A4B496",
      INIT_50 => X"694A5AD694A5AD296B4A5AD296B4A5A52D296B4B4A5A52D2D6969694B4B4B4A5",
      INIT_51 => X"6B52B5A94AD6B5295AD6B5294A56B5AD6B5AD4A5294A5AD6B5AD6B5A5294B5AD",
      INIT_52 => X"B56AD5AB56A54A95AB52A56AD4AD5A95A952B52B52B52B52B5295A95A94AD4A5",
      INIT_53 => X"B55AA954AA552AD56AB54AA55AA552AD52AD5AA55AA54AB56A952A55AB56AD5A",
      INIT_54 => X"AB5552AAB5552AA9554AAA555AAA555AAB554AA9552AB556AA556AA556AA556A",
      INIT_55 => X"AAAAD5555555AAAAAAA555555AAAAAB55555AAAAA55556AAAA5555AAAAD555AA",
      INIT_56 => X"554AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555556AAAAA",
      INIT_57 => X"AAAA55556AAAA555552AAAAB555556AAAAAAD5555555AAAAAAAAA95555555555",
      INIT_58 => X"B55AA955AA955AA9552AA554AA9556AA9556AA9554AAAD556AAAD554AAAB5554",
      INIT_59 => X"52A54AD5AB52A54A952A54AB56AD52A55AA55AB54AA55AA552AD56A954AA556A",
      INIT_5A => X"5294A5294A5294A56B5AD6A52B5AD4A56B52B5A95A94AD4AD4AD4AD4A95A952B",
      INIT_5B => X"6969696D2D2D2D296969696B4B4B5A5A52D296B4B5A52D694A5AD694A5AD6B4A",
      INIT_5C => X"B6DB4925B6D24B6D24B6D25B692DA496D25A4B692D25B4B696D2DA5A5B4B4B69",
      INIT_5D => X"DB249B6C926DB24936DB24924DB6DB6C924924924924924924925B6DB6DA4924",
      INIT_5E => X"B366CD9B264C9B364C9B264D9366C9B26C9B26C9364D926C93649B24DB24DB24",
      INIT_5F => X"333333366666664CCCCD999933336664CCD99B33266CCD9933664CD9B3264CD9",
      INIT_60 => X"73399CCC66733199CCCE66733319998CCCCC6666666333333333333333333333",
      INIT_61 => X"9C639C631CE738C6318E739CE7398C6319CE7318CE7319CC63398CC673198CE6",
      INIT_62 => X"38F1C78E38F1C71C70E38E38E38E38E31C71C718E38E71C638E71CE31C639C63",
      INIT_63 => X"F0F078787878787878787870F0F1E1E3C3878F1E1C3870E1C3871E3C70E3C71E",
      INIT_64 => X"0FC0FC0FC0FC1F81F03E0FC1F03E0F83E0F83E0F83C1F0F83C1E0F0783C3E1E0",
      INIT_65 => X"1FFC007FF003FF007FE00FF803FC01FE01FE01FC03F80FE03F80FE03F01F80FC",
      INIT_66 => X"0007FFFFFFFFFFFF80000000FFFFFF800003FFFF00007FFF8000FFF8003FFE00",
      INIT_67 => X"C0007FFF00007FFFE00000FFFFFF80000000FFFFFFFFFFFFE000000000000000",
      INIT_68 => X"FE03F01FC07F00FE01FC03FC03FE01FF007FC00FF801FFC007FF000FFF0007FF",
      INIT_69 => X"F0F8783C1E0F0783C1F0F83E0F83E0F83E0FC1F03E07C0F81F81F81F81F80FC0",
      INIT_6A => X"8E3871C78E3C71E3870E3C78F1E3C78F1E1C3C7870F0F1E1E1E1E1E1E1E1E0F0",
      INIT_6B => X"E739CE739C6318E738C639C639C738E71CE39C71CE38E38C71C71C71C71C70E3",
      INIT_6C => X"3333333999998CCCC6667333998CCE6733198CE67319CC67319CC6339CC6318C",
      INIT_6D => X"B366CD9B3264CD9933666CC999B3326664CCCD99999333333333336666663333",
      INIT_6E => X"924924DB6DB24936DB249B64936C93649B64D926C9B26C9B26C9B364D9B264D9",
      INIT_6F => X"B4B69696D2D25A4B496D2DA4B6925B492DB492DB6924B6DB6924924924924924",
      INIT_70 => X"6A52B5295AD6A5294AD6B5AD6B4A5296B5A5296B4B5A52D2969694B4B4B4B4B4",
      INIT_71 => X"AAB552AB552A955AAD52A956A954A956A952A55AB56AD4A952B52A56A56A56A5",
      INIT_72 => X"AAAAA5555555555AAAAAAA555554AAAAB55552AAA95552AAB555AAAD552AAD55",
      INIT_73 => X"AAAAD5554AAAAA555554AAAAAAA5555555555AAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_74 => X"55AA55AB55AA55AAD56A955AAD54AA554AAD55AAB556AA9554AAA5556AAA5555",
      INIT_75 => X"A5294A56B5AD4A52B5A94AD4A56A56A56A56A56A54AD5A952A56AD5AB56A952A",
      INIT_76 => X"5A5A4B4B4B4B4B4B4B4B4A5A5A52D2D696B4B5A52D694B5AD294B5AD694A5294",
      INIT_77 => X"DA4924B6DA4925B6924B6D24B6925B492DA4B692DA4B496D2DA5B4B696D2D2DA",
      INIT_78 => X"DB249B6C926DB24936DB649249B6DB6C924924924924924924924924924B6DB6",
      INIT_79 => X"D9326C9B364D9364D9364D9364D936C9B26D93649B24DB26D926D926D926D926",
      INIT_7A => X"9933664CD9933664CD9B3264CD9B366CD993264C9B366CD9B264C9B364C9B264",
      INIT_7B => X"666664CCCCD9999B33326666CCCD999B332666CCC999B336664CC99933666CCD",
      INIT_7C => X"999999999B333333333333333333333666666666664CCCCCCCC9999999333333",
      INIT_7D => X"33199999999CCCCCCCCCCE666666666666733333333333333333333333199999",
      INIT_7E => X"E66666333333999999CCCCCC66666633333339999998CCCCCCE6666666333333",
      INIT_7F => X"66733333199999CCCCCC66666733333999998CCCCC66666733333199998CCCCC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(1),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_5D => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_62 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_65 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_67 => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_6B => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_6E => X"FFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFE000000000000000000000000000000000000000000003FFFFFFF",
      INIT_72 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFF",
      INIT_7C => X"FFFFFFFC0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_7F => X"000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_10_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(10),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FC00000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFE0000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"FFFFFE0000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000",
      INIT_72 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFC00000000000000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000",
      INIT_77 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_7C => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_11_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(11),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_12_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(12),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"C000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_13_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(13),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_14_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_14_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(14),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_15_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_15_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(15),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_16_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_16_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(16),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_17_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_17_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(17),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_18_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_18_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(18),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"3C78F1E3C3870E1C3C78F1E1C380000000000000000000000000000000000000",
      INIT_49 => X"3C78E1C38F1E3870E1C78F1E3870E1C3871E3C78F1E3C78F1E3C78F1E3C78F1E",
      INIT_4A => X"E3871C38E1C78E3C70E3871E3871C38F1C38F1C38F1C38F1C38F1E3871E3C70E",
      INIT_4B => X"71C71E38E3871C71E38E3C71C78E38F1C70E38F1C70E38F1C78E3871C38E1C70",
      INIT_4C => X"E38E38E38E38E38E38E38E38E1C71C71C71C71E38E38E38E1C71C71C38E38E3C",
      INIT_4D => X"1C71C638E38E31C71C718E38E38E39C71C71C71C71CE38E38E38E38E38E38E38",
      INIT_4E => X"E31C638E71CE38C718E39C718E39C71CE38C71C638E31C718E38E71C718E38E3",
      INIT_4F => X"39C639C639C639C639C639C638C738C738E718E31CE39C738C718E31C638C718",
      INIT_50 => X"8E739CE718C631CE738C631CE738C639CE318C738C639CE318E718E738C738C6",
      INIT_51 => X"739CC6318CE739CE6318C6318C6739CE739CE739CE739CE739CE739C6318C631",
      INIT_52 => X"C67319CC67398CE6339CC67318CE6319CE6339CC6339CC6339CE6319CE7318C6",
      INIT_53 => X"C6633198CC6633198CC673399CC663319CCE63399CC673398CE63399CC67319C",
      INIT_54 => X"33999CCCC6663331998CCC666333999CCC66733199CCC66733998CC66733998C",
      INIT_55 => X"333319999999CCCCCCC66666633333399999CCCCC6666733339999CCCCE66633",
      INIT_56 => X"666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666733333",
      INIT_57 => X"333366664CCCC99999B33332666664CCCCCC9999999933333333326666666666",
      INIT_58 => X"D9933266CCD99332664CC999332664CCD99B332666CCC999B3336666CCCD9999",
      INIT_59 => X"64C99366CD9B366CD9B366CD9B3664C993366CD993366CC99B3664CD9933664C",
      INIT_5A => X"9B26C9B26C9B26C9B26C9B364D9366C9B264D9326CD9366C99366C99326CD9B2",
      INIT_5B => X"B24DB249B649B64DB24DB24D926D936C9B64DB26D93649B26C9364D936C9B26C",
      INIT_5C => X"DB6D9249249B6DB649249B6DB24936DB64936DB249B6D924DB64936C926D924D",
      INIT_5D => X"92492DB6DB4924925B6DB6DB6924924924924924924924924924924924936DB6",
      INIT_5E => X"25B496D24B692DA496D24B6925B492DB492DB4925B6924B6DA492DB692496DB6",
      INIT_5F => X"5A5A5A5B4B4B4B6969692D2DA5A5B4B69692D25A4B49692DA5B49692DA4B696D",
      INIT_60 => X"A5AD29694B5A5AD29694B4A5A5AD2D2969694B4B4B4A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"294AD6B5A94A5294A52B5AD6B5AD294A5294A5AD6B5A5296B5AD296B5A52D6B4",
      INIT_62 => X"AD5A952B52A56A56A54AD4AD4AD4AD4A56A56A52B52B5A94AD4A56B5A94AD6B5",
      INIT_63 => X"5AA552AD52AD52AD52AD52A55AA54AB56AD52A54A952A54A952A54A95AB56A54",
      INIT_64 => X"AA9556AA9556AAD55AAB556AA554AAD54AAD54AAD56AA552A954AA552A954AB5",
      INIT_65 => X"AAA955555AAAAA55554AAAAD5556AAAB5554AAA95552AAB5552AAB555AAAD556",
      INIT_66 => X"AAAAAAAAAAAAAAAAD55555555555552AAAAAAAAA555555552AAAAAAD555554AA",
      INIT_67 => X"AAAAD55555552AAAAAAAAA55555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_68 => X"AAA9554AAAD555AAAB5556AAA95554AAAAD5555AAAAB555552AAAAA5555552AA",
      INIT_69 => X"55AAD56AB55AAD56AB55AA955AA955AA955AAB556AAD55AAB554AAB554AAA555",
      INIT_6A => X"5A952B52A56AD4A952A56AD5AB56AD5AB54A952AD5AA54AB54AB54AB54AB55AA",
      INIT_6B => X"5294A5294AD6B5AD6A5294AD6B5295AD4A56B52B5A95A95AD4AD4AD4AD4AD5A9",
      INIT_6C => X"6969696B4B4B5A5A52D2D696B4A5A52D694B5A52D6B4A52D6B4A5296B5AD6B5A",
      INIT_6D => X"692DA4B696D25B4B692D25A4B49696D2D25A5B4B4B4969696969692D2D2D6969",
      INIT_6E => X"B6DB6DB6DB692492496DB6D24925B6D2492DB4925B6925B6925B692DB496D24B",
      INIT_6F => X"926DB24DB64936D924DB64926DB6C9249B6DB64924926DB6DB6DB6DB6DB6DB6D",
      INIT_70 => X"26C99364C9B26C9B264D9364D926C9B26C9364D926C93649B24DB26D926D926D",
      INIT_71 => X"99933666CC99B33664C99B3264CD9B3264C993366CD9B264C99366CD9326CD93",
      INIT_72 => X"66666CCCCCCCCCC999999933333266666CCCC9999B3336666CCC999B336664CC",
      INIT_73 => X"9999CCCCC666663333339999999CCCCCCCCCC666666666666666666666666666",
      INIT_74 => X"3399CC673399CC6633198CC6633399CCC66333998CCE667333999CCCE6663333",
      INIT_75 => X"9CE739CE739CC6318C6739CC6319CE6319CE6319CC63398CE6319CC673198CE6",
      INIT_76 => X"C639C738C738C738C738C639C631CE318E738C631CE738C6318C739CE739CE73",
      INIT_77 => X"39C71C71C638E38E71C71CE38E71C738E39C718E39C738E31C638C718E31CE39",
      INIT_78 => X"38E3871C71E38E38F1C71C71C78E38E38E38E38E38E38E38E38E38E38E38E38E",
      INIT_79 => X"38F1E3870E3C70E3C70E3C70E3C70E3871E38F1C78E3C71E38E1C71E38E1C71E",
      INIT_7A => X"870F1E3C3870F1E3C3870E1C3C78F1E3C78F1E3C78F1E3C78E1C3870E3C78E1C",
      INIT_7B => X"E1E1E3C3C3C787870F0E1E1E3C3C7878F0E1E1C3C7878F0E1E3C3878F0E1E3C3",
      INIT_7C => X"87878787870F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1E3C3C3C3C38787878F0F0F0",
      INIT_7D => X"F0F87878787C3C3C3C3C3E1E1E1E1E1E1E0F0F0F0F0F0F0F0F0F0F0F0F078787",
      INIT_7E => X"E1E1E1F0F0F07878783C3C3C1E1E1E0F0F0F07878787C3C3C3E1E1E1E1F0F0F0",
      INIT_7F => X"1E0F0F0F078787C3C3C3E1E1E0F0F0F878787C3C3C1E1E1F0F0F0F878783C3C3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(2),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"C07F01FC03F80FE03F80FE01FC00000000000000000000000000000000000000",
      INIT_49 => X"3F80FE03F01FC07F01F80FE03F80FE03F81FC07F01FC07F01FC07F01FC07F01F",
      INIT_4A => X"03F81FC0FE07F03F80FC07E03F81FC0FE03F01FC0FE03F01FC0FE03F81FC07F0",
      INIT_4B => X"81F81FC0FC07E07E03F03F81F80FC0FE07F03F01F80FC0FE07F03F81FC0FE07F",
      INIT_4C => X"03F03F03F03F03F03F03F03F01F81F81F81F81FC0FC0FC0FE07E07E03F03F03F",
      INIT_4D => X"1F81F83F03F03E07E07E0FC0FC0FC1F81F81F81F81F03F03F03F03F03F03F03F",
      INIT_4E => X"FC1F83F07E0FC0F81F03E07E0FC1F81F03F07E07C0FC1F81F03F07E07E0FC0FC",
      INIT_4F => X"C1F83E07C1F83E07C1F83E07C0F83F07C0F81F03E0FC1F83F07E0FC1F83F07E0",
      INIT_50 => X"0F83E0F81F07C1F07C0F83E0F83F07C1F03E0F83F07C1F03E0F81F07C0F83F07",
      INIT_51 => X"7C1F07C1F0F83E0F83E0F83E0F87C1F07C1F07C1F07C1F07C1F07C1F83E0F83E",
      INIT_52 => X"F87C1E0F87C1F0F83C1F0783E0F07C1E0F83C1F07C3E0F83C1F07C1E0F83E0F8",
      INIT_53 => X"F87C3E1F0F87C3E1F0F87C3E1F0783C1E0F07C3E1F0783C1F0F83C1E0F87C1E0",
      INIT_54 => X"3C1E1F0F0787C3C1E1F0F0787C3C1E1F0F8783C1E1F0F8783C1E0F0787C3E1F0",
      INIT_55 => X"C3C3E1E1E1E1F0F0F0F878787C3C3C3E1E1E0F0F078787C3C3E1E1F0F0F8783C",
      INIT_56 => X"878F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0787878787878783C3C3",
      INIT_57 => X"C3C387878F0F0E1E1E3C3C3C787878F0F0F0E1E1E1E1C3C3C3C3C38787878787",
      INIT_58 => X"1E1C3C78F0E1E3C3878F0E1E3C3878F0E1E3C3C7870F0E1E3C3C7878F0F1E1E1",
      INIT_59 => X"870E1C78F1E3C78F1E3C78F1E3C7870E1C3870E1E3C78F0E1C3878F1E1C3878F",
      INIT_5A => X"1C38F1C38F1C38F1C38F1C3871E3870E3C78E1C38F1E3870E1C78F1E3C70E1C3",
      INIT_5B => X"C38E3C71C78E3871C38E3C71E38E1C70E3871C38E1C78E3C70E3871E38F1C38F",
      INIT_5C => X"E38E1C71C71C71C78E38E38E3C71C71C78E38E3C71C71E38E3871C70E38E1C71",
      INIT_5D => X"E38E31C71C71C71C638E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38",
      INIT_5E => X"C638E71C738E31C718E38C71C638E31C71CE38E39C71C738E38E31C71C718E38",
      INIT_5F => X"9C639C638C738C718E71CE31C639C738E71CE39C738E71CE39C718E31C738E71",
      INIT_60 => X"39CE318E739C631CE718C739C631CE318E718C738C739C639C639C639C639C63",
      INIT_61 => X"318CE739CE739CE739CC6318C631CE739CE739CE739C6318C631CE739C6318C7",
      INIT_62 => X"319CE6339CC67398C67318CE7318CE7398C6739CC6339CE7318C6739CE7318C6",
      INIT_63 => X"9CC663319CCE63319CCE63399CC673398CE63398CE63398CE63398CE63398C67",
      INIT_64 => X"331998CCE66733199CCC66733998CCE6733198CCE673399CCE673399CCE67339",
      INIT_65 => X"333199999CCCCC66667333319998CCCC66673331999CCCC6663333999CCCE667",
      INIT_66 => X"CCCCCCCCCCCCCCCCE6666666666666333333333399999999CCCCCCCE66666733",
      INIT_67 => X"CCCC99999999B33333333366666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_68 => X"3332666CCC999933326664CCCD9999333366666CCCCD99999B333336666664CC",
      INIT_69 => X"9933664CD9933664CD9933266CCD9933266CCD99B33666CCD999332666CCC999",
      INIT_6A => X"93264D9B364C993264C9B366CD9B366CD993264C993366CD993266CD993266CC",
      INIT_6B => X"64D9364D9364D9364C9B26C9B264D9366C9B264D9326CD9366C99366C99366CD",
      INIT_6C => X"B24DB24D926D936C9B649B24D936C9B64D926C9B64D93649B26C9B24D9364D93",
      INIT_6D => X"B24936DB249B6D924DB64936D924DB649B6C926D926DB24DB24DB249B649B24D",
      INIT_6E => X"24924924924DB6DB6DB6DB649249249B6DB6D924924DB6DB24924DB6D9249B6D",
      INIT_6F => X"DB492496DB6DA492496DB6DB492492492DB6DB6DB6DB49249249249249249249",
      INIT_70 => X"4B6D25B692DB492DB496DA496DB492DB4925B6924B6DA492DB6924B6DB4924B6",
      INIT_71 => X"D2DA5B4B692D25A4B692D25B49692DA4B692DA5B496D24B692DA4B6925B496DA",
      INIT_72 => X"4B4B49696969696D2D2D2DA5A5A4B4B4B69692D2D25A5B4B49692D2DA5B4B696",
      INIT_73 => X"D2D2969694B4B4A5A5A52D2D2D29696969696B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_74 => X"5AD296B5A52D694B5A52D694B5A52D696B4A5AD2D694B4A5A52D29694B4B5A5A",
      INIT_75 => X"294A5294A5296B5AD6B5AD694A5294B5AD6B4A5296B5AD294B5AD694A5AD294B",
      INIT_76 => X"94AD6A5295AD6A5295AD6B5294A56B5AD4A5294A56B5AD6B5AD6A5294A5294A5",
      INIT_77 => X"5295A95A94AD4AD4A56A56B52B5A95AD4AD6A52B5295AD4A56B5295AD4A56B52",
      INIT_78 => X"52B52A56A54AD4AD5A95A95A952B52B52B52B52B52B52B52B52B52B52B52B52B",
      INIT_79 => X"AD5AB52A54A95AB56A54A95AB56A54AD5AB52A56AD4A95AB52B56A54AD4A95AB",
      INIT_7A => X"2A55AB56AD5AA54A952A54A956AD5AB56AD5AB56AD5AB56AD4A952A54A952B56",
      INIT_7B => X"4AB54A956A952AD5AA54AB54A956AD52A54AB56A952AD5AB54A952AD5AB54A95",
      INIT_7C => X"D52AD52AD5AA55AA55AA55AA55AA55AB54AB54AB54A956A956AD52AD52A55AA5",
      INIT_7D => X"5AAD52AD52A956A956A954AB54AB54AB54AA55AA55AA55AA55AA55AA55AAD52A",
      INIT_7E => X"B54AB55AA55AAD52AD56A956AB54AB55AA55AAD52AD56A956AB54AB54AA55AA5",
      INIT_7F => X"AB55AA55AAD52A956A954AB54AA55AAD52AD56A956AB54AA55AA552AD52A956A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(3),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"FF8001FFFC000FFFC000FFFE0000000000000000000000000000000000000000",
      INIT_49 => X"3FFF0003FFE0007FFE000FFFC000FFFC001FFF8001FFF8001FFF8001FFF8001F",
      INIT_4A => X"FC001FFF0007FFC000FFF8003FFE000FFFC001FFF0003FFE000FFFC001FFF800",
      INIT_4B => X"FE001FFF0007FF8003FFC001FFF000FFF8003FFE000FFF0007FFC001FFF0007F",
      INIT_4C => X"03FFC003FFC003FFC003FFC001FFE001FFE001FFF000FFF0007FF8003FFC003F",
      INIT_4D => X"1FFE003FFC003FF8007FF000FFF001FFE001FFE001FFC003FFC003FFC003FFC0",
      INIT_4E => X"001FFC007FF000FFE003FF800FFE001FFC007FF800FFE001FFC007FF800FFF00",
      INIT_4F => X"01FFC007FE003FF801FFC007FF003FF800FFE003FF001FFC007FF001FFC007FF",
      INIT_50 => X"F003FF001FF801FF800FFC00FFC007FE003FF003FF801FFC00FFE007FF003FF8",
      INIT_51 => X"801FF801FF003FF003FF003FF007FE007FE007FE007FE007FE007FE003FF003F",
      INIT_52 => X"FF801FF007FE00FFC01FF803FF007FE00FFC01FF803FF003FE007FE00FFC00FF",
      INIT_53 => X"FF803FE00FF803FE00FF803FE007FC01FF007FC01FF803FE00FFC01FF007FE00",
      INIT_54 => X"C01FE00FF807FC01FE00FF807FC01FE00FF803FE01FF007FC01FF007F803FE00",
      INIT_55 => X"FC03FE01FE01FF00FF007F807FC03FC01FE00FF007F807FC03FE01FF00FF803F",
      INIT_56 => X"F80FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF807F807F807F803FC03",
      INIT_57 => X"03FC07F80FF00FE01FC03FC07F807F00FF00FE01FE01FC03FC03FC07F807F807",
      INIT_58 => X"E01FC07F00FE03FC07F00FE03FC07F00FE03FC07F80FF01FC03F807F00FE01FE",
      INIT_59 => X"F80FE07F01FC07F01FC07F01FC07F80FE03F80FE03F80FF01FC07F01FE03F80F",
      INIT_5A => X"E03F01FC0FE03F01FC0FE03F81FC07F03F80FE03F01FC07F01F80FE03F80FE03",
      INIT_5B => X"03F03F81F80FC07E03F03F81FC0FE07F03F81FC0FE07F03F80FC07E03F01FC0F",
      INIT_5C => X"FC0FE07E07E07E07F03F03F03F81F81F80FC0FC07E07E03F03F81F80FC0FE07E",
      INIT_5D => X"03F03E07E07E07E07C0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0",
      INIT_5E => X"F83F07E07C0FC1F81F03F07E07C0FC1F81F03F03E07E07C0FC0FC1F81F81F03F",
      INIT_5F => X"1F83E07C0F83F07E0F81F03E07C1F83F07E0FC1F83F07E0FC1F81F03E07C0F81",
      INIT_60 => X"C1F03E0F83E07C1F07E0F83E07C1F03E0F81F07C0F83E07C1F83E07C1F83E07C",
      INIT_61 => X"3E0F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F83E0F83E0F83E07C1F07",
      INIT_62 => X"C1E0F83C1F0783E0F87C1F0F83E0F07C1F0783E0F83C1F07C1F0783E0F83E0F8",
      INIT_63 => X"1F0783C1E0F07C3E1F0F83C1E0F87C3E0F07C3E0F07C3E0F07C3E0F07C3E0F87",
      INIT_64 => X"3C1E1F0F0787C3E1E0F0787C3E1F0F0783C1E0F0F87C3E1F0F87C3E1F0F87C3E",
      INIT_65 => X"3C3E1E1E1F0F0F878783C3C1E1E0F0F078783C3E1E1F0F0787C3C3E1E0F0F878",
      INIT_66 => X"0F0F0F0F0F0F0F0F07878787878787C3C3C3C3C3E1E1E1E1F0F0F0F07878783C",
      INIT_67 => X"F0F0E1E1E1E1C3C3C3C3C3878787878787870F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_68 => X"C3C3878F0F1E1E3C3C7878F0F1E1E1C3C387878F0F0E1E1E1C3C3C38787878F0",
      INIT_69 => X"E1C3878F1E1C3878F1E1C3C78F0E1E3C3870F1E1C3C7870F1E1E3C3878F0F1E1",
      INIT_6A => X"1C3871E3C78F1E3C78F1C3870E1C3870E1E3C78F1E3C78F1E1C3870E1E3C78F0",
      INIT_6B => X"78E1C78E1C78E1C78F1C38F1C3871E3870E3C78E1C38F1E3870E1C78F1E3870E",
      INIT_6C => X"3C71C38E1C71E38F1C78E3C71E38F1C78E1C70E3871E3871C38F1C38E1C78E1C",
      INIT_6D => X"C38E38E3C71C71E38E3871C71E38E3871C70E38E1C71C38E3C71C38E3871C38E",
      INIT_6E => X"C71C71C71C71C71C71C71C78E38E38E38E38E1C71C71C71C38E38E38E1C71C71",
      INIT_6F => X"E38E38E71C71C71C718E38E38E38E38E31C71C71C71C71C71C71C71C71C71C71",
      INIT_70 => X"8C71C638E31C71CE38E71C718E38E31C71C638E38C71C71CE38E38C71C71C738",
      INIT_71 => X"1CE39C738E31C638C71CE39C718E31C738E31C638E71C738E31C738E39C718E3",
      INIT_72 => X"8C738E718E718E71CE31CE39C638C738C718E31CE39C638C718E31CE39C738E7",
      INIT_73 => X"E31CE718E738C739C639CE31CE318E718E718C738C738C738C738C738C738C73",
      INIT_74 => X"9CE318C639CE718C639CE718C639CE718C739CE318E738C639CE318E738C639C",
      INIT_75 => X"318C6318C6318C6318C6318E739CE739CE738C6318C631CE739CE718C631CE73",
      INIT_76 => X"E7318C6319CE739CE6318C6318C6739CE739CE7398C6318C6318C6318C6318C6",
      INIT_77 => X"9CE6319CE7318CE7398C6739CC6319CE7318C6339CE6318C6739CE6318C6739C",
      INIT_78 => X"6339CC67398CE7319CE6319CE6339CC6339CC6339CC6339CC6339CC6339CC633",
      INIT_79 => X"319CC63398CE63398C67319CC67398CE6339CC67318CE6339CC67398CE7319CC",
      INIT_7A => X"3399CC67319CC67319CC673198CE63398CE63398CE63398CE7319CC67319CC67",
      INIT_7B => X"8CC673198CE63319CC673398CE67319CC673398CE63319CC67319CCE63398CE6",
      INIT_7C => X"19CCE63319CC663399CC663399CC663398CC673398CE673198CE63319CC66339",
      INIT_7D => X"9CCE63319CCE673198CE673398CC673398CC663399CC663399CC663399CCE633",
      INIT_7E => X"C673399CC663319CCE673198CC673399CC663319CCE673198CC673398CC66339",
      INIT_7F => X"3399CC663319CCE673198CC673399CCE633198CE673398CC663399CCE633198C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(4),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"000001FFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"3FFFFFFC0000007FFFFFF0000000FFFFFFE0000001FFFFFFE0000001FFFFFFE0",
      INIT_4A => X"FFFFE0000007FFFFFF0000003FFFFFF0000001FFFFFFC000000FFFFFFE000000",
      INIT_4B => X"FFFFE0000007FFFFFC000001FFFFFF0000003FFFFFF0000007FFFFFE0000007F",
      INIT_4C => X"03FFFFFC000003FFFFFC000001FFFFFE000001FFFFFF0000007FFFFFC000003F",
      INIT_4D => X"E000003FFFFFC000007FFFFF000001FFFFFE000001FFFFFC000003FFFFFC0000",
      INIT_4E => X"001FFFFF800000FFFFFC00000FFFFFE000007FFFFF000001FFFFF800000FFFFF",
      INIT_4F => X"01FFFFF800003FFFFE000007FFFFC00000FFFFFC00001FFFFF800001FFFFF800",
      INIT_50 => X"0003FFFFE00001FFFFF00000FFFFF800003FFFFC00001FFFFF000007FFFFC000",
      INIT_51 => X"FFE00001FFFFC00003FFFFC00007FFFF800007FFFF800007FFFF800003FFFFC0",
      INIT_52 => X"00001FFFF80000FFFFE00003FFFF80000FFFFE00003FFFFC00007FFFF00000FF",
      INIT_53 => X"00003FFFF00003FFFF00003FFFF80001FFFF80001FFFFC0000FFFFE00007FFFF",
      INIT_54 => X"FFE0000FFFF80001FFFF00007FFFE0000FFFFC0001FFFF80001FFFF80003FFFF",
      INIT_55 => X"0003FFFE0001FFFF00007FFF80003FFFE0000FFFF80007FFFC0001FFFF00003F",
      INIT_56 => X"000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF80007FFF80003FFFC",
      INIT_57 => X"FC0007FFF0000FFFE0003FFF80007FFF0000FFFE0001FFFC0003FFF80007FFF8",
      INIT_58 => X"001FFF8000FFFC0007FFF0003FFF8000FFFC0007FFF0001FFFC0007FFF0001FF",
      INIT_59 => X"000FFF8001FFF8001FFF8001FFF8000FFFC000FFFC000FFFE0007FFE0003FFF0",
      INIT_5A => X"FFC001FFF0003FFE000FFFC001FFF8003FFF0003FFE0007FFE000FFFC000FFFC",
      INIT_5B => X"FC003FFE000FFF8003FFC001FFF0007FFC001FFF0007FFC000FFF8003FFE000F",
      INIT_5C => X"FFF0007FF8007FF8003FFC003FFE001FFF000FFF8007FFC003FFE000FFF0007F",
      INIT_5D => X"FC003FF8007FF8007FF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000",
      INIT_5E => X"FFC007FF800FFE001FFC007FF800FFE001FFC003FF8007FF000FFE001FFE003F",
      INIT_5F => X"E003FF800FFC007FF001FFC007FE003FF800FFE003FF800FFE001FFC007FF001",
      INIT_60 => X"FE003FF003FF801FF800FFC007FE003FF001FF800FFC007FE003FF801FFC007F",
      INIT_61 => X"C00FF801FF801FF801FF801FF801FF801FF801FF801FFC00FFC00FFC007FE007",
      INIT_62 => X"FE00FFC01FF803FF007FE00FFC00FF801FF803FF003FE007FE007FC00FFC00FF",
      INIT_63 => X"E007FC01FF007FC01FF003FE00FF803FF007FC00FF803FF007FC00FF803FF007",
      INIT_64 => X"3FE01FF007F803FE00FF807FC01FF007FC01FF00FF803FE00FF803FE00FF803F",
      INIT_65 => X"3FC01FE01FF00FF807FC03FE01FF00FF807FC03FE01FF007F803FC01FF00FF80",
      INIT_66 => X"F00FF00FF00FF00FF807F807F807F803FC03FC03FE01FE01FF00FF007F807FC0",
      INIT_67 => X"FF00FE01FE01FC03FC03FC07F807F807F807F00FF00FF00FF00FF00FF00FF00F",
      INIT_68 => X"FC03F80FF01FE03FC07F80FF01FE01FC03F807F00FF01FE01FC03FC07F807F00",
      INIT_69 => X"01FC07F01FE03F80FE01FC07F00FE03FC07F01FE03F807F01FE03FC07F00FE01",
      INIT_6A => X"E03F81FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FE03F80FE03F80FF",
      INIT_6B => X"80FE07F01F80FE07F01FC0FE03F81FC07F03F80FE03F01FC07F01F80FE03F80F",
      INIT_6C => X"3F81FC0FE07E03F01F80FC07E03F01F80FE07F03F81FC07E03F01FC0FE07F01F",
      INIT_6D => X"03F03F03F81F81FC0FC07E07E03F03F81F80FC0FE07E03F03F81FC0FC07E03F0",
      INIT_6E => X"07E07E07E07E07E07E07E07F03F03F03F03F01F81F81F81FC0FC0FC0FE07E07E",
      INIT_6F => X"FC0FC0F81F81F81F81F03F03F03F03F03E07E07E07E07E07E07E07E07E07E07E",
      INIT_70 => X"0F81F83F03E07E0FC0F81F81F03F03E07E07C0FC0F81F81F03F03F07E07E07C0",
      INIT_71 => X"1F03E07C0FC1F83F07E0FC1F81F03E07C0FC1F83F07E07C0FC1F83F03E07E0FC",
      INIT_72 => X"F07C0F81F07E0F81F03E0FC1F83F07C0F81F03E0FC1F83F07E0FC1F03E07C0F8",
      INIT_73 => X"FC1F07E0F83F07C1F83E0FC1F03E0F81F07E0F83F07C0F83F07C0F83F07C0F83",
      INIT_74 => X"E0FC1F07C1F07E0F83E0F81F07C1F07E0F83E0FC1F07C0F83E0FC1F07C0F83E0",
      INIT_75 => X"3E0F83E0F83E0F83E0F83E0F83E0F83E0F83F07C1F07C1F07C1F07E0F83E0F83",
      INIT_76 => X"F83E0F83E1F07C1F07C1F07C1F0783E0F83E0F83E0F83E0F83E0F83E0F83E0F8",
      INIT_77 => X"1F07C1E0F83E0F07C1F0783E0F83E1F07C1F07C3E0F83E0F87C1F07C1F0783E0",
      INIT_78 => X"7C3E0F87C1F0F83E1F07C1E0F83C1F07C3E0F83C1F07C3E0F83C1F07C3E0F83C",
      INIT_79 => X"3E1F07C3E0F07C3E0F87C1E0F87C1F0F83C1F0783E0F07C3E0F87C1F0F83E1F0",
      INIT_7A => X"C3E1F0783E1F0783E1F0783E1F0F83C1F0F83C1F0F83C1F0F83E1F0783E1F078",
      INIT_7B => X"0F0783E1F0F83C1E0F87C3E0F0783E1F0783C1F0F83C1E0F87C1E0F07C3E0F07",
      INIT_7C => X"1E0F07C3E1F0783C1E0F87C3E1F0783C1F0F87C3E0F0783E1F0F83C1E0F87C3E",
      INIT_7D => X"1F0F83C1E0F0783E1F0F87C3E0F0783C1F0F87C3E1F0783C1E0F87C3E1F0F83C",
      INIT_7E => X"0783C1E0F87C3E1F0F87C1E0F0783C1E0F87C3E1F0F87C1E0F0783C1F0F87C3E",
      INIT_7F => X"C3E1F0783C1E0F0783E1F0F87C3E1F0F83C1E0F0783C1F0F87C3E1F0F83C1E0F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(5),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"000001FFFFFFFFFFFFFF00000000000000000000000000000000000000000000",
      INIT_49 => X"C00000000000007FFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFE00000000",
      INIT_4A => X"FFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF",
      INIT_4B => X"000000000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFF80000000000007F",
      INIT_4C => X"03FFFFFFFFFFFC000000000001FFFFFFFFFFFE0000000000007FFFFFFFFFFFC0",
      INIT_4D => X"FFFFFFC000000000007FFFFFFFFFFE000000000001FFFFFFFFFFFC0000000000",
      INIT_4E => X"FFE00000000000FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFF",
      INIT_4F => X"FE00000000003FFFFFFFFFF80000000000FFFFFFFFFFE00000000001FFFFFFFF",
      INIT_50 => X"FFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFF",
      INIT_51 => X"FFFFFFFE0000000003FFFFFFFFF80000000007FFFFFFFFF80000000003FFFFFF",
      INIT_52 => X"00001FFFFFFFFF0000000003FFFFFFFFF0000000003FFFFFFFFF8000000000FF",
      INIT_53 => X"FFFFC000000003FFFFFFFFC000000001FFFFFFFFE000000000FFFFFFFFF80000",
      INIT_54 => X"0000000FFFFFFFFE000000007FFFFFFFF000000001FFFFFFFFE000000003FFFF",
      INIT_55 => X"0003FFFFFFFE000000007FFFFFFFC00000000FFFFFFFF800000001FFFFFFFFC0",
      INIT_56 => X"000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF000000007FFFFFFFC0000",
      INIT_57 => X"000007FFFFFFF00000003FFFFFFF80000000FFFFFFFE00000003FFFFFFF80000",
      INIT_58 => X"FFE0000000FFFFFFF80000003FFFFFFF00000007FFFFFFE00000007FFFFFFE00",
      INIT_59 => X"000FFFFFFE0000001FFFFFFE0000000FFFFFFF0000000FFFFFFF80000003FFFF",
      INIT_5A => X"FFFFFE0000003FFFFFF0000001FFFFFFC0000003FFFFFF8000000FFFFFFF0000",
      INIT_5B => X"FFFFC000000FFFFFFC000001FFFFFF8000001FFFFFF8000000FFFFFFC000000F",
      INIT_5C => X"FFFFFF8000007FFFFFC000003FFFFFE000000FFFFFF8000003FFFFFF0000007F",
      INIT_5D => X"00003FFFFF8000007FFFFF000000FFFFFF000000FFFFFF000000FFFFFF000000",
      INIT_5E => X"FFFFF800000FFFFFE000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC0",
      INIT_5F => X"FFFC00000FFFFF800001FFFFF800003FFFFF000003FFFFF000001FFFFF800001",
      INIT_60 => X"FFFFC00003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE000007F",
      INIT_61 => X"000FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFF00000FFFFF800007",
      INIT_62 => X"FFFF00001FFFFC00007FFFF00000FFFFE00003FFFFC00007FFFF80000FFFFF00",
      INIT_63 => X"FFF80001FFFF80001FFFFC0000FFFFC00007FFFF00003FFFF80000FFFFC00007",
      INIT_64 => X"3FFFE00007FFFC0000FFFF80001FFFF80001FFFF00003FFFF00003FFFF00003F",
      INIT_65 => X"C0001FFFE0000FFFF80003FFFE0000FFFF80003FFFE00007FFFC0001FFFF0000",
      INIT_66 => X"000FFFF0000FFFF00007FFF80007FFFC0003FFFC0001FFFE0000FFFF80007FFF",
      INIT_67 => X"0000FFFE0001FFFC0003FFF80007FFF80007FFF0000FFFF0000FFFF0000FFFF0",
      INIT_68 => X"FFFC000FFFE0003FFF8000FFFE0001FFFC0007FFF0001FFFE0003FFF80007FFF",
      INIT_69 => X"FE0007FFE0003FFF0001FFF8000FFFC0007FFE0003FFF8001FFFC0007FFF0001",
      INIT_6A => X"FFC001FFF8001FFF8001FFF8001FFF8001FFF8001FFF8001FFFC000FFFC000FF",
      INIT_6B => X"00FFF8001FFF0007FFE000FFFC001FFF8003FFF0003FFE0007FFE000FFFC000F",
      INIT_6C => X"3FFE000FFF8003FFE000FFF8003FFE000FFF8003FFE0007FFC001FFF0007FFE0",
      INIT_6D => X"03FFC003FFE001FFF0007FF8003FFC001FFF000FFF8003FFC001FFF0007FFC00",
      INIT_6E => X"F8007FF8007FF8007FF8007FFC003FFC003FFE001FFE001FFF000FFF0007FF80",
      INIT_6F => X"000FFF001FFE001FFE003FFC003FFC003FF8007FF8007FF8007FF8007FF8007F",
      INIT_70 => X"F001FFC003FF800FFF001FFE003FFC007FF800FFF001FFE003FFC007FF8007FF",
      INIT_71 => X"1FFC007FF001FFC007FF001FFE003FF800FFE003FF8007FF001FFC003FF800FF",
      INIT_72 => X"FF800FFE007FF001FFC00FFE003FF800FFE003FF001FFC007FF001FFC007FF00",
      INIT_73 => X"FFE007FF003FF801FFC00FFE003FF001FF800FFC007FF003FF800FFC007FF003",
      INIT_74 => X"00FFE007FE007FF003FF001FF801FF800FFC00FFE007FF003FF001FF800FFC00",
      INIT_75 => X"3FF003FF003FF003FF003FF003FF003FF003FF801FF801FF801FF800FFC00FFC",
      INIT_76 => X"FFC00FFC01FF801FF801FF801FF803FF003FF003FF003FF003FF003FF003FF00",
      INIT_77 => X"1FF801FF003FF007FE007FC00FFC01FF801FF803FF003FF007FE007FE007FC00",
      INIT_78 => X"803FF007FE00FFC01FF801FF003FE007FC00FFC01FF803FF003FE007FC00FFC0",
      INIT_79 => X"3FE007FC00FF803FF007FE00FF801FF003FE007FC00FF803FF007FE00FFC01FF",
      INIT_7A => X"FC01FF803FE007FC01FF803FE00FFC01FF003FE00FFC01FF003FE007FC01FF80",
      INIT_7B => X"F007FC01FF003FE00FF803FF007FC01FF803FE00FFC01FF007FE00FF803FF007",
      INIT_7C => X"E00FF803FE007FC01FF007FC01FF803FE00FF803FF007FC01FF003FE00FF803F",
      INIT_7D => X"E00FFC01FF007FC01FF007FC00FF803FE00FF803FE007FC01FF007FC01FF003F",
      INIT_7E => X"F803FE00FF803FE00FF801FF007FC01FF007FC01FF007FE00FF803FE00FF803F",
      INIT_7F => X"FC01FF803FE00FF803FE00FF803FE00FFC01FF007FC01FF007FC01FF003FE00F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(6),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_4A => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_4B => X"FFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_4F => X"0000000000003FFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000",
      INIT_51 => X"000000000000000003FFFFFFFFFFFFFFFFFFF800000000000000000003FFFFFF",
      INIT_52 => X"00001FFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFF00",
      INIT_53 => X"FFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFF00000000000000",
      INIT_54 => X"FFFFFFF000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFF",
      INIT_55 => X"FFFC00000000000000007FFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFF",
      INIT_56 => X"FFF0000000000000000FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFF",
      INIT_57 => X"FFFFF8000000000000003FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFF000000000000003FFFFFFFFFFFFFF8000000000000007FFFFFFFFF",
      INIT_59 => X"000FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF000000000000003FFFF",
      INIT_5A => X"0000000000003FFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000000",
      INIT_5B => X"FFFFFFFFFFF0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF0",
      INIT_5C => X"0000000000007FFFFFFFFFFFC000000000000FFFFFFFFFFFFC0000000000007F",
      INIT_5D => X"00003FFFFFFFFFFF800000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFF000000000007FFFFFFFFFFE000000000007FFFFFFFFFFE0000000",
      INIT_5F => X"FFFFFFFFF00000000001FFFFFFFFFFC00000000003FFFFFFFFFFE00000000001",
      INIT_60 => X"FFFFFFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFC00000000007F",
      INIT_61 => X"000FFFFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFFFFFF00000000007",
      INIT_62 => X"000000001FFFFFFFFF8000000000FFFFFFFFFC0000000007FFFFFFFFF0000000",
      INIT_63 => X"FFFFFFFE000000001FFFFFFFFF0000000007FFFFFFFFC000000000FFFFFFFFF8",
      INIT_64 => X"C000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFFC000000003F",
      INIT_65 => X"00001FFFFFFFF000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF",
      INIT_66 => X"000FFFFFFFF000000007FFFFFFF800000003FFFFFFFE00000000FFFFFFFF8000",
      INIT_67 => X"0000FFFFFFFE00000003FFFFFFF800000007FFFFFFF00000000FFFFFFFF00000",
      INIT_68 => X"0000000FFFFFFFC0000000FFFFFFFE00000007FFFFFFE00000003FFFFFFF8000",
      INIT_69 => X"FFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE00000007FFFFFFE",
      INIT_6A => X"000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000001FFFFFFF0000000FF",
      INIT_6B => X"00FFFFFFE0000007FFFFFF0000001FFFFFFC0000003FFFFFF8000000FFFFFFF0",
      INIT_6C => X"3FFFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFF8000001FFFFFF80000",
      INIT_6D => X"03FFFFFC000001FFFFFF8000003FFFFFE000000FFFFFFC000001FFFFFF800000",
      INIT_6E => X"00007FFFFF8000007FFFFF8000003FFFFFC000001FFFFFE000000FFFFFF80000",
      INIT_6F => X"FFF000001FFFFFE000003FFFFFC000003FFFFF8000007FFFFF8000007FFFFF80",
      INIT_70 => X"0001FFFFFC00000FFFFFE000003FFFFF800000FFFFFE000003FFFFF8000007FF",
      INIT_71 => X"1FFFFF800001FFFFF800001FFFFFC00000FFFFFC000007FFFFE000003FFFFF00",
      INIT_72 => X"FFFFF000007FFFFE00000FFFFFC00000FFFFFC00001FFFFF800001FFFFF80000",
      INIT_73 => X"FFFFF800003FFFFE00000FFFFFC00001FFFFF000007FFFFC00000FFFFF800003",
      INIT_74 => X"00FFFFF800007FFFFC00001FFFFE00000FFFFF000007FFFFC00001FFFFF00000",
      INIT_75 => X"C00003FFFFC00003FFFFC00003FFFFC00003FFFFE00001FFFFE00000FFFFF000",
      INIT_76 => X"FFFFF00001FFFFE00001FFFFE00003FFFFC00003FFFFC00003FFFFC00003FFFF",
      INIT_77 => X"E00001FFFFC00007FFFF80000FFFFE00001FFFFC00003FFFF800007FFFF80000",
      INIT_78 => X"003FFFF80000FFFFE00001FFFFC00007FFFF00001FFFFC00003FFFF80000FFFF",
      INIT_79 => X"3FFFF80000FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80000FFFFE00",
      INIT_7A => X"FFFE00003FFFF80001FFFFC0000FFFFE00003FFFF00001FFFFC00007FFFE0000",
      INIT_7B => X"FFF80001FFFFC0000FFFFC00007FFFE00003FFFF00001FFFF80000FFFFC00007",
      INIT_7C => X"FFF00003FFFF80001FFFF80001FFFFC0000FFFFC00007FFFE00003FFFF00003F",
      INIT_7D => X"FFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003F",
      INIT_7E => X"FFFC0000FFFFC0000FFFFE00007FFFE00007FFFE00007FFFF00003FFFF00003F",
      INIT_7F => X"FFFE00003FFFF00003FFFF00003FFFF00001FFFF80001FFFF80001FFFFC0000F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(7),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"FFFFFE0000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000003FFFFFF",
      INIT_52 => X"FFFFE00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_55 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_56 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_57 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_58 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_59 => X"FFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_5A => X"FFFFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFF",
      INIT_5C => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007F",
      INIT_5D => X"FFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFF",
      INIT_5F => X"00000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000001",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFF80",
      INIT_61 => X"FFF00000000000000000001FFFFFFFFFFFFFFFFFFFE000000000000000000007",
      INIT_62 => X"000000001FFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFF0000000000",
      INIT_64 => X"FFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000003F",
      INIT_65 => X"FFFFE00000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFF",
      INIT_66 => X"FFF00000000000000007FFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFF",
      INIT_67 => X"FFFF0000000000000003FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFF000000000000000FFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC000000000000007FFFFFFF",
      INIT_6A => X"000001FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE00000000000000FF",
      INIT_6B => X"FF00000000000007FFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000",
      INIT_6C => X"3FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFF",
      INIT_6D => X"FC000000000001FFFFFFFFFFFFC000000000000FFFFFFFFFFFFE000000000000",
      INIT_6E => X"00007FFFFFFFFFFF8000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFE000000000003FFFFFFFFFFFC000000000007FFFFFFFFFFF80000000",
      INIT_70 => X"FFFE00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFFC000000000007FF",
      INIT_71 => X"E00000000001FFFFFFFFFFE00000000000FFFFFFFFFFF800000000003FFFFFFF",
      INIT_72 => X"00000000007FFFFFFFFFF00000000000FFFFFFFFFFE00000000001FFFFFFFFFF",
      INIT_73 => X"00000000003FFFFFFFFFF00000000001FFFFFFFFFF80000000000FFFFFFFFFFC",
      INIT_74 => X"FF00000000007FFFFFFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF",
      INIT_75 => X"FFFFFC0000000003FFFFFFFFFC0000000003FFFFFFFFFE0000000000FFFFFFFF",
      INIT_76 => X"FFFFFFFFFE0000000001FFFFFFFFFC0000000003FFFFFFFFFC0000000003FFFF",
      INIT_77 => X"000001FFFFFFFFF8000000000FFFFFFFFFE0000000003FFFFFFFFF8000000000",
      INIT_78 => X"FFC000000000FFFFFFFFFE0000000007FFFFFFFFE0000000003FFFFFFFFF0000",
      INIT_79 => X"3FFFFFFFFF0000000007FFFFFFFFE0000000007FFFFFFFFC000000000FFFFFFF",
      INIT_7A => X"000000003FFFFFFFFE000000000FFFFFFFFFC000000001FFFFFFFFF800000000",
      INIT_7B => X"FFFFFFFE000000000FFFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF8",
      INIT_7C => X"00000003FFFFFFFFE000000001FFFFFFFFF0000000007FFFFFFFFC000000003F",
      INIT_7D => X"FFFFFFFE000000001FFFFFFFFF000000000FFFFFFFFF8000000007FFFFFFFFC0",
      INIT_7E => X"00000000FFFFFFFFF0000000007FFFFFFFF8000000007FFFFFFFFC000000003F",
      INIT_7F => X"FFFFFFFFC000000003FFFFFFFFC000000001FFFFFFFFE000000001FFFFFFFFF0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_8_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(8),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_4F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_5C => X"FFFFFFFFFFFF800000000000000000000000000000000000000000000000007F",
      INIT_5D => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000001",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_62 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000003F",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000007FFFFFFF",
      INIT_6A => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FF",
      INIT_6B => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_6C => X"C00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_6D => X"FFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"00007FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFF",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_71 => X"000000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFF",
      INIT_72 => X"FFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_73 => X"00000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_75 => X"0000000000000003FFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFC0000",
      INIT_77 => X"FFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFC0000000000000000000",
      INIT_78 => X"000000000000FFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFF",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFF0000000",
      INIT_7A => X"FFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_7B => X"00000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFF",
      INIT_7C => X"00000003FFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFC0",
      INIT_7D => X"FFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFF80000000000",
      INIT_7E => X"FFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFF8000000000000000003F",
      INIT_7F => X"000000000000000003FFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_9_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(9),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"555555AAAAAAAAD5555555AAAAAAAD555555AAAAAA9555554AAAAAA555555AAA",
      INIT_01 => X"AAA955552AAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555552AAAAAAAAAA555",
      INIT_02 => X"A555554AAAAAA55555556AAAAAAAAD55555555554AAAAAAAAAAAAAAAAAAAAAAA",
      INIT_03 => X"6AA556AA554AAD552AA555AAA5552AA9555AAAB5556AAA95556AAAA55555AAAA",
      INIT_04 => X"56A56A56AD4AD5A952B56AD5AB56AD5AB54A956A956A956A954AA55AAD54AA55",
      INIT_05 => X"4B4B4A5A5A5AD2D696B4A5AD296B5AD294A52D6B5AD4A5294AD6B5295A94AD4A",
      INIT_06 => X"B6DB6DB6DB6DB492496DB6925B6925B692DA4B692DA5B49692D2DA5A5A4B4B4B",
      INIT_07 => X"66CD9B364C99364C9B26C9B26C9B26D93649B649B649B6C926DB649249B6DB6D",
      INIT_08 => X"CE666333319999998CCCCCCCCCCCCCC9999999B33326664CCD99B33664CD9932",
      INIT_09 => X"C71C638C718E31CE318E738C6318C6318C6739CC67398CE67319CCE6633199CC",
      INIT_0A => X"1E1E0F0F0F0F0E1E1E3C3878F1E1C38F1E3871E38F1C70E38E38E38E38E38E38",
      INIT_0B => X"C03FE01FE03FC07F01F80FC07E07E07E0FC0F83F07C1F07C1F07C3E0F0787C3E",
      INIT_0C => X"000000000000000000FFFFFFFE000007FFFE0001FFF8003FFC007FF003FF007F",
      INIT_0D => X"00FE01FE00FF803FE007FF001FFE000FFFC0003FFFF000003FFFFFFF00000000",
      INIT_0E => X"F0F0F0F0F0F0F0F8783C1E0F07C1F0F83E07C1F03E07E07C0FE07E03F01FC07F",
      INIT_0F => X"C639CE31CE31C638C71C638E38E38E38E38E3871C78E3C70E1C3870E1C3C7878",
      INIT_10 => X"666666666666666666666333339998CCE6633198CC67319CC6339CC6318C6318",
      INIT_11 => X"4926DB249B649B649B24D9364D9366C9B366C993266CD9933666CCC999B33336",
      INIT_12 => X"4B4A5A52D2D2D2D2D2D25A5B4B696D25B492DA496DB4924B6DB6DB6DB6DB6DB2",
      INIT_13 => X"AD54AA552A956A956A952A55A952A56A54AD4AD6A56B5294A52B5A5294A5AD69",
      INIT_14 => X"5555555555554AAA955555555555554AAAAAAD55556AAAB5556AAB555AAA554A",
      INIT_15 => X"A952A54A956AD52AD56AB55AAD54AA9552AA5552AAB5556AAAB55554AAAAAA95",
      INIT_16 => X"2DA5A4B4B4B4B4B4B4B5A5AD2D694A5AD694A5294A56B5A94AD6A56A56A56AD4",
      INIT_17 => X"C93649B24DB249B6C924DB6D924924924924925B6DB4925B6925B692DA4B696D",
      INIT_18 => X"33333333333332666664CCCD999332664CD993366CD9B366C99366C9B26C9B26",
      INIT_19 => X"639C6318E739CE7398C6339CC67319CC673399CCE663339998CCCE6666633333",
      INIT_1A => X"1E1C3878F1E3C78F1C38F1C78E3C71C71E38E38E38E31C71C638E71C639C738C",
      INIT_1B => X"80FC0FC0F81F83F07E0F83E0F83E0F83C1F0F87C3E1E1F0F0F078787870F0F0E",
      INIT_1C => X"1FFFF8000FFFC000FFF000FFE007FE007FC01FF00FF00FF00FE03FC0FE03F81F",
      INIT_1D => X"000FFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFFFE0000",
      INIT_1E => X"1F80FE03FC07F80FF00FF807FC01FF801FF800FFE001FFE000FFFE0001FFFF00",
      INIT_1F => X"C3C3C3E1E1F0F0783C1E0F07C1E0F83E0F83E07C1F83F07E07C0FC0FC07E07F0",
      INIT_20 => X"1C71C71C71C71E38E3871C78E3C70E3C70E1C3870E1C3878F0F1E1E3C3C3C3C3",
      INIT_21 => X"3398CE6339CC6339CE6318C6318C631CE738C639C639C638C718E31C718E38E3",
      INIT_22 => X"9999B3333333333333333333333333399999CCCCC666333199CCC6633398CC67",
      INIT_23 => X"26C9364D9364D9B26CD9366CD93264C993366CC99B3266CCD9993326664CCCD9",
      INIT_24 => X"DB6924B6DB6D249249249249249249249B6DB64926DB249B6C936C936C9B64DB",
      INIT_25 => X"4B5A52D2969694B4B4B4B4B4B4B4B4969692D25A4B496D2DA4B6925B492DB492",
      INIT_26 => X"A56AD5A952B56A56A56A56A56A52B5A94AD6B5294A5294A5294A5296B5A52D69",
      INIT_27 => X"52AAA5552AA9556AA9552AA556AA556AA552A954AA55AA552AD5AA55AB56AD52",
      INIT_28 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAA555555554AAAAAA9555552AAAA55556AAA955",
      INIT_29 => X"54AAA5552AAA5554AAAA55556AAAA955555AAAAAAB555555554AAAAAAAAAAAAA",
      INIT_2A => X"2B56AD5AB56AD52A55AB54AB54AA55AAD52A954AAD56AA556AAD54AAB556AA95",
      INIT_2B => X"96B5A5296B5AD6B5AD6B5AD6B5A94A56B5295AD4A56A56A56A56A56A54AD5A95",
      INIT_2C => X"B692D25B4B696D2DA5A4B4B4B69696969696969696B4B4B5A5A52D296B4A5AD2",
      INIT_2D => X"6DB6DB6D924924924924925B6DB6DB492496DB6924B6D2496DA4B6D25B692DA4",
      INIT_2E => X"B364D9364D9364D9364DB26C93649B24DB26D924DB24DB64936D9249B6DB2492",
      INIT_2F => X"666CCCD999333666CCD99B33664CD993266CC993264C993264C99366C99366C9",
      INIT_30 => X"633333999999CCCCCCCCC66666666666666666666664CCCCCCCC999999333326",
      INIT_31 => X"C67398CE7319CC63399CC673198CE673399CCE6733199CCC667333999CCCC666",
      INIT_32 => X"18E31C638C738E718E718E738C739C631CE738C6318C6318C6318C6319CE7318",
      INIT_33 => X"F1C78E3871C78E38E3C71C71C71C38E38E38E31C71C71C718E38E31C718E39C7",
      INIT_34 => X"E1E1E1E3C3C387878F0E1E3C3878F1E1C3870E1C3870E1C38F1E3871E3871C38",
      INIT_35 => X"1F0F83E0F07C3E0F07C3E1F0F87C3C1E0F0F0787C3C3C1E1E1E1E1F0F0F0F1E1",
      INIT_36 => X"0FC07E07E03F03F03F03E07E07C0FC1F83F07E0FC1F03E0F81F07C1F07C1F07C",
      INIT_37 => X"00000000000000000000000000000000000001FC07F80FE03F81FC07F03F81FC",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_0_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CCCCCC66666666333333339999999CCCCCCC6666667333333999999CCCCCC666",
      INIT_01 => X"6664CCCCE6666666666666666666666666666333333333333319999999999CCC",
      INIT_02 => X"9333332666666CCCCCCCD99999999B3333333333266666666666666666666666",
      INIT_03 => X"266CCD99332664CC999333666CCC999B3336666CCCD999B33326666CCCCC9999",
      INIT_04 => X"CD9326CD9B264C9B366CD9B366CD9B366CD9B3264CD9B3264CD9933664CD9933",
      INIT_05 => X"26D926C936C9B64DB26D93649B26C9B64D9364D9364D9364D9B26C9B364D9B26",
      INIT_06 => X"6DB6DB6DB6DB6DB6DB24924936DB6C9249B6D9249B6C924DB649B6C936D926D9",
      INIT_07 => X"D25B496D25B492DA496DA496DA496DB492DB6D2492DB6DA492492DB6DB6DB6DB",
      INIT_08 => X"5AD2D69694B4B4B4A5A5A5A5A5A5A5A4B4B4B4969692D2DA5B4B696D2DA4B496",
      INIT_09 => X"52B5295AD4A56B5A94A5295AD6B5AD6B5AD294A52D6B5A52D6B4A5AD296B4B5A",
      INIT_0A => X"4AB55AA55AA55AB54A956AD5AB54A95AB56AD4A95AB52A56A56A56A56A56A56A",
      INIT_0B => X"556AAAB5556AAAD554AAA5552AAD552AA555AA9552AB552AB552A955AAD52A95",
      INIT_0C => X"AAAAAAAAAAAAAAAAAA55555555555552AAAAAAAB5555556AAAAAD55556AAAAD5",
      INIT_0D => X"5554AAAB55552AAAB55555AAAAAB5555556AAAAAAAA5555555555555AAAAAAAA",
      INIT_0E => X"5AA55AA55AA55AAD52A954AA556AA552AB556AA554AAB556AAB554AAA5556AAA",
      INIT_0F => X"6B5294A56B5A94AD6A56B52B52B52B52B52B52A56AD4A95AB56AD5AB56A952AD",
      INIT_10 => X"4B4B4B4B4B4B4B4B4B4B4A5A5AD2D296B4B5A52D694A5AD694A5296B5AD6B5AD",
      INIT_11 => X"924B6DB6D2492DB6D2496DA496DA4B6D25B492DA4B496D25A4B49692D2DA5A5B",
      INIT_12 => X"6D936C9B649B649B649B6C926DB249B6D924936DB6D924924924924924924924",
      INIT_13 => X"3666CC99B3264CD9B3264C993264C9B366C99364C9B264D9364D9364D936C9B2",
      INIT_14 => X"9999999999998CCCD99999999999999333333666664CCCD999B332666CCC9993",
      INIT_15 => X"CE63398CE67319CCE673399CCE6733199CCC66633339998CCCC6666733333319",
      INIT_16 => X"31C638C738C738C738C639CE318E739CE718C6318C6739CE7318C67398C67318",
      INIT_17 => X"F1C78E3C71C38E38F1C71C71E38E38E38E38E39C71C71C638E39C71CE38C718E",
      INIT_18 => X"3C3C3C3C3C3C3C787878F0F1E1E3C3878F1E1C3870E1C3870E1C78F1C38F1C38",
      INIT_19 => X"7C1F83E0F83E0F83E0F83C1F0783E1F0783C1E0F0783C3E1E0F0F078787C3C3C",
      INIT_1A => X"E01FC07F01FC07F01FC0FE07F03F81F81FC0FC0FC0FC1F81F83F07E07C1F83F0",
      INIT_1B => X"00FFF000FFE003FF800FFC00FFC00FFC01FF007FC01FE00FF007F807F80FF00F",
      INIT_1C => X"1FFFFFFFF0000000FFFFFF000007FFFF80001FFFF0000FFFF0003FFF0003FFE0",
      INIT_1D => X"0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_1E => X"FF8001FFFC0007FFF00007FFFC00007FFFF800001FFFFFE0000001FFFFFFFF00",
      INIT_1F => X"C03FC01FE00FF007FC01FF003FE007FE007FE003FF800FFE003FFC003FFE000F",
      INIT_20 => X"03F03F03F03F01F81F80FC07E03F01FC0FE03F80FE03F807F00FE01FC03FC03F",
      INIT_21 => X"0F87C1E0F83C1F07C1E0F83E0F83E0FC1F07C1F83E07C1F83F07E0FC0F81F81F",
      INIT_22 => X"787870F0F0F0F0F0F0F0F0F0F0F0F0F878783C3C3E1E0F0F87C3C1E0F0783C1F",
      INIT_23 => X"1E38F1C38F1C3871E3C70E1C38F1E3C78F0E1C3878F1E1C3C7870F1E1E3C3C38",
      INIT_24 => X"38E71C71C71CE38E38E38E38E38E38E3871C71C71E38E3871C70E38F1C78E3C7",
      INIT_25 => X"38C631CE718E738C738C738C738C738E718E31C638C71CE39C718E38C71C738E",
      INIT_26 => X"9CE63398CE7319CE6319CE6319CE7398C6318CE739CE739CE739CE718C631CE7",
      INIT_27 => X"CE6663331998CCE66733199CCE6633199CCE673399CC663319CC663398CE6331",
      INIT_28 => X"6666666666666666666666666663333333339999998CCCCCE6666333319998CC",
      INIT_29 => X"CD9993336666CCCD99993333266664CCCCC99999993333333326666666666666",
      INIT_2A => X"66CD9B366CD9B366CC993266CD9933664C99B32664CD99332664CD999332664C",
      INIT_2B => X"4D936C9B26C9B26C9B26C9B26C9B26CD9364C9B26CD9326CD9326CD93264C9B3",
      INIT_2C => X"6DB64936D924DB64936D926D924DB24DB24DB24DB26D926C936C9B64D926C9B6",
      INIT_2D => X"24924924B6DB6DB6DB6DB6C924924924924DB6DB6D924924DB6D924936DB6492",
      INIT_2E => X"96D24B6D24B6D24B6D2496DA492DB692496DB492496DB6D24924B6DB6DB69249",
      INIT_2F => X"D2DA5A4B4B696D2DA5B4B696D2DA4B496D25A4B692DA4B692DA4B6D25B492DA4",
      INIT_30 => X"D69696B4B4B4A5A5A5A5AD2D2D2D2D2D2D2D2D2D2D2DA5A5A5A5B4B4B4969692",
      INIT_31 => X"AD294A5AD6B4A5296B4A52D6B4A5AD296B4A5AD296B4B5A52D29694B4A5A52D2",
      INIT_32 => X"B5A94AD6A5295AD4A52B5AD6A5294AD6B5AD6A5294A5294A5294A5294B5AD6B5",
      INIT_33 => X"AB52A56AD4AD5A95A952B52B52B56A56A56A56B52B52B52B5A95A94AD4A56B52",
      INIT_34 => X"AB54AB56A956AD52A55AB56A952A54AB56AD5AB56AD5AB56A54A952B56AD4A95",
      INIT_35 => X"B55AA955AAD56AA552A954AA552A954AA55AAD52A956AB54AB54AB55AA55AB54",
      INIT_36 => X"5AAAD552AA9556AA9556AAD552AA554AA9552AA554AA955AAB552AB552AB552A",
      INIT_37 => X"00000000000000000000000000000000000014AAAD555AAA9554AAAD556AAB55",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_1_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000001",
      INIT_03 => X"FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000007FFFFFFFFF",
      INIT_04 => X"FFFFFFF00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000001FFFFFF",
      INIT_0A => X"E00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000",
      INIT_0E => X"800000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000",
      INIT_11 => X"FFFFFFFE00000000000000000000000000000000000000000000000FFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_14 => X"FE000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_15 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_17 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000",
      INIT_19 => X"000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_1B => X"8000000000000000000000000000000000000000000000000000000000000FFF",
      INIT_1C => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FF00000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_23 => X"000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_28 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_2D => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"00000000000000000000000000000000000000000000000000000000007FFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_10_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000007FFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_05 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_0A => X"000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000",
      INIT_0F => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_15 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_1C => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"8000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"00000000000000000000000000000000000000000000000000000000007FFFFF",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_11_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFE0000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000007FFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"FE00000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_12_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"FFF0000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_13_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_14_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFFF80000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_15_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_16_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_17_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_18_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3C3C3C1E1E1E1E0F0F0F0F87878783C3C3C3E1E1E1F0F0F0F878787C3C3C3E1E",
      INIT_01 => X"E1E3C3C3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F8787878787C3C",
      INIT_02 => X"8F0F0F1E1E1E1C3C3C3C3878787878F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_03 => X"E1E3C3870F1E1C3C7870F0E1E3C387870F0E1E1C3C387870F0E1E1E3C3C38787",
      INIT_04 => X"3C70E1C3871E3C78F1E3C78F1E3C78F1E3C78F1E3C3870E1C3C78F0E1C3C78F0",
      INIT_05 => X"E1C71E38F1C78E3C71E38F1C78E1C78E3C70E3C70E3C70E3C78E1C78F1C3871E",
      INIT_06 => X"1C71C71C71C71C71C71C71C70E38E38E3871C71C78E38E3C71C78E38F1C71E38",
      INIT_07 => X"CE38C71CE38C71C638E39C71C638E38C71C71CE38E38E39C71C71C71C71C71C7",
      INIT_08 => X"39CE318E738C738C639C639C639C639C738C738E718E31C638C718E31C638C71",
      INIT_09 => X"318CE739CC6318C6739CE739CE739CE739CE739CE318C631CE739C6318E738C6",
      INIT_0A => X"C673399CC663398CC67319CC673398C67319CC67398CE6319CE6319CE6319CE6",
      INIT_0B => X"3319998CCCE6663333999CCCE66333199CCC66733198CCE6733198CC6633198C",
      INIT_0C => X"999999999999999999CCCCCCCCCCCCCE66666667333333199999CCCCCE666633",
      INIT_0D => X"CCCD9999333366666CCCCC999999333333266666666CCCCCCCCCCCCC99999999",
      INIT_0E => X"366CC993366CC99B3664CD9933266CC99933266CCD999332666CCD9993332666",
      INIT_0F => X"D9364D9326C9B264D9326C99366C99366C99366CD9B264C993264C993264C99B",
      INIT_10 => X"26D926D926D926D926D926C93649B64D926C9364DB26C9B24D9364D9364D9364",
      INIT_11 => X"4926DB6DB6DB64924924DB6DB24926DB6C9249B6D924DB6C926DB249B64936C9",
      INIT_12 => X"DB4925B6D2492DB6D24925B6DB6924924B6DB6DB6DB492492492492492492492",
      INIT_13 => X"92D25A4B696D25B49692DA4B692DA496D25B492DA496D24B6D24B6D24B6DA496",
      INIT_14 => X"B4B4B4B4B4B4A5A5B4B4B4B4B4B4B4B6969692D2D2DA5A4B4B69692D25A5B4B6",
      INIT_15 => X"A5296B5A52D6B4A5AD296B4A5AD296B4B5A52D29696B4B5A5A52D2D2969696B4",
      INIT_16 => X"6B5295AD6A5295AD6A5294A56B5AD6B5AD4A5294A52D6B5AD6B5AD294A52D6B5",
      INIT_17 => X"54AD5A952B56A56A54AD4AD4A95A95A95A95A94AD4AD4AD6A56B52B5A95AD4A5",
      INIT_18 => X"6A956A956A956AD52AD5AA54AB56A952A54AB56AD5AB56AD5AB52A54A95AB56A",
      INIT_19 => X"2AB556AA556AA556AA556AB552A954AAD56AB55AAD56A954AA55AAD52AD56A95",
      INIT_1A => X"554AAAD554AAAD554AAA5552AA9554AAB555AAA555AAB554AA9552AAD54AA955",
      INIT_1B => X"55AAAAAA555556AAAAA55555AAAAA55554AAAAD5554AAAA55552AAAD555AAAA5",
      INIT_1C => X"B555555555555555AAAAAAAAAAAD555555554AAAAAAAA55555556AAAAAA95555",
      INIT_1D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1E => X"552AAAAAA95555555AAAAAAAA95555555552AAAAAAAAAAB555555555555555AA",
      INIT_1F => X"95556AAAB5555AAAA95555AAAAB55554AAAAB555552AAAAB555556AAAAAB5555",
      INIT_20 => X"AAA555AAA555AAAD552AA9554AAA5556AAB5552AAB5552AAA5554AAA95556AAA",
      INIT_21 => X"552A954AAD56AA556AB552AB552AB556AA556AAD54AA9552AA554AA9552AAD55",
      INIT_22 => X"AD52A55AA55AA55AA55AA55AA55AA552AD52A956AB54AA552A956AB55AAD56AA",
      INIT_23 => X"AB52A56AD5A952A54A95AB56AD5AB56AD5AB56AD52A54A956AD5AA54AB56A952",
      INIT_24 => X"AD4A56A56A56B52B52B52B52B52B52B52A56A56A54AD4AD5A95AB52A56AD4A95",
      INIT_25 => X"5294A56B5AD4A5295AD6A5295AD6A52B5AD4A56B5295A94AD6A52B5295A95AD4",
      INIT_26 => X"D6B4A52D6B5A5294B5AD6B4A5294A52D6B5AD6B5AD6B5AD6B5AD6B5AD6B5A94A",
      INIT_27 => X"6B4B4A5A52D296B4B5A5AD296B4B5A52D694B5A52D694B5A5296B4A52D6B4A5A",
      INIT_28 => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4A5A5A5A5AD2D2D2D69696B4B4B5A5A52D2D69",
      INIT_29 => X"96D2DA5A4B4B69692D2DA5A5B4B4B6969692D2D2D25A5A5A5A4B4B4B4B4B4B4B",
      INIT_2A => X"4B692DA4B692DA4B692DA4B496D25A4B692D25B4B696D25A4B49692D25A4B496",
      INIT_2B => X"6925B6D24B6D24B6D24B6D24B6D24B6925B692DB496DA4B6925B496DA4B692DA",
      INIT_2C => X"4924925B6DB6924925B6DB492496DB692496DB6924B6DB4925B6D2496DB492DB",
      INIT_2D => X"492492492492492492492492492492492496DB6DB6DB6DB6924924925B6DB6DB",
      INIT_2E => X"DB649249B6DB649249B6DB6C924924DB6DB6D9249249249B6DB6DB6DB6DB2492",
      INIT_2F => X"9B6C936D924DB64936D924DB64936D9249B6C924DB6C924DB6C9249B6D924936",
      INIT_30 => X"9B24DB26D926C936C936C9B649B649B649B649B649B6C936C936D926D924DB24",
      INIT_31 => X"C9B26C9364D9364DB26C9B64D936C9B24D936C9B24D926C9B64DB26D936C9B64",
      INIT_32 => X"26CD9364C9B26C99364D9364C9B26C9B26C9B364D9364D9364D9364D926C9B26",
      INIT_33 => X"CD9B364C99366CD93264D9B264D9B364C9B364D9B264D9B26CD9326C99364D9B",
      INIT_34 => X"CD993264CD9B3664C993264CD9B366CD9B366CD9B366CD9B366CD9B264C99326",
      INIT_35 => X"266CCD9933664CC99B3266CC99B3266CC9933664CD9B3266CD993266CC993266",
      INIT_36 => X"6CCC999B332664CCD99B336664CC999332664CC99933266CCD99B32664CD99B3",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6CCC99993332666CCC999B33266",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_2_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"56A956AB54AB54AA55AA552AD52AD56A956AB54AB55AA55AAD52AD56A956AB54",
      INIT_01 => X"4AB56A954AB54AB54AB54AB54AB54AB54AB54AA55AA55AA55AAD52AD52AD56A9",
      INIT_02 => X"D5AA55AB54AB56A956A952AD52AD52A55AA55AA54AB54AB54AB54AB54AB54AB5",
      INIT_03 => X"B54A952A55AB56A952A55AB54A952AD5AA54AB56A952AD5AA54AB54A956AD52A",
      INIT_04 => X"A95AB56AD5AB56AD5AB56AD5AB56AD5AB56AD5AB56AD5AB56A952A54A956AD5A",
      INIT_05 => X"4A95AB52A56AD4A95AB52A56AD4A952B56A54A95AB56A54A952B56AD5A952A54",
      INIT_06 => X"A95A95A95A95A95A95A95A95AB52B52B52A56A56AD4AD4A95A952B52A56A54AD",
      INIT_07 => X"6B5295A94AD6A56B52B5295A94AD4AD6A56A56B52B52B5295A95A95A95A95A95",
      INIT_08 => X"AD6B5AD4A5295AD6B5294AD6B5294AD6A5295AD4A52B5A94AD6A52B5A94AD6A5",
      INIT_09 => X"5AD6B5AD694A5294A5294A5294A5294A5294A5294A5294A56B5AD6B5AD4A5294",
      INIT_0A => X"94A5AD296B4A52D694A5AD694A5AD294A5AD694A52D6B4A5294B5AD6B4A5294B",
      INIT_0B => X"A5AD2D29694B4B5A5AD2D696B4B5A5AD29694B5A5AD296B4A5A52D694B5A52D6",
      INIT_0C => X"2D2D2D2D2D2D2D2D2D6969696969696B4B4B4B4A5A5A5A52D2D2969694B4B4A5",
      INIT_0D => X"69692D2DA5A5B4B4B69696D2D2D25A5A5A4B4B4B4B496969696969692D2D2D2D",
      INIT_0E => X"5B496D25A4B692D25B49692DA5B4B692D25A4B49692D25A4B4B696D2DA5A4B4B",
      INIT_0F => X"925B6925B492DB496DA4B6D25B492DA4B6D25B496D24B692DA4B692DA4B692D2",
      INIT_10 => X"B4924B6DB4924B6DB4924B6DA492DB6924B6DA496DB492DB6925B6925B6925B6",
      INIT_11 => X"6DB492492492492492496DB6DB6DB492492492DB6DB6924924B6DB6D24925B6D",
      INIT_12 => X"926DB6DB649249249B6DB6DB6DB24924924924924926DB6DB6DB6DB6DB6DB6DB",
      INIT_13 => X"249B6C924DB64926DB24936DB24936DB64926DB6C9249B6DB649249B6DB6C924",
      INIT_14 => X"D926D926D926C936D926D926D926D924DB24DB649B6C936D924DB249B6C926DB",
      INIT_15 => X"364DB26C9B64D936C9B24D936C9B24D926C9B64DB24D926C93649B64DB24DB26",
      INIT_16 => X"4D9B26C9B364D9364C9B26C9B26C9B26C99364D93649B26C9B26C9B26C9B64D9",
      INIT_17 => X"99366CD9B264C9B366C99366CD9326CD9326CD9366C99364C9B264D9326C9936",
      INIT_18 => X"B3264CD9B3264C99B366CC993264CD9B366CD9B366CD9B366CD9B366CD93264C",
      INIT_19 => X"B32664CC99B33664CC99B32664CD9933664CD9933664CD993366CC99B3664CD9",
      INIT_1A => X"9993336666CCC99993336664CCD999332666CCC999332666CCD99B33666CCD99",
      INIT_1B => X"66CCCCCC99999B3333366666CCCCC99999333366666CCCC9999B3336666CCCC9",
      INIT_1C => X"D999999999999999333333333336666666666CCCCCCCC9999999B33333326666",
      INIT_1D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1E => X"66333333319999999CCCCCCCCE666666666333333333333999999999999999CC",
      INIT_1F => X"E666733339999CCCCE66663333399998CCCCC66666333333999998CCCCCC6666",
      INIT_20 => X"333999CCC666333199CCCE6673339998CCC6663333999CCCC666733319998CCC",
      INIT_21 => X"6633198CCE6733998CC6633399CCC66733998CCE6733199CCC66733199CCCE66",
      INIT_22 => X"319CC663399CC663399CC663399CC663319CCE673398CC6633198CC6633198CC",
      INIT_23 => X"339CC67319CE63398CE63398CE63398CE63398CE63398CE67319CC673398CE63",
      INIT_24 => X"CE7398C67398C6339CC6339CC6339CC63398C67398CE7319CE6339CC67318CE6",
      INIT_25 => X"6318C6739CE739CE6318C6319CE739CC6318C6739CE6318CE739CC6319CE6318",
      INIT_26 => X"E738C6318C639CE739CE738C6318C6318C6318C6318C6318C6318C6318C6318C",
      INIT_27 => X"8C738C639CE318C739C631CE738C639CE718C639CE718C639CE738C6318C739C",
      INIT_28 => X"738C738C738C738C738C738C738C639C639CE31CE318E718C738C639C631CE71",
      INIT_29 => X"18E31C638C738E71CE31C639C738C718E71CE31CE39C639C638C738C738C738C",
      INIT_2A => X"8C71CE38C71CE38C71CE38C718E39C738E31C638C718E39C738E71CE39C738E7",
      INIT_2B => X"8E39C71C738E38C71C738E38C71C738E39C71CE38E71C738E39C718E38C71CE3",
      INIT_2C => X"8E38E39C71C71C71C638E38E38E71C71C718E38E38C71C71C638E38E71C71CE3",
      INIT_2D => X"8E38E38E38E38E38E38E38E38E38E38E38E71C71C71C71C71C71C71C638E38E3",
      INIT_2E => X"1C78E38E38E3871C71C71C70E38E38E38E38E1C71C71C71C71C71C71C71C38E3",
      INIT_2F => X"1C70E38E1C71C78E38E1C71C78E38E1C71C70E38E38F1C71C70E38E38E1C71C7",
      INIT_30 => X"1C38E3C71E38F1C70E38F1C78E3871C78E3871C78E38F1C70E38E1C71E38E3C7",
      INIT_31 => X"0E3C70E3871E3871C38F1C78E1C70E3C71E38F1C38E1C70E3871C38E1C70E387",
      INIT_32 => X"C70E1C78F1C38F1E3871E3870E3C70E3C70E3C78E1C78E1C78E1C78E1C70E3C7",
      INIT_33 => X"F1E3C78F1E3870E1C3871E3C78E1C3870E3C78E1C3871E3C70E1C38F1E3871E3",
      INIT_34 => X"0E1E3C78F1E3C7870E1C3870E1C3870E1C3870E1C3870E1C3870E1C3870E1C38",
      INIT_35 => X"3870F1E1C3878F0E1C3C78F0E1C3C78F0E1C3878F1E3C3870E1E3C78F0E1C387",
      INIT_36 => X"70F0E1E3C3C7870F1E1C3C7878F0E1E3C3878F0E1E3C3870F1E1C3C7870E1E3C",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F0F1E1E3C3C7870F0E1E3C3C78",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_3_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"98CE673398CC673399CC663319CCE673198CC673399CC663319CCE673198CC67",
      INIT_01 => X"8CC673198CC673398CC673398CC673398CC673399CC663399CCE63319CCE6731",
      INIT_02 => X"19CC663398CC673198CE63319CCE63399CC663398CC673398CC673398CC67339",
      INIT_03 => X"C67319CC663398CE63399CC67319CCE63398CC67319CCE63398CC673198CE633",
      INIT_04 => X"CE63398CE63398CE63398CE63398CE63398CE63398CE63398CE63398CE67319C",
      INIT_05 => X"7319CC63398CE7319CC63398CE7319CC67398CE63398C67319CC67319CE63398",
      INIT_06 => X"CE6319CE6319CE6319CE6319CC6339CC63398C67318CE7319CE6339CC67398CE",
      INIT_07 => X"8C6319CE7318C6739CC6319CE7318CE7398C6739CC6339CE6319CE6319CE6319",
      INIT_08 => X"CE739CE739CE6318C6318CE739CE7318C6319CE739CC6318CE739CC6318CE739",
      INIT_09 => X"6318C6318E739CE739CE739CE739CE739CE739CE739CE7398C6318C6318C6318",
      INIT_0A => X"18C631CE738C6318E739CE718C631CE739CE718C6318C739CE739CE738C6318C",
      INIT_0B => X"C631CE318E738C639CE318E738C639CE318E739C631CE738C639CE718C639CE7",
      INIT_0C => X"31CE31CE31CE31CE318E718E718E718C738C738C639C639CE31CE718E738C739",
      INIT_0D => X"8E71CE31C639C738C718E71CE31C639C638C738C738E718E718E718E31CE31CE",
      INIT_0E => X"638E71C638C71CE39C718E31C638C71CE39C738E71CE39C738C718E31C638C73",
      INIT_0F => X"1C638E39C71CE38E71C738E39C71CE38C71C638E71C738E31C738E31C738E31C",
      INIT_10 => X"C71C738E38E38C71C71C738E38E31C71C738E38E71C71CE38E39C71C638E39C7",
      INIT_11 => X"71C71C71C71C71C71C718E38E38E38E38E38E31C71C71C71C738E38E38E39C71",
      INIT_12 => X"1C71C71C78E38E38E38E38E38E3C71C71C71C71C71C71C71C71C71C71C71C71C",
      INIT_13 => X"C71C70E38E3871C71C38E38E3C71C71C78E38E38F1C71C71C78E38E38E38F1C7",
      INIT_14 => X"E1C71E38E1C70E38E1C71E38E1C71E38E3C71C78E38F1C71E38E3C71C70E38E3",
      INIT_15 => X"3871C38F1C78E1C70E3C71E38F1C38E1C70E3871C38E1C70E3871C78E3C71C38",
      INIT_16 => X"8E1C38F1C3871E3870E3C70E3C70E3C70E1C78E1C78E3C70E3C70E3C70E3871E",
      INIT_17 => X"E1C78F1E3C78F1C3870E1C78F1E3C70E1C38F1E3870E1C78F1C3871E3C70E1C7",
      INIT_18 => X"3C3870E1C3C78F1E3C78F0E1C3870E1C3870E1C3870E1C3870E1C3870E1C3870",
      INIT_19 => X"C3C7870F1E3C3878F0E1C3C7870E1E3C7870E1E3C7870E1E3C78F0E1C3878F1E",
      INIT_1A => X"1E1C3C7878F0F1E1E3C387870F1E1E3C3878F0F1E1C3C7870F1E1C3C7870F1E1",
      INIT_1B => X"78F0F0F0E1E1E3C3C3C787870F0F0E1E1E3C3C787870F0F1E1E3C3C7878F0F0E",
      INIT_1C => X"E1E1E1E1E1E1E1E1C3C3C3C3C3C7878787878F0F0F0F0E1E1E1E3C3C3C3C7878",
      INIT_1D => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_1E => X"783C3C3C3E1E1E1E1F0F0F0F0F8787878783C3C3C3C3C3C1E1E1E1E1E1E1E1F0",
      INIT_1F => X"078783C3C1E1E0F0F078783C3C3E1E1F0F0F078787C3C3C3E1E1E0F0F0F07878",
      INIT_20 => X"3C3E1E0F0787C3C1E1F0F0787C3C1E1F0F0787C3C3E1E0F0F8787C3C1E1E0F0F",
      INIT_21 => X"783C1E0F0F87C3E1F0F87C3C1E0F0787C3E1F0F0783C1E1F0F8783C1E1F0F078",
      INIT_22 => X"3E1F0783C1E0F87C3E1F0783C1E0F87C3E1F0F87C3E0F0783C1E0F0783C1E0F0",
      INIT_23 => X"C3E0F87C1E0F83C1F0F83C1F0F83C1F0F83C1F0F83C1F0F87C1E0F87C3E0F07C",
      INIT_24 => X"0F83E0F87C1F07C3E0F83C1F07C3E0F83C1F0783E0F07C1E0F83C1F0783E0F07",
      INIT_25 => X"83E0F87C1F07C1F07C1F07C1E0F83E0F83E0F87C1F07C1F0F83E0F83E1F07C1F",
      INIT_26 => X"F83F07C1F07C1F07C1F07C0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F",
      INIT_27 => X"F07C0F83E0FC1F07C1F83E0F83F07C1F07E0F83E0F81F07C1F07C0F83E0F83E0",
      INIT_28 => X"7C0F83F07C0F83F07C0F83F07C0F83E07C1F03E0FC1F07E0F83F07C1F83E0F81",
      INIT_29 => X"E0FC1F83F07C0F81F03E07C1F83F07E0F81F03E0FC1F83E07C0F83F07C0F83F0",
      INIT_2A => X"F07E0FC0F81F03F07E0FC0F81F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07",
      INIT_2B => X"0FC1F81F83F03F07E07C0FC0F81F83F03E07E0FC0F81F83F03E07E0FC0F81F03",
      INIT_2C => X"0FC0FC1F81F81F81F83F03F03F07E07E07E0FC0FC0F81F81F83F03F07E07E0FC",
      INIT_2D => X"F03F03F03F03F03F03F03F03F03F03F03F07E07E07E07E07E07E07E07C0FC0FC",
      INIT_2E => X"E07F03F03F03F81F81F81F80FC0FC0FC0FC0FE07E07E07E07E07E07E07E03F03",
      INIT_2F => X"1F80FC0FE07E07F03F01F81F80FC0FE07E07F03F03F01F81F80FC0FC0FE07E07",
      INIT_30 => X"1FC0FC07E03F01F80FC0FE07F03F81F80FC07E07F03F01F80FC0FE07E03F03F8",
      INIT_31 => X"F03F80FC07E03F81FC0FE07F01F80FC07E03F01FC0FE07F03F81FC0FE07F03F8",
      INIT_32 => X"F80FE07F01FC0FE03F81FC07F03F80FC07F03F80FE07F01F80FE07F01F80FC07",
      INIT_33 => X"01FC07F01FC07F01FC07E03F80FE03F80FC07F01FC07E03F80FE03F01FC07E03",
      INIT_34 => X"F01FC07F01FC07F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F",
      INIT_35 => X"C07F01FE03F80FF01FC07F00FE03F80FF01FC07F01FC03F80FE03F80FF01FC07",
      INIT_36 => X"7F00FE03FC07F80FE01FC07F80FF01FC03F80FF01FC03F80FE01FC07F80FE03F",
      INIT_37 => X"00000000000000000000000000000000000000FF01FE03FC07F80FF01FC03F80",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_4_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E0F0783C1F0F87C3E1F0783C1E0F0783E1F0F87C3E1F0783C1E0F0783E1F0F87",
      INIT_01 => X"F0F87C1E0F0783C1F0F87C3E0F0783C1F0F87C3E1F0783C1E0F07C3E1F0F87C1",
      INIT_02 => X"E1F0783C1F0F87C1E0F07C3E1F0F83C1E0F87C3E0F0783C1F0F87C3E0F0783C1",
      INIT_03 => X"0783E1F0783C1F0F83C1E0F87C1E0F07C3E0F0783E1F0F83C1F0F87C1E0F07C3",
      INIT_04 => X"F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F07C3E0F0783E1F",
      INIT_05 => X"7C1E0F83C1F0F83E1F07C3E0F07C1E0F87C1F0F83C1F0783E1F0783E1F07C3E0",
      INIT_06 => X"F07C1E0F83E1F07C1E0F83E1F07C3E0F83C1F0783E0F07C1E0F83C1F0783E0F0",
      INIT_07 => X"0F83E1F07C1F0783E0F83E1F07C1F0F83E0F87C1F07C3E0F83E1F07C1E0F83E1",
      INIT_08 => X"0F83E0F83E0F83E0F83E0F07C1F07C1F07C1E0F83E0F83E0F07C1F07C1F0F83E",
      INIT_09 => X"7C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F",
      INIT_0A => X"1F07C1F07C0F83E0F83E0F81F07C1F07C1F07E0F83E0F83E0F83E0F83F07C1F0",
      INIT_0B => X"F83E0FC1F07C0F83E0FC1F07C0F83E0FC1F07C1F83E0F83F07C1F07E0F83E0F8",
      INIT_0C => X"3E0FC1F03E0FC1F03E0F81F07E0F81F07C0F83F07C1F83E0FC1F07E0F83F07C1",
      INIT_0D => X"F07E0FC1F83E07C0F81F07E0FC1F83E07C0F83F07C0F81F07E0F81F03E0FC1F0",
      INIT_0E => X"7C0F81F83F07E0FC1F81F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F83",
      INIT_0F => X"E07C0FC1F81F03F07E07C0FC1F81F03F07E07C0F81F83F03E07C0FC1F83F03E0",
      INIT_10 => X"F81F83F03F03F07E07E07C0FC0FC1F81F83F03F07E07E0FC0FC1F81F83F03E07",
      INIT_11 => X"81F81F81F81F81F81F81F03F03F03F03F03F03E07E07E07E07C0FC0FC0FC1F81",
      INIT_12 => X"E07E07E07F03F03F03F03F03F03F81F81F81F81F81F81F81F81F81F81F81F81F",
      INIT_13 => X"07E07F03F03F81F81FC0FC0FC07E07E07F03F03F01F81F81F80FC0FC0FC0FE07",
      INIT_14 => X"01F81FC0FE07F03F01F81FC0FE07E03F03F81F80FC0FE07E03F03F81F80FC0FC",
      INIT_15 => X"3F81FC0FE07F01F80FC07E03F01FC0FE07F03F81FC0FE07F03F81F80FC07E03F",
      INIT_16 => X"0FE03F01FC07E03F80FC07F03F80FC07F01F80FE07F03F80FC07F03F80FC07E0",
      INIT_17 => X"FE07F01FC07F01FC07F01F80FE03F80FE03F01FC07F01F80FE03F81FC07F01F8",
      INIT_18 => X"3FC07F01FC07F01FC07F00FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80",
      INIT_19 => X"FC07F80FE03FC07F00FE03F807F01FC07F80FE03F807F01FC07F00FE03F80FE0",
      INIT_1A => X"1FE03F807F00FE01FC03F807F01FE03FC07F00FE01FC07F80FE01FC07F80FE01",
      INIT_1B => X"7F00FF00FE01FC03FC07F807F00FF01FE03FC07F807F00FE01FC03F807F00FF0",
      INIT_1C => X"01FE01FE01FE01FE03FC03FC03F807F807F80FF00FF00FE01FE03FC03FC07F80",
      INIT_1D => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_1E => X"7FC03FC03FE01FE01FF00FF00FF807F807FC03FC03FC03FE01FE01FE01FE01FF",
      INIT_1F => X"07F803FC01FE00FF007F803FC03FE01FF00FF807F803FC03FE01FF00FF007F80",
      INIT_20 => X"3FC01FF007F803FE01FF007F803FE01FF007F803FC01FF00FF807FC01FE00FF0",
      INIT_21 => X"803FE00FF007FC01FF007FC01FF007F803FE00FF803FE01FF007FC01FE00FF80",
      INIT_22 => X"C01FF803FE00FF803FE007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF",
      INIT_23 => X"03FF007FE00FFC01FF003FE00FFC01FF003FE00FFC01FF007FE00FF803FF007F",
      INIT_24 => X"F003FF007FE007FC00FFC01FF803FF003FE007FC00FF801FF003FE007FC00FF8",
      INIT_25 => X"FC00FF801FF801FF801FF801FF003FF003FF007FE007FE00FFC00FFC01FF801F",
      INIT_26 => X"003FF801FF801FF801FF800FFC00FFC00FFC00FFC00FFC00FFC00FFC00FFC00F",
      INIT_27 => X"FF800FFC00FFE007FE003FF003FF801FF800FFC00FFE007FE007FF003FF003FF",
      INIT_28 => X"7FF003FF800FFC007FF003FF800FFC007FE003FF001FF800FFC007FE003FF001",
      INIT_29 => X"FF001FFC007FF001FFC007FE003FF800FFE003FF001FFC007FF003FF800FFC00",
      INIT_2A => X"007FF000FFE003FF800FFF001FFC007FF001FFC007FF001FFC007FF001FFC007",
      INIT_2B => X"F001FFE003FFC007FF800FFF001FFC003FF800FFF001FFC003FF800FFF001FFC",
      INIT_2C => X"F000FFE001FFE001FFC003FFC007FF8007FF000FFF001FFE003FFC007FF800FF",
      INIT_2D => X"003FFC003FFC003FFC003FFC003FFC003FF8007FF8007FF8007FF8007FF000FF",
      INIT_2E => X"FF8003FFC003FFE001FFE000FFF000FFF000FFF8007FF8007FF8007FF8003FFC",
      INIT_2F => X"1FFF000FFF8007FFC001FFE000FFF0007FF8003FFC001FFE000FFF000FFF8007",
      INIT_30 => X"1FFF0007FFC001FFF000FFF8003FFE000FFF8007FFC001FFF000FFF8003FFC00",
      INIT_31 => X"FFC000FFF8003FFE000FFF8001FFF0007FFC001FFF0007FFC001FFF0007FFC00",
      INIT_32 => X"000FFF8001FFF0003FFE0007FFC000FFF8003FFF0007FFE000FFF8001FFF0007",
      INIT_33 => X"FE0007FFE0007FFE0007FFC000FFFC000FFF8001FFF8003FFF0003FFE0007FFC",
      INIT_34 => X"FFE0007FFE0007FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003F",
      INIT_35 => X"FF8001FFFC000FFFE0007FFF0003FFF0001FFF8001FFFC000FFFC000FFFE0007",
      INIT_36 => X"8000FFFC0007FFF0001FFF8000FFFE0003FFF0001FFFC000FFFE0007FFF0003F",
      INIT_37 => X"00000000000000000000000000000000000000FFFE0003FFF8000FFFE0003FFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_5_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF007FC01FF007FC01FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007",
      INIT_01 => X"FF007FE00FF803FE00FF803FF007FC01FF007FC01FF803FE00FF803FE00FF801",
      INIT_02 => X"FE007FC01FF007FE00FF803FE00FFC01FF007FC00FF803FE00FF803FF007FC01",
      INIT_03 => X"F803FE007FC01FF003FE00FF801FF007FC00FF803FE00FFC01FF007FE00FF803",
      INIT_04 => X"007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC00FF803FF007FC01F",
      INIT_05 => X"7FE00FFC01FF003FE007FC00FF801FF007FE00FFC01FF803FE007FC01FF803FF",
      INIT_06 => X"007FE00FFC01FF801FF003FE007FC00FFC01FF803FF007FE00FFC01FF803FF00",
      INIT_07 => X"F003FE007FE007FC00FFC01FF801FF003FF007FE007FC00FFC01FF801FF003FE",
      INIT_08 => X"F003FF003FF003FF003FF007FE007FE007FE00FFC00FFC00FF801FF801FF003F",
      INIT_09 => X"801FF801FF801FF801FF801FF801FF801FF801FF801FF801FF801FF801FF801F",
      INIT_0A => X"1FF801FF800FFC00FFC00FFE007FE007FE007FF003FF003FF003FF003FF801FF",
      INIT_0B => X"003FF001FF800FFC00FFE007FF003FF001FF801FFC00FFC007FE007FF003FF00",
      INIT_0C => X"C00FFE003FF001FFC00FFE007FF001FF800FFC007FE003FF001FF800FFC007FE",
      INIT_0D => X"007FF001FFC007FF001FF800FFE003FF800FFC007FF001FF800FFE003FF001FF",
      INIT_0E => X"7FF001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFC",
      INIT_0F => X"007FF001FFE003FF8007FF001FFE003FF8007FF001FFC003FF800FFE003FFC00",
      INIT_10 => X"001FFC003FFC007FF8007FF000FFE001FFC003FF8007FF000FFE001FFC003FF8",
      INIT_11 => X"01FFE001FFE001FFE001FFC003FFC003FFC003FF8007FF8007FF000FFF001FFE",
      INIT_12 => X"FF8007FF8003FFC003FFC003FFC001FFE001FFE001FFE001FFE001FFE001FFE0",
      INIT_13 => X"07FF8003FFC001FFE000FFF0007FF8007FFC003FFE001FFE000FFF000FFF0007",
      INIT_14 => X"01FFE000FFF8003FFE001FFF0007FFC003FFE000FFF0007FFC003FFE000FFF00",
      INIT_15 => X"3FFE000FFF8001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC0",
      INIT_16 => X"F0003FFE0007FFC000FFF8003FFF0007FFE000FFF8003FFF0007FFC000FFF800",
      INIT_17 => X"FFF8001FFF8001FFF8001FFF0003FFF0003FFE0007FFE000FFFC001FFF8001FF",
      INIT_18 => X"3FFF8001FFF8001FFF8000FFFC000FFFC000FFFC000FFFC000FFFC000FFFC000",
      INIT_19 => X"FFF8000FFFC0007FFF0003FFF8001FFF8000FFFC0007FFE0007FFF0003FFF000",
      INIT_1A => X"E0003FFF8000FFFE0003FFF8001FFFC0007FFF0001FFF8000FFFE0007FFF0001",
      INIT_1B => X"7FFF0000FFFE0003FFF80007FFF0001FFFC0007FFF8000FFFE0003FFF8000FFF",
      INIT_1C => X"01FFFE0001FFFE0003FFFC0003FFF80007FFF0000FFFF0001FFFC0003FFF8000",
      INIT_1D => X"00FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00",
      INIT_1E => X"7FFFC0003FFFE0001FFFF0000FFFF80007FFFC0003FFFC0001FFFE0001FFFE00",
      INIT_1F => X"F80003FFFE0000FFFF80003FFFC0001FFFF00007FFFC0003FFFE0000FFFF8000",
      INIT_20 => X"3FFFE00007FFFC0001FFFF80003FFFE00007FFFC0001FFFF00007FFFE0000FFF",
      INIT_21 => X"003FFFF00007FFFE00007FFFE00007FFFC0000FFFFC0001FFFF80001FFFF0000",
      INIT_22 => X"001FFFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00",
      INIT_23 => X"03FFFF80000FFFFE00003FFFF00001FFFFC0000FFFFE00007FFFF00003FFFF80",
      INIT_24 => X"FFFC00007FFFF80000FFFFE00003FFFFC00007FFFF00001FFFFC00007FFFF000",
      INIT_25 => X"0000FFFFE00001FFFFE00001FFFFC00003FFFF800007FFFF00000FFFFE00001F",
      INIT_26 => X"FFC00001FFFFE00001FFFFF00000FFFFF00000FFFFF00000FFFFF00000FFFFF0",
      INIT_27 => X"FFFFF00000FFFFF800003FFFFC00001FFFFF00000FFFFF800007FFFFC00003FF",
      INIT_28 => X"7FFFFC00000FFFFF800003FFFFF000007FFFFC00001FFFFF000007FFFFC00001",
      INIT_29 => X"FFFFE000007FFFFE000007FFFFC00000FFFFFC00001FFFFF800003FFFFF00000",
      INIT_2A => X"FF800000FFFFFC00000FFFFFE000007FFFFE000007FFFFE000007FFFFE000007",
      INIT_2B => X"0001FFFFFC000007FFFFF000001FFFFFC00000FFFFFE000003FFFFF000001FFF",
      INIT_2C => X"FFFF000001FFFFFE000003FFFFF8000007FFFFF000001FFFFFC000007FFFFF00",
      INIT_2D => X"003FFFFFC000003FFFFFC000003FFFFFC000007FFFFF8000007FFFFF800000FF",
      INIT_2E => X"000003FFFFFC000001FFFFFF000000FFFFFF0000007FFFFF8000007FFFFFC000",
      INIT_2F => X"E000000FFFFFF8000001FFFFFF0000007FFFFFC000001FFFFFF000000FFFFFF8",
      INIT_30 => X"E0000007FFFFFE000000FFFFFFC000000FFFFFF8000001FFFFFF0000003FFFFF",
      INIT_31 => X"000000FFFFFFC000000FFFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFF",
      INIT_32 => X"000FFFFFFE0000003FFFFFF8000000FFFFFFC0000007FFFFFF0000001FFFFFF8",
      INIT_33 => X"FFFFF80000007FFFFFF8000000FFFFFFF0000001FFFFFFC0000003FFFFFF8000",
      INIT_34 => X"0000007FFFFFF80000003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000003F",
      INIT_35 => X"FFFFFE0000000FFFFFFF80000003FFFFFFE0000001FFFFFFF0000000FFFFFFF8",
      INIT_36 => X"0000FFFFFFF80000001FFFFFFF00000003FFFFFFE0000000FFFFFFF80000003F",
      INIT_37 => X"00000000000000000000000000000000000000FFFFFFFC0000000FFFFFFFC000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_6_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF80001FFFF80001FFFFC0000FFFFC0000FFFFC00007FFFE00007FFFE00007",
      INIT_01 => X"FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001",
      INIT_02 => X"FFFF80001FFFF80000FFFFC0000FFFFE00007FFFF00003FFFF00003FFFF80001",
      INIT_03 => X"FFFC00007FFFE00003FFFF00001FFFF80000FFFFC0000FFFFE00007FFFF00003",
      INIT_04 => X"FF80000FFFFC00007FFFF00003FFFF80000FFFFC00007FFFF00003FFFF80001F",
      INIT_05 => X"80000FFFFE00003FFFF80000FFFFE00007FFFF00001FFFFC00007FFFE00003FF",
      INIT_06 => X"007FFFF00001FFFFE00003FFFF80000FFFFE00003FFFF80000FFFFE00003FFFF",
      INIT_07 => X"FFFC00007FFFF80000FFFFE00001FFFFC00007FFFF80000FFFFE00001FFFFC00",
      INIT_08 => X"0003FFFFC00003FFFFC00007FFFF800007FFFF00000FFFFF00001FFFFE00003F",
      INIT_09 => X"FFE00001FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFE0",
      INIT_0A => X"1FFFFE00000FFFFF00000FFFFF800007FFFF800003FFFFC00003FFFFC00001FF",
      INIT_0B => X"003FFFFE00000FFFFF000007FFFFC00001FFFFE00000FFFFF800007FFFFC0000",
      INIT_0C => X"000FFFFFC00001FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800",
      INIT_0D => X"007FFFFE000007FFFFE00000FFFFFC00000FFFFF800001FFFFF000003FFFFE00",
      INIT_0E => X"7FFFFE000007FFFFE000003FFFFF000003FFFFF000003FFFFF000003FFFFF000",
      INIT_0F => X"FF800001FFFFFC000007FFFFE000003FFFFF800001FFFFFC00000FFFFFC00000",
      INIT_10 => X"001FFFFFC000007FFFFF800000FFFFFE000003FFFFF800000FFFFFE000003FFF",
      INIT_11 => X"FE000001FFFFFE000001FFFFFC000003FFFFFC000007FFFFF800000FFFFFE000",
      INIT_12 => X"FFFFF8000003FFFFFC000003FFFFFE000001FFFFFE000001FFFFFE000001FFFF",
      INIT_13 => X"07FFFFFC000001FFFFFF0000007FFFFF8000003FFFFFE000000FFFFFF0000007",
      INIT_14 => X"01FFFFFF0000003FFFFFE0000007FFFFFC000000FFFFFF8000003FFFFFF00000",
      INIT_15 => X"3FFFFFF0000001FFFFFF8000001FFFFFF8000001FFFFFF8000001FFFFFF80000",
      INIT_16 => X"FFFFC0000007FFFFFF0000003FFFFFF8000000FFFFFFC0000007FFFFFF000000",
      INIT_17 => X"0000001FFFFFFE0000001FFFFFFC0000003FFFFFF8000000FFFFFFE0000001FF",
      INIT_18 => X"3FFFFFFE0000001FFFFFFF0000000FFFFFFF0000000FFFFFFF0000000FFFFFFF",
      INIT_19 => X"0000000FFFFFFF80000003FFFFFFE0000000FFFFFFF80000007FFFFFFC000000",
      INIT_1A => X"FFFFC0000000FFFFFFFC0000001FFFFFFF80000001FFFFFFF00000007FFFFFFE",
      INIT_1B => X"7FFFFFFF00000003FFFFFFF80000001FFFFFFF80000000FFFFFFFC0000000FFF",
      INIT_1C => X"01FFFFFFFE00000003FFFFFFFC00000007FFFFFFF00000001FFFFFFFC0000000",
      INIT_1D => X"00FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF000000",
      INIT_1E => X"7FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFE000000",
      INIT_1F => X"FFFFFC00000000FFFFFFFFC00000001FFFFFFFF800000003FFFFFFFF00000000",
      INIT_20 => X"C000000007FFFFFFFE000000003FFFFFFFF800000001FFFFFFFF800000000FFF",
      INIT_21 => X"003FFFFFFFF8000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFF",
      INIT_22 => X"FFE000000000FFFFFFFFF8000000007FFFFFFFF8000000003FFFFFFFFC000000",
      INIT_23 => X"03FFFFFFFFF0000000003FFFFFFFFE000000000FFFFFFFFF8000000003FFFFFF",
      INIT_24 => X"000000007FFFFFFFFF0000000003FFFFFFFFF8000000001FFFFFFFFF80000000",
      INIT_25 => X"FFFF0000000001FFFFFFFFFE0000000003FFFFFFFFF8000000000FFFFFFFFFE0",
      INIT_26 => X"FFFFFFFE0000000001FFFFFFFFFF0000000000FFFFFFFFFF0000000000FFFFFF",
      INIT_27 => X"FFFFFFFFFF00000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FF",
      INIT_28 => X"7FFFFFFFFFF00000000003FFFFFFFFFF80000000001FFFFFFFFFF80000000001",
      INIT_29 => X"FFFFFFFFFF800000000007FFFFFFFFFF00000000001FFFFFFFFFFC0000000000",
      INIT_2A => X"FFFFFFFF00000000000FFFFFFFFFFF800000000007FFFFFFFFFF800000000007",
      INIT_2B => X"FFFE000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFF",
      INIT_2C => X"0000000001FFFFFFFFFFFC000000000007FFFFFFFFFFE000000000007FFFFFFF",
      INIT_2D => X"003FFFFFFFFFFFC000000000003FFFFFFFFFFF8000000000007FFFFFFFFFFF00",
      INIT_2E => X"FFFFFC000000000001FFFFFFFFFFFF0000000000007FFFFFFFFFFF8000000000",
      INIT_2F => X"0000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFE000000000000FFFFFFF",
      INIT_30 => X"FFFFFFF8000000000000FFFFFFFFFFFFF0000000000001FFFFFFFFFFFFC00000",
      INIT_31 => X"000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000007FFFFF",
      INIT_32 => X"FFF00000000000003FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFE0000000",
      INIT_33 => X"FFFFFFFFFFFF80000000000000FFFFFFFFFFFFFE00000000000003FFFFFFFFFF",
      INIT_34 => X"0000007FFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFC00000000000003F",
      INIT_35 => X"0000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFF00000000",
      INIT_36 => X"FFFF000000000000001FFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_7_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFF8000000007",
      INIT_01 => X"FFFFFFFFF000000000FFFFFFFFF8000000007FFFFFFFFC000000003FFFFFFFFE",
      INIT_02 => X"000000001FFFFFFFFF000000000FFFFFFFFF8000000003FFFFFFFFC000000001",
      INIT_03 => X"FFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFFC",
      INIT_04 => X"0000000FFFFFFFFF8000000003FFFFFFFFF0000000007FFFFFFFFC000000001F",
      INIT_05 => X"FFFFF0000000003FFFFFFFFF0000000007FFFFFFFFE0000000007FFFFFFFFC00",
      INIT_06 => X"007FFFFFFFFE0000000003FFFFFFFFF0000000003FFFFFFFFF0000000003FFFF",
      INIT_07 => X"000000007FFFFFFFFF0000000001FFFFFFFFF8000000000FFFFFFFFFE0000000",
      INIT_08 => X"FFFC0000000003FFFFFFFFF80000000007FFFFFFFFF0000000001FFFFFFFFFC0",
      INIT_09 => X"FFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFF",
      INIT_0A => X"1FFFFFFFFFF0000000000FFFFFFFFFF80000000003FFFFFFFFFC0000000001FF",
      INIT_0B => X"003FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF8000000000",
      INIT_0C => X"000FFFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000",
      INIT_0D => X"007FFFFFFFFFF80000000000FFFFFFFFFFF00000000001FFFFFFFFFFC0000000",
      INIT_0E => X"7FFFFFFFFFF800000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000000",
      INIT_0F => X"FFFFFFFE000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF00000000000",
      INIT_10 => X"FFE000000000007FFFFFFFFFFF000000000003FFFFFFFFFFF000000000003FFF",
      INIT_11 => X"00000001FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000000FFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFC000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE0000",
      INIT_13 => X"F8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000007",
      INIT_14 => X"01FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFF",
      INIT_15 => X"C0000000000001FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFE00000000000",
      INIT_16 => X"FFFFFFFFFFF80000000000003FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF",
      INIT_17 => X"0000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000000001FF",
      INIT_18 => X"C00000000000001FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF0000000",
      INIT_19 => X"FFFFFFF000000000000003FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFE000000000000007FFFFFFF",
      INIT_1B => X"7FFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFF000000000000000FFF",
      INIT_1C => X"01FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFE000000000000000",
      INIT_1D => X"00FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF00000000000000",
      INIT_1E => X"7FFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFE00000000000000",
      INIT_1F => X"FFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFC0000000000000000",
      INIT_20 => X"FFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFF",
      INIT_21 => X"FFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFF",
      INIT_22 => X"000000000000FFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFF",
      INIT_23 => X"03FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFC000000",
      INIT_24 => X"FFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF000000",
      INIT_27 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FF",
      INIT_28 => X"7FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFE",
      INIT_29 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFF8",
      INIT_2B => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFF",
      INIT_2C => X"FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_2D => X"003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFF",
      INIT_2E => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_2F => X"FFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_31 => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFF",
      INIT_32 => X"00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INIT_33 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_34 => X"FFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_35 => X"FFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_37 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_8_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFF8",
      INIT_01 => X"FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFC000000000",
      INIT_02 => X"FFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000001",
      INIT_03 => X"000000000000000003FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFF",
      INIT_04 => X"0000000FFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFE0",
      INIT_05 => X"FFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFF800000000000",
      INIT_06 => X"FF80000000000000000003FFFFFFFFFFFFFFFFFFC0000000000000000003FFFF",
      INIT_07 => X"000000007FFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFFE00000000000",
      INIT_09 => X"000000000000000001FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFF",
      INIT_0A => X"1FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE00",
      INIT_0B => X"FFC000000000000000000007FFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_0E => X"7FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC000",
      INIT_11 => X"00000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000FFFFFFFFF",
      INIT_12 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_14 => X"01FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFF",
      INIT_15 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
      INIT_16 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_17 => X"FFFFFFE0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_18 => X"FFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FFFFFFF",
      INIT_1B => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFF",
      INIT_1C => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_1D => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_1E => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFF0000000000000000000000000000000000003FFFFFFFFFFFFFFF",
      INIT_23 => X"FC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000003FF",
      INIT_28 => X"8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000001FFF",
      INIT_2C => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000",
      INIT_2F => X"000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_31 => X"FFFFFF00000000000000000000000000000000000000000000000000007FFFFF",
      INIT_32 => X"00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_36 => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_9_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"AA54AB56A956A956A956AB54AA50000000000000000000000000000000000000",
      INIT_49 => X"6A52B5295A94AD4AD4AD4AD4AD4A95A952B52A56AD5A952A54A952A54A952AD5",
      INIT_4A => X"5AD29694B5A52D6B4A5AD694A52D6B5AD694A5294A52B5AD6B5A94A56B5A94AD",
      INIT_4B => X"2D25B4B696D2DA5B4B4969692D2D2DA5A5A5A5A5A5A5A5A52D2D2D69696B4B5A",
      INIT_4C => X"DB6DB6DB6DB6DB4924925B6DB4924B6DA492DB492DB492DB496D24B692DA4B69",
      INIT_4D => X"B26D936C9B649B24DB24DB249B64936D924DB6C9249B6DB24924936DB6DB6DB6",
      INIT_4E => X"D9933664CD9B3264CD9B366CD9B366C99366C99366C9B26CD9364D9364D936C9",
      INIT_4F => X"333333333333333333333333366666666CCCCC9999933326664CC999B33666CC",
      INIT_50 => X"CC67319CC673398CC6633198CC667331998CCE66633339999CCCCCC666666633",
      INIT_51 => X"C638E71CE39C639C739C639C631CE718C6318E739CE7318C6319CE7318CE6319",
      INIT_52 => X"E1C3871E3C70E3C70E3871C78E3871C71C38E38E38E38E38E38C71C71CE38E71",
      INIT_53 => X"E0F07C3E1F0F8783C3E1E0F0F0F0F878787870F0F0F0E1E1C3C7870F1E1C3870",
      INIT_54 => X"FE03F807E03F80FC07E03F03F03F03F03E07E0FC1F83E07C1F07C1F07C1F07C3",
      INIT_55 => X"FFFF80007FFF0001FFF000FFF000FFE003FF003FF007FC01FF00FF007F80FF00",
      INIT_56 => X"001FFFFFFFFFFFFC00000000000000007FFFFFFFFFFFF00000003FFFFFC00001",
      INIT_57 => X"FE00FF803FE00FFC007FE001FFC003FFE0007FFF0000FFFFC00003FFFFF80000",
      INIT_58 => X"1F0F83E0F83E0F83F07C0F81F03F03F03F03F03F81FC07E03F807F01FE01FE01",
      INIT_59 => X"C78E1C70E1C78F1E3C78F1E1C3C7878F0F0F0F1E1F0F0F0F078783C3E1F0F83C",
      INIT_5A => X"E7398C6318C739CE318E738C718E71CE39C71CE38E31C71C71C71C71E38E3871",
      INIT_5B => X"33333326666666733333333199998CCCE66733199CCE673398CE63398CE6319C",
      INIT_5C => X"926D936C9B64D9364D9364C9B264C9B366CC9933664CD99333666CCCC9999933",
      INIT_5D => X"696D2D25A4B496D25B496DA496DB4925B6DB6DA4924924DB6DB6C924DB6C926D",
      INIT_5E => X"D5AB56AD4A95A95A95A94AD4A52B5AD6B5AD6B5A5296B4A5A52D296969696969",
      INIT_5F => X"55555552AAAAAAD55554AAAA5555AAA9554AA9556AA556AA552A956A956A956A",
      INIT_60 => X"B55AAD54AA9552AA5552AAB5556AAAB55555AAAAAAAD55555555555555555555",
      INIT_61 => X"A5A5A5AD2D694B5A5296B5AD6B5A94A56A52B52B52B52A54AD5AB54A956A956A",
      INIT_62 => X"C93649B64936D924936DB6DB6DB6DB6D24925B6925B692DA4B696D2D25A5A5A5",
      INIT_63 => X"3333999999999999999999933332666CCC99B3266CC993264D9B26CD9364D926",
      INIT_64 => X"71C71C71C71CE38E71CE31CE31CE718C6318C6739CC67319CC6633199CCC6663",
      INIT_65 => X"E0FC0F83F07C1F0783E1F0787C3C1E1E1E1E1E3C3C7870E1C3870E3C70E38F1C",
      INIT_66 => X"FFF80000000FFFFF80003FFF0007FF800FFC01FF007F807F80FF01F80FC07E07",
      INIT_67 => X"3F807F00FF007FC01FF800FFF0007FFE0000FFFFF00000001FFFFFFFFFFFFFFF",
      INIT_68 => X"F1C38F1E3C78F0E1E1C3C3C3C3C1E1F0F07C3E0F87C1F83E07C0FC0FC0FC07E0",
      INIT_69 => X"CCE66733198CC663398CE7318C6318C631CE31CE31C638E71C71C71C71C70E38",
      INIT_6A => X"4DB649B649B26D9364C9B264C993264CD99332666CCCCD9999999999999998CC",
      INIT_6B => X"D6B5AD6B5A52D694B4B5A5A5A5B4B49692D25B692DB4924B6DB6DB6DB6DB6C92",
      INIT_6C => X"AAAAAAA555556AAAA5556AAB554AAD54AAD56A956A952A54A952B52B52B5294A",
      INIT_6D => X"6AD5AB56A956AB54AAD54AAD552AA95552AAA955555AAAAAAAAAAAD55555AAAA",
      INIT_6E => X"492DB6925B692DA4B696D2D2DA5A5AD2D2D694B5AD294A5294AD6A52B52B52B5",
      INIT_6F => X"6664CCCC999933266CC99B366CD9326C9B26C9B24D926DB24DB6D92492492492",
      INIT_70 => X"C718E39C738C738C639CE739CE6319CC67319CCE66333999CCCCCE6666666666",
      INIT_71 => X"07E0F83E0F83C1F0F8783C3C3C1E3C3C3C7870F1E3C78E1C78E3871C71C71C71",
      INIT_72 => X"FFFFF000003FFFF0001FFF000FFE007FE00FF807FC07F80FE03F01F81F81F83F",
      INIT_73 => X"FF007FC01FF800FFE001FFF8000FFFFC00000FFFFFFFFFC0000000000003FFFF",
      INIT_74 => X"F0F0F0E1F0F0F0F0783C3E0F07C1E0F81F07C0F81F83F03F81F80FE03F80FF00",
      INIT_75 => X"CE739CE318E718E71CE39C71CE38E38E38E38E38F1C70E3C70E3C78F1E3C3878",
      INIT_76 => X"CCCC99999999999999999CCCCCC6666333199CCC663319CC67319CC6339CE739",
      INIT_77 => X"6C936D926C936C9B26D9364D9B26C99366CD9B366CD9933664CC99933366664C",
      INIT_78 => X"69692D25A4B696D25B692DB492DB4925B6DB4924924924924924924DB6D9249B",
      INIT_79 => X"4A56A5295AD6A5294A5294A5296B5A5296B4A5AD2D69694B4B4B4B4B4B4B4B4B",
      INIT_7A => X"AB552A954AA552AD56A956A956AD52A54AB56AD5A952A56AD4AD5A95A95A94AD",
      INIT_7B => X"AAAAA955554AAAAD5556AAAB5556AAAD554AAA5552AAD552AAD55AAB552AA556",
      INIT_7C => X"AAAAAAAAA95555555555555555555552AAAAAAAAAA955555555AAAAAAA555555",
      INIT_7D => X"552AAAAAAAAD5555555556AAAAAAAAAAAA9555555555555555555555552AAAAA",
      INIT_7E => X"6AAAAAD55555AAAAAA555555AAAAAAD555554AAAAAA95555556AAAAAAA555555",
      INIT_7F => X"AAB555556AAAAAD55554AAAAA955555AAAAA955555AAAAA9555552AAAAB55555",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"3366CD9B3264CD9B3264CD993360000000000000000000000000000000000000",
      INIT_49 => X"B364D9B26CD9366C99366C99366CD93264D9B364C993264C993264C993264C99",
      INIT_4A => X"9364DB26D93649B26C9364D93649B26C9B26C9B26C9B26C9B26CD9364D9326C9",
      INIT_4B => X"49B6D924DB64936D926DB24DB649B6C936C936C936C936C9B649B64DB24D926C",
      INIT_4C => X"924924924924926DB6DB6DB6D924924936DB6D924926DB6D9249B6DB24936DB2",
      INIT_4D => X"DB4925B6D2492DB692496DB6D24925B6DB692492492DB6DB6DB6DA4924924924",
      INIT_4E => X"92DA5B49692DA4B696D25B496D25B492DA4B6D25B492DB496DA496DA496DA492",
      INIT_4F => X"A5A5A5A5A5A5A5A5A5A5A5A5A4B4B4B4B69696D2D2DA5A4B4B696D2D25A4B496",
      INIT_50 => X"694A5AD694A5AD296B4A5AD296B4A5A52D296B4B4A5A52D2D6969694B4B4B4A5",
      INIT_51 => X"6B52B5A94AD6B5295AD6B5294A56B5AD6B5AD4A5294A5AD6B5AD6B5A5294B5AD",
      INIT_52 => X"B56AD5AB56A54A95AB52A56AD4AD5A95A952B52B52B52B52B5295A95A94AD4A5",
      INIT_53 => X"B55AA954AA552AD56AB54AA55AA552AD52AD5AA55AA54AB56A952A55AB56AD5A",
      INIT_54 => X"AB5552AAB5552AA9554AAA555AAA555AAB554AA9552AB556AA556AA556AA556A",
      INIT_55 => X"AAAAD5555555AAAAAAA555555AAAAAB55555AAAAA55556AAAA5555AAAAD555AA",
      INIT_56 => X"554AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555556AAAAA",
      INIT_57 => X"AAAA55556AAAA555552AAAAB555556AAAAAAD5555555AAAAAAAAA95555555555",
      INIT_58 => X"B55AA955AA955AA9552AA554AA9556AA9556AA9554AAAD556AAAD554AAAB5554",
      INIT_59 => X"52A54AD5AB52A54A952A54AB56AD52A55AA55AB54AA55AA552AD56A954AA556A",
      INIT_5A => X"5294A5294A5294A56B5AD6A52B5AD4A56B52B5A95A94AD4AD4AD4AD4A95A952B",
      INIT_5B => X"6969696D2D2D2D296969696B4B4B5A5A52D296B4B5A52D694A5AD694A5AD6B4A",
      INIT_5C => X"B6DB4925B6D24B6D24B6D25B692DA496D25A4B692D25B4B696D2DA5A5B4B4B69",
      INIT_5D => X"DB249B6C926DB24936DB24924DB6DB6C924924924924924924925B6DB6DA4924",
      INIT_5E => X"B366CD9B264C9B364C9B264D9366C9B26C9B26C9364D926C93649B24DB24DB24",
      INIT_5F => X"333333366666664CCCCD999933336664CCD99B33266CCD9933664CD9B3264CD9",
      INIT_60 => X"73399CCC66733199CCCE66733319998CCCCC6666666333333333333333333333",
      INIT_61 => X"9C639C631CE738C6318E739CE7398C6319CE7318CE7319CC63398CC673198CE6",
      INIT_62 => X"38F1C78E38F1C71C70E38E38E38E38E31C71C718E38E71C638E71CE31C639C63",
      INIT_63 => X"F0F078787878787878787870F0F1E1E3C3878F1E1C3870E1C3871E3C70E3C71E",
      INIT_64 => X"0FC0FC0FC0FC1F81F03E0FC1F03E0F83E0F83E0F83C1F0F83C1E0F0783C3E1E0",
      INIT_65 => X"1FFC007FF003FF007FE00FF803FC01FE01FE01FC03F80FE03F80FE03F01F80FC",
      INIT_66 => X"0007FFFFFFFFFFFF80000000FFFFFF800003FFFF00007FFF8000FFF8003FFE00",
      INIT_67 => X"C0007FFF00007FFFE00000FFFFFF80000000FFFFFFFFFFFFE000000000000000",
      INIT_68 => X"FE03F01FC07F00FE01FC03FC03FE01FF007FC00FF801FFC007FF000FFF0007FF",
      INIT_69 => X"F0F8783C1E0F0783C1F0F83E0F83E0F83E0FC1F03E07C0F81F81F81F81F80FC0",
      INIT_6A => X"8E3871C78E3C71E3870E3C78F1E3C78F1E1C3C7870F0F1E1E1E1E1E1E1E1E0F0",
      INIT_6B => X"E739CE739C6318E738C639C639C738E71CE39C71CE38E38C71C71C71C71C70E3",
      INIT_6C => X"3333333999998CCCC6667333998CCE6733198CE67319CC67319CC6339CC6318C",
      INIT_6D => X"B366CD9B3264CD9933666CC999B3326664CCCD99999333333333336666663333",
      INIT_6E => X"924924DB6DB24936DB249B64936C93649B64D926C9B26C9B26C9B364D9B264D9",
      INIT_6F => X"B4B69696D2D25A4B496D2DA4B6925B492DB492DB6924B6DB6924924924924924",
      INIT_70 => X"6A52B5295AD6A5294AD6B5AD6B4A5296B5A5296B4B5A52D2969694B4B4B4B4B4",
      INIT_71 => X"AAB552AB552A955AAD52A956A954A956A952A55AB56AD4A952B52A56A56A56A5",
      INIT_72 => X"AAAAA5555555555AAAAAAA555554AAAAB55552AAA95552AAB555AAAD552AAD55",
      INIT_73 => X"AAAAD5554AAAAA555554AAAAAAA5555555555AAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_74 => X"55AA55AB55AA55AAD56A955AAD54AA554AAD55AAB556AA9554AAA5556AAA5555",
      INIT_75 => X"A5294A56B5AD4A52B5A94AD4A56A56A56A56A56A54AD5A952A56AD5AB56A952A",
      INIT_76 => X"5A5A4B4B4B4B4B4B4B4B4A5A5A52D2D696B4B5A52D694B5AD294B5AD694A5294",
      INIT_77 => X"DA4924B6DA4925B6924B6D24B6925B492DA4B692DA4B496D2DA5B4B696D2D2DA",
      INIT_78 => X"DB249B6C926DB24936DB649249B6DB6C924924924924924924924924924B6DB6",
      INIT_79 => X"D9326C9B364D9364D9364D9364D936C9B26D93649B24DB26D926D926D926D926",
      INIT_7A => X"9933664CD9933664CD9B3264CD9B366CD993264C9B366CD9B264C9B364C9B264",
      INIT_7B => X"666664CCCCD9999B33326666CCCD999B332666CCC999B336664CC99933666CCD",
      INIT_7C => X"999999999B333333333333333333333666666666664CCCCCCCC9999999333333",
      INIT_7D => X"33199999999CCCCCCCCCCE666666666666733333333333333333333333199999",
      INIT_7E => X"E66666333333999999CCCCCC66666633333339999998CCCCCCE6666666333333",
      INIT_7F => X"66733333199999CCCCCC66666733333999998CCCCC66666733333199998CCCCC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(1),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_5D => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_62 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_65 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_67 => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_6B => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_6E => X"FFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFE000000000000000000000000000000000000000000003FFFFFFF",
      INIT_72 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFC0000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFF",
      INIT_7C => X"FFFFFFFC0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_7F => X"000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_10_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(10),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FC00000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFE0000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"00000000000000000000000000000000000000000000000000000001FFFFFFFF",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"FFFFFE0000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000",
      INIT_72 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFC00000000000000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000",
      INIT_77 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_7C => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_11_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(11),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_12_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(12),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"C000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_13_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(13),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_14_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_14_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(14),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_15_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_15_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(15),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_16_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_16_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(16),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_17_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_17_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(17),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_18_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_18_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(18),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"3C78F1E3C3870E1C3C78F1E1C380000000000000000000000000000000000000",
      INIT_49 => X"3C78E1C38F1E3870E1C78F1E3870E1C3871E3C78F1E3C78F1E3C78F1E3C78F1E",
      INIT_4A => X"E3871C38E1C78E3C70E3871E3871C38F1C38F1C38F1C38F1C38F1E3871E3C70E",
      INIT_4B => X"71C71E38E3871C71E38E3C71C78E38F1C70E38F1C70E38F1C78E3871C38E1C70",
      INIT_4C => X"E38E38E38E38E38E38E38E38E1C71C71C71C71E38E38E38E1C71C71C38E38E3C",
      INIT_4D => X"1C71C638E38E31C71C718E38E38E39C71C71C71C71CE38E38E38E38E38E38E38",
      INIT_4E => X"E31C638E71CE38C718E39C718E39C71CE38C71C638E31C718E38E71C718E38E3",
      INIT_4F => X"39C639C639C639C639C639C638C738C738E718E31CE39C738C718E31C638C718",
      INIT_50 => X"8E739CE718C631CE738C631CE738C639CE318C738C639CE318E718E738C738C6",
      INIT_51 => X"739CC6318CE739CE6318C6318C6739CE739CE739CE739CE739CE739C6318C631",
      INIT_52 => X"C67319CC67398CE6339CC67318CE6319CE6339CC6339CC6339CE6319CE7318C6",
      INIT_53 => X"C6633198CC6633198CC673399CC663319CCE63399CC673398CE63399CC67319C",
      INIT_54 => X"33999CCCC6663331998CCC666333999CCC66733199CCC66733998CC66733998C",
      INIT_55 => X"333319999999CCCCCCC66666633333399999CCCCC6666733339999CCCCE66633",
      INIT_56 => X"666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666733333",
      INIT_57 => X"333366664CCCC99999B33332666664CCCCCC9999999933333333326666666666",
      INIT_58 => X"D9933266CCD99332664CC999332664CCD99B332666CCC999B3336666CCCD9999",
      INIT_59 => X"64C99366CD9B366CD9B366CD9B3664C993366CD993366CC99B3664CD9933664C",
      INIT_5A => X"9B26C9B26C9B26C9B26C9B364D9366C9B264D9326CD9366C99366C99326CD9B2",
      INIT_5B => X"B24DB249B649B64DB24DB24D926D936C9B64DB26D93649B26C9364D936C9B26C",
      INIT_5C => X"DB6D9249249B6DB649249B6DB24936DB64936DB249B6D924DB64936C926D924D",
      INIT_5D => X"92492DB6DB4924925B6DB6DB6924924924924924924924924924924924936DB6",
      INIT_5E => X"25B496D24B692DA496D24B6925B492DB492DB4925B6924B6DA492DB692496DB6",
      INIT_5F => X"5A5A5A5B4B4B4B6969692D2DA5A5B4B69692D25A4B49692DA5B49692DA4B696D",
      INIT_60 => X"A5AD29694B5A5AD29694B4A5A5AD2D2969694B4B4B4A5A5A5A5A5A5A5A5A5A5A",
      INIT_61 => X"294AD6B5A94A5294A52B5AD6B5AD294A5294A5AD6B5A5296B5AD296B5A52D6B4",
      INIT_62 => X"AD5A952B52A56A56A54AD4AD4AD4AD4A56A56A52B52B5A94AD4A56B5A94AD6B5",
      INIT_63 => X"5AA552AD52AD52AD52AD52A55AA54AB56AD52A54A952A54A952A54A95AB56A54",
      INIT_64 => X"AA9556AA9556AAD55AAB556AA554AAD54AAD54AAD56AA552A954AA552A954AB5",
      INIT_65 => X"AAA955555AAAAA55554AAAAD5556AAAB5554AAA95552AAB5552AAB555AAAD556",
      INIT_66 => X"AAAAAAAAAAAAAAAAD55555555555552AAAAAAAAA555555552AAAAAAD555554AA",
      INIT_67 => X"AAAAD55555552AAAAAAAAA55555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_68 => X"AAA9554AAAD555AAAB5556AAA95554AAAAD5555AAAAB555552AAAAA5555552AA",
      INIT_69 => X"55AAD56AB55AAD56AB55AA955AA955AA955AAB556AAD55AAB554AAB554AAA555",
      INIT_6A => X"5A952B52A56AD4A952A56AD5AB56AD5AB54A952AD5AA54AB54AB54AB54AB55AA",
      INIT_6B => X"5294A5294AD6B5AD6A5294AD6B5295AD4A56B52B5A95A95AD4AD4AD4AD4AD5A9",
      INIT_6C => X"6969696B4B4B5A5A52D2D696B4A5A52D694B5A52D6B4A52D6B4A5296B5AD6B5A",
      INIT_6D => X"692DA4B696D25B4B692D25A4B49696D2D25A5B4B4B4969696969692D2D2D6969",
      INIT_6E => X"B6DB6DB6DB692492496DB6D24925B6D2492DB4925B6925B6925B692DB496D24B",
      INIT_6F => X"926DB24DB64936D924DB64926DB6C9249B6DB64924926DB6DB6DB6DB6DB6DB6D",
      INIT_70 => X"26C99364C9B26C9B264D9364D926C9B26C9364D926C93649B24DB26D926D926D",
      INIT_71 => X"99933666CC99B33664C99B3264CD9B3264C993366CD9B264C99366CD9326CD93",
      INIT_72 => X"66666CCCCCCCCCC999999933333266666CCCC9999B3336666CCC999B336664CC",
      INIT_73 => X"9999CCCCC666663333339999999CCCCCCCCCC666666666666666666666666666",
      INIT_74 => X"3399CC673399CC6633198CC6633399CCC66333998CCE667333999CCCE6663333",
      INIT_75 => X"9CE739CE739CC6318C6739CC6319CE6319CE6319CC63398CE6319CC673198CE6",
      INIT_76 => X"C639C738C738C738C738C639C631CE318E738C631CE738C6318C739CE739CE73",
      INIT_77 => X"39C71C71C638E38E71C71CE38E71C738E39C718E39C738E31C638C718E31CE39",
      INIT_78 => X"38E3871C71E38E38F1C71C71C78E38E38E38E38E38E38E38E38E38E38E38E38E",
      INIT_79 => X"38F1E3870E3C70E3C70E3C70E3C70E3871E38F1C78E3C71E38E1C71E38E1C71E",
      INIT_7A => X"870F1E3C3870F1E3C3870E1C3C78F1E3C78F1E3C78F1E3C78E1C3870E3C78E1C",
      INIT_7B => X"E1E1E3C3C3C787870F0E1E1E3C3C7878F0E1E1C3C7878F0E1E3C3878F0E1E3C3",
      INIT_7C => X"87878787870F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1E3C3C3C3C38787878F0F0F0",
      INIT_7D => X"F0F87878787C3C3C3C3C3E1E1E1E1E1E1E0F0F0F0F0F0F0F0F0F0F0F0F078787",
      INIT_7E => X"E1E1E1F0F0F07878783C3C3C1E1E1E0F0F0F07878787C3C3C3E1E1E1E1F0F0F0",
      INIT_7F => X"1E0F0F0F078787C3C3C3E1E1E0F0F0F878787C3C3C1E1E1F0F0F0F878783C3C3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(2),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"C07F01FC03F80FE03F80FE01FC00000000000000000000000000000000000000",
      INIT_49 => X"3F80FE03F01FC07F01F80FE03F80FE03F81FC07F01FC07F01FC07F01FC07F01F",
      INIT_4A => X"03F81FC0FE07F03F80FC07E03F81FC0FE03F01FC0FE03F01FC0FE03F81FC07F0",
      INIT_4B => X"81F81FC0FC07E07E03F03F81F80FC0FE07F03F01F80FC0FE07F03F81FC0FE07F",
      INIT_4C => X"03F03F03F03F03F03F03F03F01F81F81F81F81FC0FC0FC0FE07E07E03F03F03F",
      INIT_4D => X"1F81F83F03F03E07E07E0FC0FC0FC1F81F81F81F81F03F03F03F03F03F03F03F",
      INIT_4E => X"FC1F83F07E0FC0F81F03E07E0FC1F81F03F07E07C0FC1F81F03F07E07E0FC0FC",
      INIT_4F => X"C1F83E07C1F83E07C1F83E07C0F83F07C0F81F03E0FC1F83F07E0FC1F83F07E0",
      INIT_50 => X"0F83E0F81F07C1F07C0F83E0F83F07C1F03E0F83F07C1F03E0F81F07C0F83F07",
      INIT_51 => X"7C1F07C1F0F83E0F83E0F83E0F87C1F07C1F07C1F07C1F07C1F07C1F83E0F83E",
      INIT_52 => X"F87C1E0F87C1F0F83C1F0783E0F07C1E0F83C1F07C3E0F83C1F07C1E0F83E0F8",
      INIT_53 => X"F87C3E1F0F87C3E1F0F87C3E1F0783C1E0F07C3E1F0783C1F0F83C1E0F87C1E0",
      INIT_54 => X"3C1E1F0F0787C3C1E1F0F0787C3C1E1F0F8783C1E1F0F8783C1E0F0787C3E1F0",
      INIT_55 => X"C3C3E1E1E1E1F0F0F0F878787C3C3C3E1E1E0F0F078787C3C3E1E1F0F0F8783C",
      INIT_56 => X"878F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0787878787878783C3C3",
      INIT_57 => X"C3C387878F0F0E1E1E3C3C3C787878F0F0F0E1E1E1E1C3C3C3C3C38787878787",
      INIT_58 => X"1E1C3C78F0E1E3C3878F0E1E3C3878F0E1E3C3C7870F0E1E3C3C7878F0F1E1E1",
      INIT_59 => X"870E1C78F1E3C78F1E3C78F1E3C7870E1C3870E1E3C78F0E1C3878F1E1C3878F",
      INIT_5A => X"1C38F1C38F1C38F1C38F1C3871E3870E3C78E1C38F1E3870E1C78F1E3C70E1C3",
      INIT_5B => X"C38E3C71C78E3871C38E3C71E38E1C70E3871C38E1C78E3C70E3871E38F1C38F",
      INIT_5C => X"E38E1C71C71C71C78E38E38E3C71C71C78E38E3C71C71E38E3871C70E38E1C71",
      INIT_5D => X"E38E31C71C71C71C638E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38",
      INIT_5E => X"C638E71C738E31C718E38C71C638E31C71CE38E39C71C738E38E31C71C718E38",
      INIT_5F => X"9C639C638C738C718E71CE31C639C738E71CE39C738E71CE39C718E31C738E71",
      INIT_60 => X"39CE318E739C631CE718C739C631CE318E718C738C739C639C639C639C639C63",
      INIT_61 => X"318CE739CE739CE739CC6318C631CE739CE739CE739C6318C631CE739C6318C7",
      INIT_62 => X"319CE6339CC67398C67318CE7318CE7398C6739CC6339CE7318C6739CE7318C6",
      INIT_63 => X"9CC663319CCE63319CCE63399CC673398CE63398CE63398CE63398CE63398C67",
      INIT_64 => X"331998CCE66733199CCC66733998CCE6733198CCE673399CCE673399CCE67339",
      INIT_65 => X"333199999CCCCC66667333319998CCCC66673331999CCCC6663333999CCCE667",
      INIT_66 => X"CCCCCCCCCCCCCCCCE6666666666666333333333399999999CCCCCCCE66666733",
      INIT_67 => X"CCCC99999999B33333333366666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_68 => X"3332666CCC999933326664CCCD9999333366666CCCCD99999B333336666664CC",
      INIT_69 => X"9933664CD9933664CD9933266CCD9933266CCD99B33666CCD999332666CCC999",
      INIT_6A => X"93264D9B364C993264C9B366CD9B366CD993264C993366CD993266CD993266CC",
      INIT_6B => X"64D9364D9364D9364C9B26C9B264D9366C9B264D9326CD9366C99366C99366CD",
      INIT_6C => X"B24DB24D926D936C9B649B24D936C9B64D926C9B64D93649B26C9B24D9364D93",
      INIT_6D => X"B24936DB249B6D924DB64936D924DB649B6C926D926DB24DB24DB249B649B24D",
      INIT_6E => X"24924924924DB6DB6DB6DB649249249B6DB6D924924DB6DB24924DB6D9249B6D",
      INIT_6F => X"DB492496DB6DA492496DB6DB492492492DB6DB6DB6DB49249249249249249249",
      INIT_70 => X"4B6D25B692DB492DB496DA496DB492DB4925B6924B6DA492DB6924B6DB4924B6",
      INIT_71 => X"D2DA5B4B692D25A4B692D25B49692DA4B692DA5B496D24B692DA4B6925B496DA",
      INIT_72 => X"4B4B49696969696D2D2D2DA5A5A4B4B4B69692D2D25A5B4B49692D2DA5B4B696",
      INIT_73 => X"D2D2969694B4B4A5A5A52D2D2D29696969696B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_74 => X"5AD296B5A52D694B5A52D694B5A52D696B4A5AD2D694B4A5A52D29694B4B5A5A",
      INIT_75 => X"294A5294A5296B5AD6B5AD694A5294B5AD6B4A5296B5AD294B5AD694A5AD294B",
      INIT_76 => X"94AD6A5295AD6A5295AD6B5294A56B5AD4A5294A56B5AD6B5AD6A5294A5294A5",
      INIT_77 => X"5295A95A94AD4AD4A56A56B52B5A95AD4AD6A52B5295AD4A56B5295AD4A56B52",
      INIT_78 => X"52B52A56A54AD4AD5A95A95A952B52B52B52B52B52B52B52B52B52B52B52B52B",
      INIT_79 => X"AD5AB52A54A95AB56A54A95AB56A54AD5AB52A56AD4A95AB52B56A54AD4A95AB",
      INIT_7A => X"2A55AB56AD5AA54A952A54A956AD5AB56AD5AB56AD5AB56AD4A952A54A952B56",
      INIT_7B => X"4AB54A956A952AD5AA54AB54A956AD52A54AB56A952AD5AB54A952AD5AB54A95",
      INIT_7C => X"D52AD52AD5AA55AA55AA55AA55AA55AB54AB54AB54A956A956AD52AD52A55AA5",
      INIT_7D => X"5AAD52AD52A956A956A954AB54AB54AB54AA55AA55AA55AA55AA55AA55AAD52A",
      INIT_7E => X"B54AB55AA55AAD52AD56A956AB54AB55AA55AAD52AD56A956AB54AB54AA55AA5",
      INIT_7F => X"AB55AA55AAD52A956A954AB54AA55AAD52AD56A956AB54AA55AA552AD52A956A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(3),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"FF8001FFFC000FFFC000FFFE0000000000000000000000000000000000000000",
      INIT_49 => X"3FFF0003FFE0007FFE000FFFC000FFFC001FFF8001FFF8001FFF8001FFF8001F",
      INIT_4A => X"FC001FFF0007FFC000FFF8003FFE000FFFC001FFF0003FFE000FFFC001FFF800",
      INIT_4B => X"FE001FFF0007FF8003FFC001FFF000FFF8003FFE000FFF0007FFC001FFF0007F",
      INIT_4C => X"03FFC003FFC003FFC003FFC001FFE001FFE001FFF000FFF0007FF8003FFC003F",
      INIT_4D => X"1FFE003FFC003FF8007FF000FFF001FFE001FFE001FFC003FFC003FFC003FFC0",
      INIT_4E => X"001FFC007FF000FFE003FF800FFE001FFC007FF800FFE001FFC007FF800FFF00",
      INIT_4F => X"01FFC007FE003FF801FFC007FF003FF800FFE003FF001FFC007FF001FFC007FF",
      INIT_50 => X"F003FF001FF801FF800FFC00FFC007FE003FF003FF801FFC00FFE007FF003FF8",
      INIT_51 => X"801FF801FF003FF003FF003FF007FE007FE007FE007FE007FE007FE003FF003F",
      INIT_52 => X"FF801FF007FE00FFC01FF803FF007FE00FFC01FF803FF003FE007FE00FFC00FF",
      INIT_53 => X"FF803FE00FF803FE00FF803FE007FC01FF007FC01FF803FE00FFC01FF007FE00",
      INIT_54 => X"C01FE00FF807FC01FE00FF807FC01FE00FF803FE01FF007FC01FF007F803FE00",
      INIT_55 => X"FC03FE01FE01FF00FF007F807FC03FC01FE00FF007F807FC03FE01FF00FF803F",
      INIT_56 => X"F80FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF807F807F807F803FC03",
      INIT_57 => X"03FC07F80FF00FE01FC03FC07F807F00FF00FE01FE01FC03FC03FC07F807F807",
      INIT_58 => X"E01FC07F00FE03FC07F00FE03FC07F00FE03FC07F80FF01FC03F807F00FE01FE",
      INIT_59 => X"F80FE07F01FC07F01FC07F01FC07F80FE03F80FE03F80FF01FC07F01FE03F80F",
      INIT_5A => X"E03F01FC0FE03F01FC0FE03F81FC07F03F80FE03F01FC07F01F80FE03F80FE03",
      INIT_5B => X"03F03F81F80FC07E03F03F81FC0FE07F03F81FC0FE07F03F80FC07E03F01FC0F",
      INIT_5C => X"FC0FE07E07E07E07F03F03F03F81F81F80FC0FC07E07E03F03F81F80FC0FE07E",
      INIT_5D => X"03F03E07E07E07E07C0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0",
      INIT_5E => X"F83F07E07C0FC1F81F03F07E07C0FC1F81F03F03E07E07C0FC0FC1F81F81F03F",
      INIT_5F => X"1F83E07C0F83F07E0F81F03E07C1F83F07E0FC1F83F07E0FC1F81F03E07C0F81",
      INIT_60 => X"C1F03E0F83E07C1F07E0F83E07C1F03E0F81F07C0F83E07C1F83E07C1F83E07C",
      INIT_61 => X"3E0F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F83E0F83E0F83E07C1F07",
      INIT_62 => X"C1E0F83C1F0783E0F87C1F0F83E0F07C1F0783E0F83C1F07C1F0783E0F83E0F8",
      INIT_63 => X"1F0783C1E0F07C3E1F0F83C1E0F87C3E0F07C3E0F07C3E0F07C3E0F07C3E0F87",
      INIT_64 => X"3C1E1F0F0787C3E1E0F0787C3E1F0F0783C1E0F0F87C3E1F0F87C3E1F0F87C3E",
      INIT_65 => X"3C3E1E1E1F0F0F878783C3C1E1E0F0F078783C3E1E1F0F0787C3C3E1E0F0F878",
      INIT_66 => X"0F0F0F0F0F0F0F0F07878787878787C3C3C3C3C3E1E1E1E1F0F0F0F07878783C",
      INIT_67 => X"F0F0E1E1E1E1C3C3C3C3C3878787878787870F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_68 => X"C3C3878F0F1E1E3C3C7878F0F1E1E1C3C387878F0F0E1E1E1C3C3C38787878F0",
      INIT_69 => X"E1C3878F1E1C3878F1E1C3C78F0E1E3C3870F1E1C3C7870F1E1E3C3878F0F1E1",
      INIT_6A => X"1C3871E3C78F1E3C78F1C3870E1C3870E1E3C78F1E3C78F1E1C3870E1E3C78F0",
      INIT_6B => X"78E1C78E1C78E1C78F1C38F1C3871E3870E3C78E1C38F1E3870E1C78F1E3870E",
      INIT_6C => X"3C71C38E1C71E38F1C78E3C71E38F1C78E1C70E3871E3871C38F1C38E1C78E1C",
      INIT_6D => X"C38E38E3C71C71E38E3871C71E38E3871C70E38E1C71C38E3C71C38E3871C38E",
      INIT_6E => X"C71C71C71C71C71C71C71C78E38E38E38E38E1C71C71C71C38E38E38E1C71C71",
      INIT_6F => X"E38E38E71C71C71C718E38E38E38E38E31C71C71C71C71C71C71C71C71C71C71",
      INIT_70 => X"8C71C638E31C71CE38E71C718E38E31C71C638E38C71C71CE38E38C71C71C738",
      INIT_71 => X"1CE39C738E31C638C71CE39C718E31C738E31C638E71C738E31C738E39C718E3",
      INIT_72 => X"8C738E718E718E71CE31CE39C638C738C718E31CE39C638C718E31CE39C738E7",
      INIT_73 => X"E31CE718E738C739C639CE31CE318E718E718C738C738C738C738C738C738C73",
      INIT_74 => X"9CE318C639CE718C639CE718C639CE718C739CE318E738C639CE318E738C639C",
      INIT_75 => X"318C6318C6318C6318C6318E739CE739CE738C6318C631CE739CE718C631CE73",
      INIT_76 => X"E7318C6319CE739CE6318C6318C6739CE739CE7398C6318C6318C6318C6318C6",
      INIT_77 => X"9CE6319CE7318CE7398C6739CC6319CE7318C6339CE6318C6739CE6318C6739C",
      INIT_78 => X"6339CC67398CE7319CE6319CE6339CC6339CC6339CC6339CC6339CC6339CC633",
      INIT_79 => X"319CC63398CE63398C67319CC67398CE6339CC67318CE6339CC67398CE7319CC",
      INIT_7A => X"3399CC67319CC67319CC673198CE63398CE63398CE63398CE7319CC67319CC67",
      INIT_7B => X"8CC673198CE63319CC673398CE67319CC673398CE63319CC67319CCE63398CE6",
      INIT_7C => X"19CCE63319CC663399CC663399CC663398CC673398CE673198CE63319CC66339",
      INIT_7D => X"9CCE63319CCE673198CE673398CC673398CC663399CC663399CC663399CCE633",
      INIT_7E => X"C673399CC663319CCE673198CC673399CC663319CCE673198CC673398CC66339",
      INIT_7F => X"3399CC663319CCE673198CC673399CCE633198CE673398CC663399CCE633198C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(4),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"000001FFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"3FFFFFFC0000007FFFFFF0000000FFFFFFE0000001FFFFFFE0000001FFFFFFE0",
      INIT_4A => X"FFFFE0000007FFFFFF0000003FFFFFF0000001FFFFFFC000000FFFFFFE000000",
      INIT_4B => X"FFFFE0000007FFFFFC000001FFFFFF0000003FFFFFF0000007FFFFFE0000007F",
      INIT_4C => X"03FFFFFC000003FFFFFC000001FFFFFE000001FFFFFF0000007FFFFFC000003F",
      INIT_4D => X"E000003FFFFFC000007FFFFF000001FFFFFE000001FFFFFC000003FFFFFC0000",
      INIT_4E => X"001FFFFF800000FFFFFC00000FFFFFE000007FFFFF000001FFFFF800000FFFFF",
      INIT_4F => X"01FFFFF800003FFFFE000007FFFFC00000FFFFFC00001FFFFF800001FFFFF800",
      INIT_50 => X"0003FFFFE00001FFFFF00000FFFFF800003FFFFC00001FFFFF000007FFFFC000",
      INIT_51 => X"FFE00001FFFFC00003FFFFC00007FFFF800007FFFF800007FFFF800003FFFFC0",
      INIT_52 => X"00001FFFF80000FFFFE00003FFFF80000FFFFE00003FFFFC00007FFFF00000FF",
      INIT_53 => X"00003FFFF00003FFFF00003FFFF80001FFFF80001FFFFC0000FFFFE00007FFFF",
      INIT_54 => X"FFE0000FFFF80001FFFF00007FFFE0000FFFFC0001FFFF80001FFFF80003FFFF",
      INIT_55 => X"0003FFFE0001FFFF00007FFF80003FFFE0000FFFF80007FFFC0001FFFF00003F",
      INIT_56 => X"000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF80007FFF80003FFFC",
      INIT_57 => X"FC0007FFF0000FFFE0003FFF80007FFF0000FFFE0001FFFC0003FFF80007FFF8",
      INIT_58 => X"001FFF8000FFFC0007FFF0003FFF8000FFFC0007FFF0001FFFC0007FFF0001FF",
      INIT_59 => X"000FFF8001FFF8001FFF8001FFF8000FFFC000FFFC000FFFE0007FFE0003FFF0",
      INIT_5A => X"FFC001FFF0003FFE000FFFC001FFF8003FFF0003FFE0007FFE000FFFC000FFFC",
      INIT_5B => X"FC003FFE000FFF8003FFC001FFF0007FFC001FFF0007FFC000FFF8003FFE000F",
      INIT_5C => X"FFF0007FF8007FF8003FFC003FFE001FFF000FFF8007FFC003FFE000FFF0007F",
      INIT_5D => X"FC003FF8007FF8007FF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000",
      INIT_5E => X"FFC007FF800FFE001FFC007FF800FFE001FFC003FF8007FF000FFE001FFE003F",
      INIT_5F => X"E003FF800FFC007FF001FFC007FE003FF800FFE003FF800FFE001FFC007FF001",
      INIT_60 => X"FE003FF003FF801FF800FFC007FE003FF001FF800FFC007FE003FF801FFC007F",
      INIT_61 => X"C00FF801FF801FF801FF801FF801FF801FF801FF801FFC00FFC00FFC007FE007",
      INIT_62 => X"FE00FFC01FF803FF007FE00FFC00FF801FF803FF003FE007FE007FC00FFC00FF",
      INIT_63 => X"E007FC01FF007FC01FF003FE00FF803FF007FC00FF803FF007FC00FF803FF007",
      INIT_64 => X"3FE01FF007F803FE00FF807FC01FF007FC01FF00FF803FE00FF803FE00FF803F",
      INIT_65 => X"3FC01FE01FF00FF807FC03FE01FF00FF807FC03FE01FF007F803FC01FF00FF80",
      INIT_66 => X"F00FF00FF00FF00FF807F807F807F803FC03FC03FE01FE01FF00FF007F807FC0",
      INIT_67 => X"FF00FE01FE01FC03FC03FC07F807F807F807F00FF00FF00FF00FF00FF00FF00F",
      INIT_68 => X"FC03F80FF01FE03FC07F80FF01FE01FC03F807F00FF01FE01FC03FC07F807F00",
      INIT_69 => X"01FC07F01FE03F80FE01FC07F00FE03FC07F01FE03F807F01FE03FC07F00FE01",
      INIT_6A => X"E03F81FC07F01FC07F01FC07F01FC07F01FC07F01FC07F01FE03F80FE03F80FF",
      INIT_6B => X"80FE07F01F80FE07F01FC0FE03F81FC07F03F80FE03F01FC07F01F80FE03F80F",
      INIT_6C => X"3F81FC0FE07E03F01F80FC07E03F01F80FE07F03F81FC07E03F01FC0FE07F01F",
      INIT_6D => X"03F03F03F81F81FC0FC07E07E03F03F81F80FC0FE07E03F03F81FC0FC07E03F0",
      INIT_6E => X"07E07E07E07E07E07E07E07F03F03F03F03F01F81F81F81FC0FC0FC0FE07E07E",
      INIT_6F => X"FC0FC0F81F81F81F81F03F03F03F03F03E07E07E07E07E07E07E07E07E07E07E",
      INIT_70 => X"0F81F83F03E07E0FC0F81F81F03F03E07E07C0FC0F81F81F03F03F07E07E07C0",
      INIT_71 => X"1F03E07C0FC1F83F07E0FC1F81F03E07C0FC1F83F07E07C0FC1F83F03E07E0FC",
      INIT_72 => X"F07C0F81F07E0F81F03E0FC1F83F07C0F81F03E0FC1F83F07E0FC1F03E07C0F8",
      INIT_73 => X"FC1F07E0F83F07C1F83E0FC1F03E0F81F07E0F83F07C0F83F07C0F83F07C0F83",
      INIT_74 => X"E0FC1F07C1F07E0F83E0F81F07C1F07E0F83E0FC1F07C0F83E0FC1F07C0F83E0",
      INIT_75 => X"3E0F83E0F83E0F83E0F83E0F83E0F83E0F83F07C1F07C1F07C1F07E0F83E0F83",
      INIT_76 => X"F83E0F83E1F07C1F07C1F07C1F0783E0F83E0F83E0F83E0F83E0F83E0F83E0F8",
      INIT_77 => X"1F07C1E0F83E0F07C1F0783E0F83E1F07C1F07C3E0F83E0F87C1F07C1F0783E0",
      INIT_78 => X"7C3E0F87C1F0F83E1F07C1E0F83C1F07C3E0F83C1F07C3E0F83C1F07C3E0F83C",
      INIT_79 => X"3E1F07C3E0F07C3E0F87C1E0F87C1F0F83C1F0783E0F07C3E0F87C1F0F83E1F0",
      INIT_7A => X"C3E1F0783E1F0783E1F0783E1F0F83C1F0F83C1F0F83C1F0F83E1F0783E1F078",
      INIT_7B => X"0F0783E1F0F83C1E0F87C3E0F0783E1F0783C1F0F83C1E0F87C1E0F07C3E0F07",
      INIT_7C => X"1E0F07C3E1F0783C1E0F87C3E1F0783C1F0F87C3E0F0783E1F0F83C1E0F87C3E",
      INIT_7D => X"1F0F83C1E0F0783E1F0F87C3E0F0783C1F0F87C3E1F0783C1E0F87C3E1F0F83C",
      INIT_7E => X"0783C1E0F87C3E1F0F87C1E0F0783C1E0F87C3E1F0F87C1E0F0783C1F0F87C3E",
      INIT_7F => X"C3E1F0783C1E0F0783E1F0F87C3E1F0F83C1E0F0783C1F0F87C3E1F0F83C1E0F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(5),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"000001FFFFFFFFFFFFFF00000000000000000000000000000000000000000000",
      INIT_49 => X"C00000000000007FFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFE00000000",
      INIT_4A => X"FFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF",
      INIT_4B => X"000000000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFF80000000000007F",
      INIT_4C => X"03FFFFFFFFFFFC000000000001FFFFFFFFFFFE0000000000007FFFFFFFFFFFC0",
      INIT_4D => X"FFFFFFC000000000007FFFFFFFFFFE000000000001FFFFFFFFFFFC0000000000",
      INIT_4E => X"FFE00000000000FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFF",
      INIT_4F => X"FE00000000003FFFFFFFFFF80000000000FFFFFFFFFFE00000000001FFFFFFFF",
      INIT_50 => X"FFFC0000000001FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFF",
      INIT_51 => X"FFFFFFFE0000000003FFFFFFFFF80000000007FFFFFFFFF80000000003FFFFFF",
      INIT_52 => X"00001FFFFFFFFF0000000003FFFFFFFFF0000000003FFFFFFFFF8000000000FF",
      INIT_53 => X"FFFFC000000003FFFFFFFFC000000001FFFFFFFFE000000000FFFFFFFFF80000",
      INIT_54 => X"0000000FFFFFFFFE000000007FFFFFFFF000000001FFFFFFFFE000000003FFFF",
      INIT_55 => X"0003FFFFFFFE000000007FFFFFFFC00000000FFFFFFFF800000001FFFFFFFFC0",
      INIT_56 => X"000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF000000007FFFFFFFC0000",
      INIT_57 => X"000007FFFFFFF00000003FFFFFFF80000000FFFFFFFE00000003FFFFFFF80000",
      INIT_58 => X"FFE0000000FFFFFFF80000003FFFFFFF00000007FFFFFFE00000007FFFFFFE00",
      INIT_59 => X"000FFFFFFE0000001FFFFFFE0000000FFFFFFF0000000FFFFFFF80000003FFFF",
      INIT_5A => X"FFFFFE0000003FFFFFF0000001FFFFFFC0000003FFFFFF8000000FFFFFFF0000",
      INIT_5B => X"FFFFC000000FFFFFFC000001FFFFFF8000001FFFFFF8000000FFFFFFC000000F",
      INIT_5C => X"FFFFFF8000007FFFFFC000003FFFFFE000000FFFFFF8000003FFFFFF0000007F",
      INIT_5D => X"00003FFFFF8000007FFFFF000000FFFFFF000000FFFFFF000000FFFFFF000000",
      INIT_5E => X"FFFFF800000FFFFFE000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC0",
      INIT_5F => X"FFFC00000FFFFF800001FFFFF800003FFFFF000003FFFFF000001FFFFF800001",
      INIT_60 => X"FFFFC00003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE000007F",
      INIT_61 => X"000FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFF00000FFFFF800007",
      INIT_62 => X"FFFF00001FFFFC00007FFFF00000FFFFE00003FFFFC00007FFFF80000FFFFF00",
      INIT_63 => X"FFF80001FFFF80001FFFFC0000FFFFC00007FFFF00003FFFF80000FFFFC00007",
      INIT_64 => X"3FFFE00007FFFC0000FFFF80001FFFF80001FFFF00003FFFF00003FFFF00003F",
      INIT_65 => X"C0001FFFE0000FFFF80003FFFE0000FFFF80003FFFE00007FFFC0001FFFF0000",
      INIT_66 => X"000FFFF0000FFFF00007FFF80007FFFC0003FFFC0001FFFE0000FFFF80007FFF",
      INIT_67 => X"0000FFFE0001FFFC0003FFF80007FFF80007FFF0000FFFF0000FFFF0000FFFF0",
      INIT_68 => X"FFFC000FFFE0003FFF8000FFFE0001FFFC0007FFF0001FFFE0003FFF80007FFF",
      INIT_69 => X"FE0007FFE0003FFF0001FFF8000FFFC0007FFE0003FFF8001FFFC0007FFF0001",
      INIT_6A => X"FFC001FFF8001FFF8001FFF8001FFF8001FFF8001FFF8001FFFC000FFFC000FF",
      INIT_6B => X"00FFF8001FFF0007FFE000FFFC001FFF8003FFF0003FFE0007FFE000FFFC000F",
      INIT_6C => X"3FFE000FFF8003FFE000FFF8003FFE000FFF8003FFE0007FFC001FFF0007FFE0",
      INIT_6D => X"03FFC003FFE001FFF0007FF8003FFC001FFF000FFF8003FFC001FFF0007FFC00",
      INIT_6E => X"F8007FF8007FF8007FF8007FFC003FFC003FFE001FFE001FFF000FFF0007FF80",
      INIT_6F => X"000FFF001FFE001FFE003FFC003FFC003FF8007FF8007FF8007FF8007FF8007F",
      INIT_70 => X"F001FFC003FF800FFF001FFE003FFC007FF800FFF001FFE003FFC007FF8007FF",
      INIT_71 => X"1FFC007FF001FFC007FF001FFE003FF800FFE003FF8007FF001FFC003FF800FF",
      INIT_72 => X"FF800FFE007FF001FFC00FFE003FF800FFE003FF001FFC007FF001FFC007FF00",
      INIT_73 => X"FFE007FF003FF801FFC00FFE003FF001FF800FFC007FF003FF800FFC007FF003",
      INIT_74 => X"00FFE007FE007FF003FF001FF801FF800FFC00FFE007FF003FF001FF800FFC00",
      INIT_75 => X"3FF003FF003FF003FF003FF003FF003FF003FF801FF801FF801FF800FFC00FFC",
      INIT_76 => X"FFC00FFC01FF801FF801FF801FF803FF003FF003FF003FF003FF003FF003FF00",
      INIT_77 => X"1FF801FF003FF007FE007FC00FFC01FF801FF803FF003FF007FE007FE007FC00",
      INIT_78 => X"803FF007FE00FFC01FF801FF003FE007FC00FFC01FF803FF003FE007FC00FFC0",
      INIT_79 => X"3FE007FC00FF803FF007FE00FF801FF003FE007FC00FF803FF007FE00FFC01FF",
      INIT_7A => X"FC01FF803FE007FC01FF803FE00FFC01FF003FE00FFC01FF003FE007FC01FF80",
      INIT_7B => X"F007FC01FF003FE00FF803FF007FC01FF803FE00FFC01FF007FE00FF803FF007",
      INIT_7C => X"E00FF803FE007FC01FF007FC01FF803FE00FF803FF007FC01FF003FE00FF803F",
      INIT_7D => X"E00FFC01FF007FC01FF007FC00FF803FE00FF803FE007FC01FF007FC01FF003F",
      INIT_7E => X"F803FE00FF803FE00FF801FF007FC01FF007FC01FF007FE00FF803FE00FF803F",
      INIT_7F => X"FC01FF803FE00FF803FE00FF803FE00FFC01FF007FC01FF007FC01FF003FE00F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(6),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_4A => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_4B => X"FFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_4F => X"0000000000003FFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000",
      INIT_51 => X"000000000000000003FFFFFFFFFFFFFFFFFFF800000000000000000003FFFFFF",
      INIT_52 => X"00001FFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFF00",
      INIT_53 => X"FFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFF00000000000000",
      INIT_54 => X"FFFFFFF000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFF",
      INIT_55 => X"FFFC00000000000000007FFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFF",
      INIT_56 => X"FFF0000000000000000FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFF",
      INIT_57 => X"FFFFF8000000000000003FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFF000000000000003FFFFFFFFFFFFFF8000000000000007FFFFFFFFF",
      INIT_59 => X"000FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF000000000000003FFFF",
      INIT_5A => X"0000000000003FFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000000",
      INIT_5B => X"FFFFFFFFFFF0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF0",
      INIT_5C => X"0000000000007FFFFFFFFFFFC000000000000FFFFFFFFFFFFC0000000000007F",
      INIT_5D => X"00003FFFFFFFFFFF800000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFF000000000007FFFFFFFFFFE000000000007FFFFFFFFFFE0000000",
      INIT_5F => X"FFFFFFFFF00000000001FFFFFFFFFFC00000000003FFFFFFFFFFE00000000001",
      INIT_60 => X"FFFFFFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFC00000000007F",
      INIT_61 => X"000FFFFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFFFFFF00000000007",
      INIT_62 => X"000000001FFFFFFFFF8000000000FFFFFFFFFC0000000007FFFFFFFFF0000000",
      INIT_63 => X"FFFFFFFE000000001FFFFFFFFF0000000007FFFFFFFFC000000000FFFFFFFFF8",
      INIT_64 => X"C000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFFC000000003F",
      INIT_65 => X"00001FFFFFFFF000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF",
      INIT_66 => X"000FFFFFFFF000000007FFFFFFF800000003FFFFFFFE00000000FFFFFFFF8000",
      INIT_67 => X"0000FFFFFFFE00000003FFFFFFF800000007FFFFFFF00000000FFFFFFFF00000",
      INIT_68 => X"0000000FFFFFFFC0000000FFFFFFFE00000007FFFFFFE00000003FFFFFFF8000",
      INIT_69 => X"FFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE00000007FFFFFFE",
      INIT_6A => X"000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000001FFFFFFF0000000FF",
      INIT_6B => X"00FFFFFFE0000007FFFFFF0000001FFFFFFC0000003FFFFFF8000000FFFFFFF0",
      INIT_6C => X"3FFFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFF8000001FFFFFF80000",
      INIT_6D => X"03FFFFFC000001FFFFFF8000003FFFFFE000000FFFFFFC000001FFFFFF800000",
      INIT_6E => X"00007FFFFF8000007FFFFF8000003FFFFFC000001FFFFFE000000FFFFFF80000",
      INIT_6F => X"FFF000001FFFFFE000003FFFFFC000003FFFFF8000007FFFFF8000007FFFFF80",
      INIT_70 => X"0001FFFFFC00000FFFFFE000003FFFFF800000FFFFFE000003FFFFF8000007FF",
      INIT_71 => X"1FFFFF800001FFFFF800001FFFFFC00000FFFFFC000007FFFFE000003FFFFF00",
      INIT_72 => X"FFFFF000007FFFFE00000FFFFFC00000FFFFFC00001FFFFF800001FFFFF80000",
      INIT_73 => X"FFFFF800003FFFFE00000FFFFFC00001FFFFF000007FFFFC00000FFFFF800003",
      INIT_74 => X"00FFFFF800007FFFFC00001FFFFE00000FFFFF000007FFFFC00001FFFFF00000",
      INIT_75 => X"C00003FFFFC00003FFFFC00003FFFFC00003FFFFE00001FFFFE00000FFFFF000",
      INIT_76 => X"FFFFF00001FFFFE00001FFFFE00003FFFFC00003FFFFC00003FFFFC00003FFFF",
      INIT_77 => X"E00001FFFFC00007FFFF80000FFFFE00001FFFFC00003FFFF800007FFFF80000",
      INIT_78 => X"003FFFF80000FFFFE00001FFFFC00007FFFF00001FFFFC00003FFFF80000FFFF",
      INIT_79 => X"3FFFF80000FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80000FFFFE00",
      INIT_7A => X"FFFE00003FFFF80001FFFFC0000FFFFE00003FFFF00001FFFFC00007FFFE0000",
      INIT_7B => X"FFF80001FFFFC0000FFFFC00007FFFE00003FFFF00001FFFF80000FFFFC00007",
      INIT_7C => X"FFF00003FFFF80001FFFF80001FFFFC0000FFFFC00007FFFE00003FFFF00003F",
      INIT_7D => X"FFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003F",
      INIT_7E => X"FFFC0000FFFFC0000FFFFE00007FFFE00007FFFE00007FFFF00003FFFF00003F",
      INIT_7F => X"FFFE00003FFFF00003FFFF00003FFFF00001FFFF80001FFFF80001FFFFC0000F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(7),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"FFFFFE0000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000003FFFFFF",
      INIT_52 => X"FFFFE00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_55 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_56 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_57 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_58 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_59 => X"FFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_5A => X"FFFFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFF",
      INIT_5C => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007F",
      INIT_5D => X"FFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFF",
      INIT_5F => X"00000000000000000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000001",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFF80",
      INIT_61 => X"FFF00000000000000000001FFFFFFFFFFFFFFFFFFFE000000000000000000007",
      INIT_62 => X"000000001FFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFF0000000000",
      INIT_64 => X"FFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000003F",
      INIT_65 => X"FFFFE00000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFF",
      INIT_66 => X"FFF00000000000000007FFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFF",
      INIT_67 => X"FFFF0000000000000003FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFF000000000000000FFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC000000000000007FFFFFFF",
      INIT_6A => X"000001FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE00000000000000FF",
      INIT_6B => X"FF00000000000007FFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000",
      INIT_6C => X"3FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFF",
      INIT_6D => X"FC000000000001FFFFFFFFFFFFC000000000000FFFFFFFFFFFFE000000000000",
      INIT_6E => X"00007FFFFFFFFFFF8000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFE000000000003FFFFFFFFFFFC000000000007FFFFFFFFFFF80000000",
      INIT_70 => X"FFFE00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFFC000000000007FF",
      INIT_71 => X"E00000000001FFFFFFFFFFE00000000000FFFFFFFFFFF800000000003FFFFFFF",
      INIT_72 => X"00000000007FFFFFFFFFF00000000000FFFFFFFFFFE00000000001FFFFFFFFFF",
      INIT_73 => X"00000000003FFFFFFFFFF00000000001FFFFFFFFFF80000000000FFFFFFFFFFC",
      INIT_74 => X"FF00000000007FFFFFFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF",
      INIT_75 => X"FFFFFC0000000003FFFFFFFFFC0000000003FFFFFFFFFE0000000000FFFFFFFF",
      INIT_76 => X"FFFFFFFFFE0000000001FFFFFFFFFC0000000003FFFFFFFFFC0000000003FFFF",
      INIT_77 => X"000001FFFFFFFFF8000000000FFFFFFFFFE0000000003FFFFFFFFF8000000000",
      INIT_78 => X"FFC000000000FFFFFFFFFE0000000007FFFFFFFFE0000000003FFFFFFFFF0000",
      INIT_79 => X"3FFFFFFFFF0000000007FFFFFFFFE0000000007FFFFFFFFC000000000FFFFFFF",
      INIT_7A => X"000000003FFFFFFFFE000000000FFFFFFFFFC000000001FFFFFFFFF800000000",
      INIT_7B => X"FFFFFFFE000000000FFFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF8",
      INIT_7C => X"00000003FFFFFFFFE000000001FFFFFFFFF0000000007FFFFFFFFC000000003F",
      INIT_7D => X"FFFFFFFE000000001FFFFFFFFF000000000FFFFFFFFF8000000007FFFFFFFFC0",
      INIT_7E => X"00000000FFFFFFFFF0000000007FFFFFFFF8000000007FFFFFFFFC000000003F",
      INIT_7F => X"FFFFFFFFC000000003FFFFFFFFC000000001FFFFFFFFE000000001FFFFFFFFF0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_8_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(8),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_4C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_4F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_52 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_5C => X"FFFFFFFFFFFF800000000000000000000000000000000000000000000000007F",
      INIT_5D => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000001",
      INIT_60 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_62 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000003F",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000007FFFFFFF",
      INIT_6A => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FF",
      INIT_6B => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_6C => X"C00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_6D => X"FFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"00007FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFF",
      INIT_6F => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_71 => X"000000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFF",
      INIT_72 => X"FFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_73 => X"00000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_75 => X"0000000000000003FFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFC0000",
      INIT_77 => X"FFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFC0000000000000000000",
      INIT_78 => X"000000000000FFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFF",
      INIT_79 => X"3FFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFF0000000",
      INIT_7A => X"FFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_7B => X"00000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFF",
      INIT_7C => X"00000003FFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFC0",
      INIT_7D => X"FFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFF80000000000",
      INIT_7E => X"FFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFF8000000000000000003F",
      INIT_7F => X"000000000000000003FFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_9_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(9),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\ratio_x_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ratio_x_reg[15]_i_2_n_0\,
      I1 => position(17),
      I2 => position(16),
      I3 => position(19),
      I4 => position(18),
      I5 => \ratio_x_reg[15]_i_3_n_0\,
      O => ratio_x_reg
    );
\ratio_x_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => position(28),
      I1 => position(29),
      I2 => position(26),
      I3 => position(27),
      I4 => position(31),
      I5 => position(30),
      O => \ratio_x_reg[15]_i_2_n_0\
    );
\ratio_x_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => position(22),
      I1 => position(23),
      I2 => position(20),
      I3 => position(21),
      I4 => position(25),
      I5 => position(24),
      O => \ratio_x_reg[15]_i_3_n_0\
    );
\ratio_x_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(0),
      Q => \ratio_x_reg_reg_n_0_[0]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(0),
      Q => \ratio_x_reg_reg[0]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(0),
      Q => \ratio_x_reg_reg[0]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(10),
      Q => \ratio_x_reg_reg_n_0_[10]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[10]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(10),
      Q => \ratio_x_reg_reg[10]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[10]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(10),
      Q => \ratio_x_reg_reg[10]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(11),
      Q => \ratio_x_reg_reg_n_0_[11]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[11]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(11),
      Q => \ratio_x_reg_reg[11]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[11]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(11),
      Q => \ratio_x_reg_reg[11]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(12),
      Q => \ratio_x_reg_reg_n_0_[12]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[12]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(12),
      Q => \ratio_x_reg_reg[12]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[12]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(12),
      Q => \ratio_x_reg_reg[12]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(13),
      Q => \ratio_x_reg_reg_n_0_[13]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[13]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(13),
      Q => \ratio_x_reg_reg[13]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[13]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(13),
      Q => \ratio_x_reg_reg[13]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(14),
      Q => \ratio_x_reg_reg_n_0_[14]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[14]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(14),
      Q => \ratio_x_reg_reg[14]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[14]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(14),
      Q => \ratio_x_reg_reg[14]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(15),
      Q => \ratio_x_reg_reg_n_0_[15]\,
      R => ratio_x_reg
    );
\ratio_x_reg_reg[15]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(15),
      Q => \ratio_x_reg_reg[15]_rep_n_0\,
      R => ratio_x_reg
    );
\ratio_x_reg_reg[15]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(15),
      Q => \ratio_x_reg_reg[15]_rep__0_n_0\,
      R => ratio_x_reg
    );
\ratio_x_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(1),
      Q => \ratio_x_reg_reg_n_0_[1]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(1),
      Q => \ratio_x_reg_reg[1]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[1]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(1),
      Q => \ratio_x_reg_reg[1]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(2),
      Q => \ratio_x_reg_reg_n_0_[2]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(2),
      Q => \ratio_x_reg_reg[2]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[2]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(2),
      Q => \ratio_x_reg_reg[2]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(3),
      Q => \ratio_x_reg_reg_n_0_[3]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(3),
      Q => \ratio_x_reg_reg[3]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[3]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(3),
      Q => \ratio_x_reg_reg[3]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(4),
      Q => \ratio_x_reg_reg_n_0_[4]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(4),
      Q => \ratio_x_reg_reg[4]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[4]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(4),
      Q => \ratio_x_reg_reg[4]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(5),
      Q => \ratio_x_reg_reg_n_0_[5]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[5]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(5),
      Q => \ratio_x_reg_reg[5]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[5]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(5),
      Q => \ratio_x_reg_reg[5]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(6),
      Q => \ratio_x_reg_reg_n_0_[6]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[6]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(6),
      Q => \ratio_x_reg_reg[6]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[6]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(6),
      Q => \ratio_x_reg_reg[6]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(7),
      Q => \ratio_x_reg_reg_n_0_[7]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[7]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(7),
      Q => \ratio_x_reg_reg[7]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[7]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(7),
      Q => \ratio_x_reg_reg[7]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(8),
      Q => \ratio_x_reg_reg_n_0_[8]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[8]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(8),
      Q => \ratio_x_reg_reg[8]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[8]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(8),
      Q => \ratio_x_reg_reg[8]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(9),
      Q => \ratio_x_reg_reg_n_0_[9]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[9]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(9),
      Q => \ratio_x_reg_reg[9]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[9]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(9),
      Q => \ratio_x_reg_reg[9]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(0),
      Q => ratio_z_reg(0),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(0),
      Q => \ratio_z_reg_reg[0]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(0),
      Q => \ratio_z_reg_reg[0]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(10),
      Q => ratio_z_reg(10),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[10]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(10),
      Q => \ratio_z_reg_reg[10]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[10]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(10),
      Q => \ratio_z_reg_reg[10]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(11),
      Q => ratio_z_reg(11),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[11]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(11),
      Q => \ratio_z_reg_reg[11]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[11]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(11),
      Q => \ratio_z_reg_reg[11]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(12),
      Q => ratio_z_reg(12),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[12]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(12),
      Q => \ratio_z_reg_reg[12]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[12]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(12),
      Q => \ratio_z_reg_reg[12]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(13),
      Q => ratio_z_reg(13),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[13]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(13),
      Q => \ratio_z_reg_reg[13]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[13]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(13),
      Q => \ratio_z_reg_reg[13]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(14),
      Q => ratio_z_reg(14),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[14]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(14),
      Q => \ratio_z_reg_reg[14]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[14]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(14),
      Q => \ratio_z_reg_reg[14]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(15),
      Q => ratio_z_reg(15),
      R => ratio_x_reg
    );
\ratio_z_reg_reg[15]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(15),
      Q => \ratio_z_reg_reg[15]_rep_n_0\,
      R => ratio_x_reg
    );
\ratio_z_reg_reg[15]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(15),
      Q => \ratio_z_reg_reg[15]_rep__0_n_0\,
      R => ratio_x_reg
    );
\ratio_z_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(1),
      Q => ratio_z_reg(1),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(1),
      Q => \ratio_z_reg_reg[1]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[1]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(1),
      Q => \ratio_z_reg_reg[1]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(2),
      Q => ratio_z_reg(2),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(2),
      Q => \ratio_z_reg_reg[2]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[2]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(2),
      Q => \ratio_z_reg_reg[2]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(3),
      Q => ratio_z_reg(3),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(3),
      Q => \ratio_z_reg_reg[3]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[3]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(3),
      Q => \ratio_z_reg_reg[3]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(4),
      Q => ratio_z_reg(4),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(4),
      Q => \ratio_z_reg_reg[4]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[4]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(4),
      Q => \ratio_z_reg_reg[4]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(5),
      Q => ratio_z_reg(5),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[5]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(5),
      Q => \ratio_z_reg_reg[5]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[5]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(5),
      Q => \ratio_z_reg_reg[5]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(6),
      Q => ratio_z_reg(6),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[6]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(6),
      Q => \ratio_z_reg_reg[6]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[6]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(6),
      Q => \ratio_z_reg_reg[6]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(7),
      Q => ratio_z_reg(7),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[7]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(7),
      Q => \ratio_z_reg_reg[7]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[7]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(7),
      Q => \ratio_z_reg_reg[7]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(8),
      Q => ratio_z_reg(8),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[8]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(8),
      Q => \ratio_z_reg_reg[8]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[8]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(8),
      Q => \ratio_z_reg_reg[8]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(9),
      Q => ratio_z_reg(9),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[9]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(9),
      Q => \ratio_z_reg_reg[9]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[9]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(9),
      Q => \ratio_z_reg_reg[9]_rep__0_n_0\,
      S => ratio_x_reg
    );
\tilt_pulse_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(0),
      Q => tilt_pulse_count(0)
    );
\tilt_pulse_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(10),
      Q => tilt_pulse_count(10)
    );
\tilt_pulse_count_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(11),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(11)
    );
\tilt_pulse_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(12),
      Q => tilt_pulse_count(12)
    );
\tilt_pulse_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(13),
      Q => tilt_pulse_count(13)
    );
\tilt_pulse_count_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(14),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(14)
    );
\tilt_pulse_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(15),
      Q => tilt_pulse_count(15)
    );
\tilt_pulse_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(16),
      Q => tilt_pulse_count(16)
    );
\tilt_pulse_count_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(17),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(17)
    );
\tilt_pulse_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(1),
      Q => tilt_pulse_count(1)
    );
\tilt_pulse_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(2),
      Q => tilt_pulse_count(2)
    );
\tilt_pulse_count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(18),
      Q => tilt_pulse_count(31)
    );
\tilt_pulse_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(3),
      Q => tilt_pulse_count(3)
    );
\tilt_pulse_count_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(4),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(4)
    );
\tilt_pulse_count_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(5),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(5)
    );
\tilt_pulse_count_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(6),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(6)
    );
\tilt_pulse_count_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(7),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(7)
    );
\tilt_pulse_count_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(8),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(8)
    );
\tilt_pulse_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(9),
      Q => tilt_pulse_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
  port (
    pwm_pan : out STD_LOGIC;
    pwm_tilt : out STD_LOGIC;
    position : in STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    coord_valid : in STD_LOGIC;
    rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
begin
u0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proportional_controller_pwm
     port map (
      clk => clk,
      coord_valid => coord_valid,
      position(47 downto 0) => position(47 downto 0),
      pwm_pan => pwm_pan,
      pwm_tilt => pwm_tilt,
      rst_n => rst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    position : in STD_LOGIC_VECTOR ( 47 downto 0 );
    coord_valid : in STD_LOGIC;
    pwm_pan : out STD_LOGIC;
    pwm_tilt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "parser_proportional_control_0_0,top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top
     port map (
      clk => clk,
      coord_valid => coord_valid,
      position(47 downto 0) => position(47 downto 0),
      pwm_pan => pwm_pan,
      pwm_tilt => pwm_tilt,
      rst_n => rst_n
    );
end STRUCTURE;
