// Seed: 3901346946
module module_0 #(
    parameter id_2 = 32'd52
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  wire ["" : id_2] id_3;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd24,
    parameter id_6 = 32'd0
) (
    output supply1 id_0,
    output uwire id_1,
    input tri1 _id_2,
    input wor id_3
);
  reg [1 : id_2  **  id_2] id_5;
  logic [-1 'b0 : -1] _id_6 = -1;
  for (id_7 = -1; id_5; id_7 = 1) begin : LABEL_0
    tri0 id_8 = {-1'b0 & id_6, 1'b0};
  end
  wire id_9;
  module_0 modCall_1 (id_9);
  logic [1  &  ~  1  -  id_6  &  -1 : -1 'b0 == ""] id_10;
  ;
  wire id_11;
  initial begin : LABEL_1
    id_5 <= id_2;
  end
endmodule
