
---------- Begin Simulation Statistics ----------
final_tick                                78955040500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694716                       # Number of bytes of host memory used
host_op_rate                                   262420                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   381.82                       # Real time elapsed on the host
host_tick_rate                              206787613                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078955                       # Number of seconds simulated
sim_ticks                                 78955040500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615669                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095571                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103656                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728261                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478363                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65359                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.579101                       # CPI: cycles per instruction
system.cpu.discardedOps                        190029                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609058                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402671                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001142                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25937029                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.633272                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        157910081                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       131973052                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       319444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          364                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       641355                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            364                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49630                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26537                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79201                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79201                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30098                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       294765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 294765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109299                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109299    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109299                       # Request fanout histogram
system.membus.respLayer1.occupancy         1019902750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           607667500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            138802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       336423                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           183110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          183109                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       138382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       962426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                963266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     77860352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77914112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76531                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6352640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           398443                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033476                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 397996     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    447      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             398443                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          894263500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         803729995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               212592                       # number of demand (read+write) hits
system.l2.demand_hits::total                   212608                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              212592                       # number of overall hits
system.l2.overall_hits::total                  212608                       # number of overall hits
system.l2.demand_misses::.cpu.inst                404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108900                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109304                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               404                       # number of overall misses
system.l2.overall_misses::.cpu.data            108900                       # number of overall misses
system.l2.overall_misses::total                109304                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34801500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9799819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9834621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34801500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9799819500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9834621000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           321492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               321912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          321492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              321912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.961905                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.338733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.339546                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.961905                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.338733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.339546                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86142.326733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89989.159780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89974.941448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86142.326733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89989.159780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89974.941448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49630                       # number of writebacks
system.l2.writebacks::total                     49630                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109299                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109299                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30761500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8710523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8741284500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30761500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8710523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8741284500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.961905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.338718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.339531                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.961905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.338718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.339531                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76142.326733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79990.109739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79975.887245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76142.326733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79990.109739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79975.887245                       # average overall mshr miss latency
system.l2.replacements                          76531                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       286793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           286793                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       286793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       286793                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            103909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103909                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79201                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7254786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7254786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        183110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            183110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.432532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.432532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91599.676772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91599.676772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6462776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6462776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.432532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.432532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81599.676772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81599.676772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34801500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34801500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.961905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.961905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86142.326733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86142.326733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30761500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30761500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.961905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76142.326733                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76142.326733                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        108683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            108683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2545033500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2545033500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       138382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        138382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.214616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.214616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85694.248965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85694.248965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29694                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29694                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2247747000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2247747000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.214580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.214580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75697.009497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75697.009497                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31552.278175                       # Cycle average of tags in use
system.l2.tags.total_refs                      641268                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.867099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        65.031005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31487.247170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2869                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29896                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5239483                       # Number of tag accesses
system.l2.tags.data_accesses                  5239483                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13938560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13990272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6352640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6352640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          108895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49630                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            654955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         176537937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             177192892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       654955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           654955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80458954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80458954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80458954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           654955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        176537937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            257651847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     99260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    217780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004962299500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6060                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6060                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              386358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109299                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49630                       # Number of write requests accepted
system.mem_ctrls.readBursts                    218598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99260                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3834079000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1092940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7932604000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17540.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36290.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   185565                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                218598                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    442.934019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.707803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.782419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1095      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24477     53.30%     55.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2118      4.61%     60.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1112      2.42%     62.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1034      2.25%     64.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1252      2.73%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1394      3.04%     70.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          752      1.64%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12688     27.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45922                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.050825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.110242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.816452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6056     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6060                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.355092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.828795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4978     82.15%     82.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.08%     82.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1022     16.86%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.17%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.56%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.17%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6060                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13989632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6350784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13990272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6352640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       177.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    177.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78777562000                       # Total gap between requests
system.mem_ctrls.avgGap                     495677.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13937920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6350784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 654955.018356301123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 176529831.556479275227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 80435447.310042217374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       217790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        99260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26384000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7906220000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1696445416500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32653.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36302.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17090927.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            162513540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86377995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           778017240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          256855320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6232449600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14654721660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17977917600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40148852955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.502721                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46568086000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2636400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29750554500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            165369540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87895995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           782701080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6232449600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14848694940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17814571680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40192813335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.059499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46141761500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2636400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30176879000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050101                       # number of overall hits
system.cpu.icache.overall_hits::total         8050101                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36048000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36048000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36048000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36048000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050521                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85828.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85828.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85828.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85828.571429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35628000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35628000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84828.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84828.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84828.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84828.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36048000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36048000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85828.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85828.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35628000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84828.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84828.571429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.930167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19167.907143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.930167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.171841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.171841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16101462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16101462                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51718943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51718943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51719540                       # number of overall hits
system.cpu.dcache.overall_hits::total        51719540                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       352494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       360316                       # number of overall misses
system.cpu.dcache.overall_misses::total        360316                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14954101500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14954101500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14954101500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14954101500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079856                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079856                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006769                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006769                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006919                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006919                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42423.705084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42423.705084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41502.740650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41502.740650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       286793                       # number of writebacks
system.cpu.dcache.writebacks::total            286793                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        34957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34957                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34957                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34957                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       317537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       317537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       321492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       321492                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12191390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12191390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12522847500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12522847500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006173                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006173                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38393.604525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38393.604525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38952.283416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38952.283416                       # average overall mshr miss latency
system.cpu.dcache.replacements                 319443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40984634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40984634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       136711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3858719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3858719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28225.376890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28225.376890                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       134427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       134427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3569628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3569628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26554.397554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26554.397554                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10734309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10734309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11095382000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11095382000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51419.166477                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51419.166477                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32673                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32673                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       183110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       183110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8621762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8621762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47085.151002                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47085.151002                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    331457500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    331457500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83807.206068                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83807.206068                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2007.494786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52041107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            321491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.874227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2007.494786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          712                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1091                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104481355                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104481355                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  78955040500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
