// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module render_2d_render_2d_Pipeline_clear_tile_y_clear_tile_x (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tile_fb_V_address0,
        tile_fb_V_ce0,
        tile_fb_V_we0,
        tile_fb_V_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] tile_fb_V_address0;
output   tile_fb_V_ce0;
output   tile_fb_V_we0;
output  [31:0] tile_fb_V_d0;

reg ap_idle;
reg tile_fb_V_ce0;
reg tile_fb_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln172_fu_80_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] zext_ln178_fu_142_p1;
reg   [5:0] l_fu_36;
wire   [5:0] add_ln174_fu_147_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_l_load;
reg   [5:0] k_1_fu_40;
wire   [5:0] select_ln172_1_fu_118_p3;
reg   [5:0] ap_sig_allocacmp_k_1_load;
reg   [10:0] indvar_flatten_fu_44;
wire   [10:0] add_ln172_fu_86_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [0:0] icmp_ln174_fu_98_p2;
wire   [5:0] add_ln172_1_fu_112_p2;
wire   [5:0] select_ln172_fu_104_p3;
wire   [4:0] trunc_ln172_fu_126_p1;
wire   [4:0] trunc_ln178_fu_130_p1;
wire   [9:0] add_ln3_fu_134_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

render_2d_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln172_fu_80_p2 == 1'd0)) begin
            indvar_flatten_fu_44 <= add_ln172_fu_86_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_44 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln172_fu_80_p2 == 1'd0)) begin
            k_1_fu_40 <= select_ln172_1_fu_118_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            k_1_fu_40 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln172_fu_80_p2 == 1'd0)) begin
            l_fu_36 <= add_ln174_fu_147_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            l_fu_36 <= 6'd0;
        end
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln172_fu_80_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_44;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_k_1_load = 6'd0;
    end else begin
        ap_sig_allocacmp_k_1_load = k_1_fu_40;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_l_load = 6'd0;
    end else begin
        ap_sig_allocacmp_l_load = l_fu_36;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        tile_fb_V_ce0 = 1'b1;
    end else begin
        tile_fb_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln172_fu_80_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        tile_fb_V_we0 = 1'b1;
    end else begin
        tile_fb_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln172_1_fu_112_p2 = (ap_sig_allocacmp_k_1_load + 6'd1);

assign add_ln172_fu_86_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln174_fu_147_p2 = (select_ln172_fu_104_p3 + 6'd1);

assign add_ln3_fu_134_p3 = {{trunc_ln172_fu_126_p1}, {trunc_ln178_fu_130_p1}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln172_fu_80_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_98_p2 = ((ap_sig_allocacmp_l_load == 6'd32) ? 1'b1 : 1'b0);

assign select_ln172_1_fu_118_p3 = ((icmp_ln174_fu_98_p2[0:0] == 1'b1) ? add_ln172_1_fu_112_p2 : ap_sig_allocacmp_k_1_load);

assign select_ln172_fu_104_p3 = ((icmp_ln174_fu_98_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_l_load);

assign tile_fb_V_address0 = zext_ln178_fu_142_p1;

assign tile_fb_V_d0 = 32'd0;

assign trunc_ln172_fu_126_p1 = select_ln172_1_fu_118_p3[4:0];

assign trunc_ln178_fu_130_p1 = select_ln172_fu_104_p3[4:0];

assign zext_ln178_fu_142_p1 = add_ln3_fu_134_p3;

endmodule //render_2d_render_2d_Pipeline_clear_tile_y_clear_tile_x
