// Seed: 2402801940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  assign module_1.id_22 = 0;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
macromodule module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    output wire id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wand id_8#(
        .id_27(1),
        .id_28(1),
        .id_29(-1'b0 & -1)
    ),
    input tri id_9,
    input tri0 id_10,
    output wor id_11
    , id_30,
    output supply0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply0 id_15
    , id_31,
    input uwire id_16,
    output wand id_17,
    input tri0 id_18,
    input uwire id_19,
    input wire id_20,
    input wor id_21,
    input supply1 id_22,
    output wand id_23,
    output wire id_24,
    input tri0 id_25
);
  assign id_15 = {1 & ((~-1'b0)), -1};
  module_0 modCall_1 (
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30
  );
endmodule
