// Seed: 256143640
module module_0 (
    output supply1 id_0,
    input wand id_1
    , id_9,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7
);
  wire id_10;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply0 id_9
);
  wire id_11;
  always id_1 <= 1 - id_7;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_9,
      id_8,
      id_8,
      id_6,
      id_6
  );
  wire id_12, id_13, id_14;
endmodule
