# ================================
# FPGA / HDL Project .gitignore
# ================================

# Build and temporary folders
work/
simulation/
db/
incremental_db/
tmp/
.cache/
output_files/
.par/
.ngc/
runs/
xsim.dir/

# ModelSim / QuestaSim
*.mpf
*.mti
*.wlf
transcript
vsim_stacktrace.vstf

# Quartus
*.qpf
*.qsf
*.rpt
*.qws
*.srf
*.summary
*.jdi
*.smsg
*.bak

# Vivado
*.jou
*.log
*.str
*.xpr
*.runs
*.cache
*.hw
*.ip_user_files
*.sim
*.xsa
*.srcs
*.gen
*.xdc~ 

# Synplify / ISE
*.xise
*.xmsgs
*.ngd
*.ncd
*.bgn
*.drc
*.twr
*.twx
*.ntrc_log

# Backup / autosave
*~
*.bak
*.swp

# OS-specific
.DS_Store
Thumbs.db
