// Seed: 815352513
module module_0 (
    output wire id_0,
    input  wor  id_1,
    output wor  id_2,
    input  wand id_3
);
  parameter id_5 = 1;
  assign id_2 = -1 ? !id_3 : -1;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    inout tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    output wor id_8,
    output wire id_9,
    input wor id_10,
    output wire id_11,
    output tri1 id_12,
    output supply0 id_13,
    input wand id_14,
    output wand id_15,
    input supply1 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input tri id_19,
    input wor id_20,
    input tri0 id_21,
    input tri0 id_22,
    output tri0 id_23,
    input wand id_24,
    input tri1 id_25,
    input tri0 id_26,
    input wor id_27,
    input uwire id_28,
    input wand id_29,
    output tri1 id_30,
    output wire id_31,
    input supply0 id_32,
    input tri0 id_33,
    input supply1 id_34,
    input uwire id_35,
    output tri1 id_36
    , id_39,
    input supply1 id_37
);
  logic id_40;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_4,
      id_35
  );
  logic id_41;
  wire  id_42;
endmodule
