The following files were generated for 'image_1' in directory
E:\Curriculum\ISE\Pac-Man\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * image_1.xco

Misc Files Generator:
   Please see the core data sheet.

   * image_1/hdl/v_asrc_v1_0.ucf

Synthesis Source Generator:
   Please see the core data sheet.

   * image_1/hdl/verilog/v_asrc_v1_0.v
   * image_1/hdl/verilog/v_asrc_v1_0_buffer_mem_gold.v
   * image_1/hdl/verilog/v_asrc_v1_0_divide_sign_fract.v
   * image_1/hdl/verilog/v_asrc_v1_0_filt_interp_gold.v
   * image_1/hdl/verilog/v_asrc_v1_0_filter_mem_gold.v
   * image_1/hdl/verilog/v_asrc_v1_0_fir_gold_4ch.v
   * image_1/hdl/verilog/v_asrc_v1_0_moving_ave_26.v
   * image_1/hdl/verilog/v_asrc_v1_0_mult35x35_hdl.v
   * image_1/hdl/verilog/v_asrc_v1_0_mult_one_third_dual.v
   * image_1/hdl/verilog/v_asrc_v1_0_ratio_calc.v
   * image_1/hdl/verilog/v_asrc_v1_0_ratio_filt.v
   * image_1/hdl/verilog/v_asrc_v1_0_ring_buffer_gold.v
   * image_1/hdl/verilog/v_asrc_v1_0_shift_reg_27x16.v
   * image_1/hdl/verilog/v_asrc_v1_0_timing_control_multi_ch.v

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * image_1.veo

Source Instantiation Wrapper Generator:
   Please see the core data sheet.

   * image_1_synth.v

All Documents Generator:
   Please see the core data sheet.

   * image_1/doc/pg039-asynchronous-sample-rate-converter.pdf
   * image_1/doc/v_asrc_v1_0_vinfo.html

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * image_1.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * image_1.sym

Source ISE Generator:
   Please see the core data sheet.

   * image_1.gise
   * image_1.xise

Deliver Readme:
   Readme file for the IP.

   * image_1_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * image_1_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

