{
  "paper_id": "2403.04539v1",
  "title": "PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures",
  "abstract": "",
  "reference_labels": [
    {
      "index": 0,
      "title": "Processing-in-Memory: A Workload-Driven Perspective",
      "abstract": "",
      "year": "2019",
      "venue": "IBM JRD",
      "authors": "S. Ghose, A. Boroumand, J. S. Kim, J. Gómez-Luna, and O. Mutlu"
    },
    {
      "index": 1,
      "title": "A Modern Primer on Processing in Memory",
      "abstract": "",
      "year": "2021",
      "venue": "Emerging Computing: From Devices to Systems — Looking Beyond Moore and Von Neumann. Springer",
      "authors": "O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun",
      "orig_title": "A Modern Primer on Processing in Memory",
      "paper_id": "2012.03112v5"
    },
    {
      "index": 2,
      "title": "DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks",
      "abstract": "",
      "year": "2021",
      "venue": "IEEE Access",
      "authors": "G. F. Oliveira, J. Gómez-Luna, L. Orosa, S. Ghose, N. Vijaykumar, I. Fernandez, M. Sadrosadati, and O. Mutlu",
      "orig_title": "DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks",
      "paper_id": "2105.03725v6"
    },
    {
      "index": 3,
      "title": "The Processing-in-Memory Paradigm: Mechanisms to Enable Adoption",
      "abstract": "",
      "year": "2019",
      "venue": "Beyond-CMOS Technologies for Next Generation Computer Design",
      "authors": "S. Ghose, K. Hsieh, A. Boroumand, R. Ausavarungnirun, and O. Mutlu"
    },
    {
      "index": 4,
      "title": "Processing Data Where It Makes Sense: Enabling In-Memory Computation",
      "abstract": "",
      "year": "2019",
      "venue": "MicPro",
      "authors": "O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun",
      "orig_title": "Processing Data Where It Makes Sense: Enabling In-Memory Computation",
      "paper_id": "1903.03988v1"
    },
    {
      "index": 5,
      "title": "Enabling Practical Processing in and near Memory for Data-Intensive Computing",
      "abstract": "",
      "year": "2019",
      "venue": "DAC",
      "authors": "O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun",
      "orig_title": "Enabling Practical Processing in and Near Memory for Data-Intensive Computing",
      "paper_id": "1905.04376v1"
    },
    {
      "index": 6,
      "title": "Research Problems and Opportunities in Memory Systems",
      "abstract": "",
      "year": "2014",
      "venue": "SUPERFRI",
      "authors": "O. Mutlu and L. Subramanian"
    },
    {
      "index": 7,
      "title": "Memory Scaling: A Systems Architecture Perspective",
      "abstract": "",
      "year": "2013",
      "venue": "IMW",
      "authors": "O. Mutlu"
    },
    {
      "index": 8,
      "title": "A Processing in Memory Taxonomy and a Case for Studying Fixed-Function PIM",
      "abstract": "",
      "year": "2013",
      "venue": "WoNDP",
      "authors": "G. H. Loh, N. Jayasena, M. Oskin, M. Nutter, D. Roberts, M. Meswani, D. P. Zhang, and M. Ignatowski"
    },
    {
      "index": 9,
      "title": "Near-Data Processing: Insights from a MICRO-46 Workshop",
      "abstract": "",
      "year": "2014",
      "venue": "IEEE Micro",
      "authors": "R. Balasubramonian, J. Chang, T. Manning et al."
    },
    {
      "index": 10,
      "title": "A Logic-in-Memory Computer",
      "abstract": "",
      "year": "1970",
      "venue": "IEEE Trans. Comput.",
      "authors": "H. S. Stone"
    },
    {
      "index": 11,
      "title": "Missing the Memory Wall: The Case for Processor/Memory Integration",
      "abstract": "",
      "year": "1996",
      "venue": "ISCA",
      "authors": "A. Saulsbury, F. Pong, and A. Nowatzyk"
    },
    {
      "index": 12,
      "title": "NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules",
      "abstract": "",
      "year": "2015",
      "venue": "HPCA",
      "authors": "A. Farmahini-Farahani, J. H. Ahn, K. Morrow, and N. S. Kim"
    },
    {
      "index": 13,
      "title": "JAFAR: Near-Data Processing for Databases",
      "abstract": "",
      "year": "2015",
      "venue": "SIGMOD",
      "authors": "O. O. Babarinsa and S. Idreos"
    },
    {
      "index": 14,
      "title": "The True Processing in Memory Accelerator",
      "abstract": "",
      "year": "2019",
      "venue": "Hot Chips",
      "authors": "F. Devaux"
    },
    {
      "index": 15,
      "title": "GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis",
      "abstract": "",
      "year": "2022",
      "venue": "ASPLOS",
      "authors": "N. M. Ghiasi, J. Park, H. Mustafa, J. Kim, A. Olgun, A. Gollwitzer, D. S. Cali, C. Firtina, H. Mao, N. A. Alserr et al.",
      "orig_title": "GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis",
      "paper_id": "2202.10400v2"
    },
    {
      "index": 16,
      "title": "Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware",
      "abstract": "",
      "year": "2021",
      "venue": "CUT",
      "authors": "J. Gómez-Luna, I. El Hajj, I. Fernandez, C. Giannoula, G. F. Oliveira, and O. Mutlu",
      "orig_title": "Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware",
      "paper_id": "2110.01709v2"
    },
    {
      "index": 17,
      "title": "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture",
      "abstract": "",
      "year": "2021",
      "venue": "arXiv:2105.03814 [cs.AR]",
      "authors": "J. Gómez-Luna, I. E. Hajj, I. Fernández, C. Giannoula, G. F. Oliveira, and O. Mutlu",
      "orig_title": "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture",
      "paper_id": "2105.03814v7"
    },
    {
      "index": 18,
      "title": "Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System",
      "abstract": "",
      "year": "2022",
      "venue": "IEEE Access",
      "authors": "J. Gómez-Luna, I. El Hajj, I. Fernandez, C. Giannoula, G. F. Oliveira, and O. Mutlu"
    },
    {
      "index": 19,
      "title": "SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures",
      "abstract": "",
      "year": "2021",
      "venue": "HPCA",
      "authors": "C. Giannoula, N. Vijaykumar, N. Papadopoulou, V. Karakostas, I. Fernandez, J. Gómez-Luna, L. Orosa, N. Koziris, G. Goumas, and O. Mutlu",
      "orig_title": "SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures",
      "paper_id": "2101.07557v3"
    },
    {
      "index": 20,
      "title": "NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling",
      "abstract": "",
      "year": "2020",
      "venue": "FPL",
      "authors": "G. Singh, D. Diamantopoulos, C. Hagleitner, J. Gomez-Luna, S. Stuijk, O. Mutlu, and H. Corporaal",
      "orig_title": "NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling",
      "paper_id": "2107.08716v2"
    },
    {
      "index": 21,
      "title": "A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications",
      "abstract": "",
      "year": "2022",
      "venue": "ISSCC",
      "authors": "S. Lee, K. Kim, S. Oh, J. Park, G. Hong, D. Ka, K. Hwang, J. Park, K. Kang, J. Kim, J. Jeon, N. Kim, Y. Kwon, K. Vladimir, W. Shin, J. Won, M. Lee, H. Joo et al."
    },
    {
      "index": 22,
      "title": "Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM",
      "abstract": "",
      "year": "2021",
      "venue": "IEEE Micro",
      "authors": "L. Ke, X. Zhang, J. So, J.-G. Lee, S.-H. Kang, S. Lee, S. Han, Y. Cho, J. H. Kim, Y. Kwon et al."
    },
    {
      "index": 23,
      "title": "SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-in-Memory Architectures",
      "abstract": "",
      "year": "2022",
      "venue": "SIGMETRICS",
      "authors": "C. Giannoula, I. Fernandez, J. G. Luna, N. Koziris, G. Goumas, and O. Mutlu"
    },
    {
      "index": 24,
      "title": "McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM",
      "abstract": "",
      "year": "2018",
      "venue": "IEEE TCADICS",
      "authors": "H. Shin, D. Kim, E. Park, S. Park, Y. Park, and S. Yoo"
    },
    {
      "index": 25,
      "title": "McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge",
      "abstract": "",
      "year": "2020",
      "venue": "IEEE Access",
      "authors": "S. Cho, H. Choi, E. Park, H. Shin, and S. Yoo"
    },
    {
      "index": 26,
      "title": "Casper: Accelerating Stencil Computations using Near-Cache Processing",
      "abstract": "",
      "year": "2021",
      "venue": "arXiv:2112.14216 [cs.AR]",
      "authors": "A. Denzler, R. Bera, N. Hajinazar, G. Singh, G. F. Oliveira, J. Gómez-Luna, and O. Mutlu",
      "orig_title": "Casper: Accelerating Stencil Computation using Near-Cache Processing",
      "paper_id": "2112.14216v4"
    },
    {
      "index": 27,
      "title": "Chameleon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems",
      "abstract": "",
      "year": "2016",
      "venue": "MICRO",
      "authors": "H. Asghari-Moghaddam, Y. H. Son, J. H. Ahn, and N. S. Kim"
    },
    {
      "index": 28,
      "title": "A Case for Intelligent RAM",
      "abstract": "",
      "year": "1997",
      "venue": "IEEE Micro",
      "authors": "D. Patterson, T. Anderson, N. Cardwell et al."
    },
    {
      "index": 29,
      "title": "Computational RAM: Implementing Processors in Memory",
      "abstract": "",
      "year": "1999",
      "venue": "Design and Test of Computers",
      "authors": "D. G. Elliott, M. Stumm, W. M. Snelgrove et al."
    },
    {
      "index": 30,
      "title": "Saving memory movements through vector processing in the dram",
      "abstract": "",
      "year": "2015",
      "venue": "Int. Conf. on Compilers, Architecture and Synthesis for Embedded Systems",
      "authors": "M. A. Z. Alves, P. C. Santos, F. B. Moreira, and opthers"
    },
    {
      "index": 31,
      "title": "Beyond the wall: Near-data processing for databases",
      "abstract": "",
      "year": "2015",
      "venue": "Int. Workshop on Data Management on New Hardware",
      "authors": "S. L. Xi, O. Babarinsa, M. Athanassoulis, and S. Idreos"
    },
    {
      "index": 32,
      "title": "ABC-DIMM: Alleviating the Bottleneck of Communication in DIMM-Based Near-Memory Processing with Inter-DIMM Broadcast",
      "abstract": "",
      "year": "2021",
      "venue": "ISCA",
      "authors": "W. Sun, Z. Li, S. Yin, S. Wei, and L. Liu"
    },
    {
      "index": 33,
      "title": "GraphSSD: Graph Semantics Aware SSD",
      "abstract": "",
      "year": "2019",
      "venue": "ISCA",
      "authors": "K. K. Matam, G. Koo, H. Zha, H.-W. Tseng, and M. Annavaram"
    },
    {
      "index": 34,
      "title": "Processing in Memory: The Terasys Massively Parallel PIM Array",
      "abstract": "",
      "year": "1995",
      "venue": "Computer",
      "authors": "M. Gokhale, B. Holmes, and K. Iobst"
    },
    {
      "index": 35,
      "title": "Mapping Irregular Applications to DIVA, a PIM-Based Data-Intensive Architecture",
      "abstract": "",
      "year": "1999",
      "venue": "SC",
      "authors": "M. Hall, P. Kogge, J. Koller, P. Diniz, J. Chame, J. Draper, J. LaCoss, J. Granacki, J. Brockman, A. Srivastava et al."
    },
    {
      "index": 36,
      "title": "Opportunities and Challenges of Performing Vector Operations Inside the DRAM",
      "abstract": "",
      "year": "2015",
      "venue": "MEMSYS",
      "authors": "M. A. Z. Alves, P. C. Santos, M. Diener, and L. Carro"
    },
    {
      "index": 37,
      "title": "Livia: Data-Centric Computing Throughout the Memory Hierarchy",
      "abstract": "",
      "year": "2020",
      "venue": "ASPLOS",
      "authors": "E. Lockerman, A. Feldmann, M. Bakhshalipour, A. Stanescu, S. Gupta, D. Sanchez, and N. Beckmann"
    },
    {
      "index": 38,
      "title": "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing",
      "abstract": "",
      "year": "2015",
      "venue": "ISCA",
      "authors": "J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi"
    },
    {
      "index": 39,
      "title": "GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks",
      "abstract": "",
      "year": "2017",
      "venue": "HPCA",
      "authors": "L. Nai, R. Hadidi, J. Sim, H. Kim, P. Kumar, and H. Kim"
    },
    {
      "index": 40,
      "title": "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks",
      "abstract": "",
      "year": "2018",
      "venue": "ASPLOS",
      "authors": "A. Boroumand, S. Ghose, Y. Kim, R. Ausavarungnirun, E. Shiu, R. Thakur, D. Kim, A. Kuusela, A. Knies, P. Ranganathan et al."
    },
    {
      "index": 41,
      "title": "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory",
      "abstract": "",
      "year": "2017",
      "venue": "CAL",
      "authors": "A. Boroumand, S. Ghose, B. Lucia, K. Hsieh, K. Malladi, H. Zheng, and O. Mutlu"
    },
    {
      "index": 42,
      "title": "TOP-PIM: Throughput-Oriented Programmable Processing in Memory",
      "abstract": "",
      "year": "2014",
      "venue": "HPDC",
      "authors": "D. Zhang, N. Jayasena, A. Lyashevsky, J. L. Greathouse, L. Xu, and M. Ignatowski"
    },
    {
      "index": 43,
      "title": "HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing",
      "abstract": "",
      "year": "2016",
      "venue": "HPCA",
      "authors": "M. Gao and C. Kozyrakis"
    },
    {
      "index": 44,
      "title": "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies",
      "abstract": "",
      "year": "2018",
      "venue": "BMC Genomics",
      "authors": "J. S. Kim, D. S. Cali, H. Xin, D. Lee, S. Ghose, M. Alser, H. Hassan, O. Ergin, C. Alkan, and O. Mutlu",
      "orig_title": "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies",
      "paper_id": "1711.01177v1"
    },
    {
      "index": 45,
      "title": "The Mondrian Data Engine",
      "abstract": "",
      "year": "2017",
      "venue": "ISCA",
      "authors": "M. Drumond, A. Daglis, N. Mirzadeh, D. Ustiugov, J. Picorel, B. Falsafi, B. Grot, and D. Pnevmatikatos"
    },
    {
      "index": 46,
      "title": "Operand Size Reconfiguration for Big Data Processing in Memory",
      "abstract": "",
      "year": "2017",
      "venue": "DATE",
      "authors": "P. C. Santos, G. F. Oliveira, D. G. Tomé, M. A. Z. Alves, E. C. Almeida, and L. Carro"
    },
    {
      "index": 47,
      "title": "NIM: An HMC-Based Machine for Neuron Computation",
      "abstract": "",
      "year": "2017",
      "venue": "ARC",
      "authors": "G. F. Oliveira, P. C. Santos, M. A. Alves, and L. Carro"
    },
    {
      "index": 48,
      "title": "PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture",
      "abstract": "",
      "year": "2015",
      "venue": "ISCA",
      "authors": "J. Ahn, S. Yoo, O. Mutlu, and K. Choi"
    },
    {
      "index": 49,
      "title": "TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory",
      "abstract": "",
      "year": "2017",
      "venue": "ASPLOS",
      "authors": "M. Gao, J. Pu, X. Yang, M. Horowitz, and C. Kozyrakis"
    },
    {
      "index": 50,
      "title": "“Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 51,
      "title": "“Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 52,
      "title": "R. Ausavarungnirun",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 53,
      "title": "“Transparent Offloading and Mapping (TOM) Enabling Programmer-Transparent Near-Data Processing in GPU Systems",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 54,
      "title": "R. Ausavarungnirun",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 55,
      "title": "R. Balasubramonian et al",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 56,
      "title": "“Scheduling Techniques for GPU Architectures with Processing-in-Memory Capabilities",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 57,
      "title": "“Data Reorganization in Memory Using 3D-Stacked DRAM",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 58,
      "title": "“Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 59,
      "title": "“BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 60,
      "title": "R. Narayanaswami",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 61,
      "title": "R. Narayanaswami",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 62,
      "title": "“Polynesia: Enabling High-Performance and Energy-Efficient Hybrid Transactional/Analytical Databases with Hardware/Software Co-Design",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 63,
      "title": "“Polynesia: Enabling Effective Hybrid Transactional/Analytical Databases with Specialized Hardware/Software Co-Design",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 64,
      "title": "“Practical Mechanisms for Reducing Processor-Memory Data Movement in Modern Workloads",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 65,
      "title": "R. Ausavarungnirun",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 66,
      "title": "NATSA: A Near-Data Processing Accelerator for Time Series Analysis",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "",
      "orig_title": "“NATSA: A Near-Data Processing Accelerator for Time Series Analysis",
      "paper_id": "2010.02079v2"
    },
    {
      "index": 67,
      "title": "“NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 68,
      "title": "“A 20nm 6GB Function-in-Memory DRAM",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 69,
      "title": "“Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 70,
      "title": "“184QPS/W 64Mb/m​m2𝑚superscript𝑚2mm^{2} 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 71,
      "title": "“Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 72,
      "title": "“Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 73,
      "title": "Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": "",
      "orig_title": "“Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes",
      "paper_id": "1701.06420v3"
    },
    {
      "index": 74,
      "title": "“3D-Stacked Memory-Side Acceleration: Accelerator and System Design",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 75,
      "title": "“Design Space Exploration for PIM Architectures in 3D-Stacked Memories",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 76,
      "title": "“HAMLeT: Hardware Accelerated Memory Layout Transform within 3D-Stacked DRAM",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 77,
      "title": "“A Heterogeneous PIM Hardware-Software Co-Design for Energy-Efficient Graph Processing",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 78,
      "title": "“GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 79,
      "title": "“Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 80,
      "title": "“Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 81,
      "title": "“iPIM: Programmable In-Memory Image Processing Accelerator using Near-Bank Architecture",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 82,
      "title": "“DRAMA: An Architecture for Accelerated Processing Near Memory",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 83,
      "title": "A. Farmahini-Farahani",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 84,
      "title": "“Active-Routing: Compute on the Way for Near-Data Processing",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 85,
      "title": "“Lightweight SIMT Core Designs for Intelligent 3D Stacked DRAM",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 86,
      "title": "“PIMS: A Lightweight Processing-in-Memory Accelerator for Stencil Computations",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 87,
      "title": "“GRIM-Filter: Fast Seed Filtering in Read Mapping using Emerging Memory Technologies",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 88,
      "title": "“LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 89,
      "title": "“GraphQ: Scalable PIM-Based Graph Processing",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 90,
      "title": "“GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 91,
      "title": "“Triple Engine Processor (TEP): A Heterogeneous Near-Memory Processor for Diverse Kernel Operations",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 92,
      "title": "“A Case for Near Memory Computation Inside the Smart Memory Cube",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 93,
      "title": "“Large Vector Extensions Inside the HMC",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 94,
      "title": "“Charon: Specialized Near-Memory Processing Architecture for Clearing Dead Objects in Memory",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 95,
      "title": "“Active Memory Cube: A Processing-in-Memory Architecture for Exascale Systems",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 96,
      "title": "“CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-in-Memory",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 97,
      "title": "“Processing in 3D Memories to Speed Up Operations on Complex Data Structures",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 98,
      "title": "“PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 99,
      "title": "N. Muralimanohar",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 100,
      "title": "“Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 101,
      "title": "“In-DRAM Bulk Bitwise Execution Engine",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 102,
      "title": "“DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 103,
      "title": "R. Ausavarungnirun",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 104,
      "title": "“The Processing Using Memory Paradigm: In-DRAM Bulk Copy",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 105,
      "title": "“DrAcc: A DRAM Based Accelerator for Accurate CNN Inference",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 106,
      "title": "“ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 107,
      "title": "GraphR: Accelerating Graph Processing Using ReRAM",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": "",
      "orig_title": "“GraphR: Accelerating Graph Processing Using ReRAM",
      "paper_id": "1708.06248v4"
    },
    {
      "index": 108,
      "title": "“PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 109,
      "title": "G. Tziantzioulis",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 110,
      "title": "Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": "",
      "orig_title": "“Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks",
      "paper_id": "1805.03718v1"
    },
    {
      "index": 111,
      "title": "인공지능 기반 공격 그래프 생성",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": "",
      "orig_title": "",
      "paper_id": "2311.14342v2"
    },
    {
      "index": 112,
      "title": "“Duality Cache for Data Parallel Acceleration",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 113,
      "title": "Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": "",
      "orig_title": "“Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM",
      "paper_id": "1611.09988v1"
    },
    {
      "index": 114,
      "title": "“Simple Operations in Memory to Reduce Data Movement",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 115,
      "title": "R. Ausavarungnirun",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 116,
      "title": "“Fast Bulk Bitwise AND and OR in DRAM",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 117,
      "title": "“Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 118,
      "title": "“pLUTo: In-DRAM Lookup Tables to Enable Massively Parallel General-Purpose Computation",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 119,
      "title": "pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "",
      "orig_title": "“pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables",
      "paper_id": "2104.07699v6"
    },
    {
      "index": 120,
      "title": "“FloatPIM: In-Memory Acceleration of Deep Neural Network Training with High Precision",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 121,
      "title": "“Sparse BD-Net: A Multiplication-Less DNN with Sparse Binarized Depth-Wise Separable Convolution",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 122,
      "title": "Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "",
      "orig_title": "“Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory",
      "paper_id": "2209.05566v1"
    },
    {
      "index": 123,
      "title": "“Adapting the RACER Architecture to Integrate Improved In-ReRAM Logic Primitives",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 124,
      "title": "“RACER: Bit-Pipelined Processing Using Resistive Memory",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 125,
      "title": "“QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAMs",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 126,
      "title": "“D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers With Low Latency and High Throughput",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 127,
      "title": "“The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 128,
      "title": "DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "",
      "orig_title": "“DR-STRaNGe: End-to-End System Design for DRAM-Based True Random Number Generators",
      "paper_id": "2201.01385v5"
    },
    {
      "index": 129,
      "title": "K. Kanellopoulos",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 130,
      "title": "“In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 131,
      "title": "“GraphiDe: A Graph Processing Accelerator Leveraging In-DRAM-Computing",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 132,
      "title": "“SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 133,
      "title": "“Parallel Automata Processor",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 134,
      "title": "“Hyper-AP: Enhancing Associative Processing Through A Full-Stack Optimization",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 135,
      "title": "“In-Memory Data Parallel Processor",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 136,
      "title": "CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations",
      "paper_id": "2106.05632v1"
    },
    {
      "index": 137,
      "title": "“Ultra Low Power Associative Computing with Spin Neurons and Resistive Crossbar Memory",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 138,
      "title": "R. Ausavarungnirun",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 139,
      "title": "“SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 140,
      "title": "“Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 141,
      "title": "“Linux and the Devicetree — The Linux Kernel Documentation",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 142,
      "title": "Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "",
      "orig_title": "“Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques",
      "paper_id": "2005.13121v2"
    },
    {
      "index": 143,
      "title": "A Deeper Look into RowHammer’s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“A Deeper Look into RowHammer’s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses",
      "paper_id": "2110.10291v1"
    },
    {
      "index": 144,
      "title": "Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "",
      "orig_title": "“Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices",
      "paper_id": "2206.09999v1"
    },
    {
      "index": 145,
      "title": "“A Programmer’s Description of L6",
      "abstract": "",
      "year": "1966",
      "venue": "",
      "authors": ""
    },
    {
      "index": 146,
      "title": "“Near-Optimal Bin Packing Algorithms",
      "abstract": "",
      "year": "1973",
      "venue": "",
      "authors": ""
    },
    {
      "index": 147,
      "title": "a Fast and Portable Dynamic Translator",
      "abstract": "",
      "year": "2005",
      "venue": "",
      "authors": ""
    }
  ]
}