<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/misc.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">misc.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2arm_2insts_2misc_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010, 2012-2013, 2017-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_INSTS_MISC_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_ARM_INSTS_MISC_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classMrsOp.html">   45</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMrsOp.html">MrsOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">   48</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classMrsOp.html#ab64826f45b4a3f39ecaf55ab68199592">   50</a></span>&#160;    <a class="code" href="classMrsOp.html#ab64826f45b4a3f39ecaf55ab68199592">MrsOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest) :</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), dest(_dest)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    {}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classMsrBase.html">   59</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMsrBase.html">MsrBase</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classMsrBase.html#ab416701d647706aa7be539d3c80919c3">   62</a></span>&#160;    uint8_t <a class="code" href="classMsrBase.html#ab416701d647706aa7be539d3c80919c3">byteMask</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classMsrBase.html#a3d49c27358c77714730cc7f00ee160ca">   64</a></span>&#160;    <a class="code" href="classMsrBase.html#a3d49c27358c77714730cc7f00ee160ca">MsrBase</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            uint8_t _byteMask) :</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), byteMask(_byteMask)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    {}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">void</span> printMsrBase(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;};</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classMsrImmOp.html">   72</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMsrImmOp.html">MsrImmOp</a> : <span class="keyword">public</span> <a class="code" href="classMsrBase.html">MsrBase</a></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classMsrImmOp.html#aa10fc09ccdc14f3fd6499d4a64f0bdf4">   75</a></span>&#160;    uint32_t <a class="code" href="classMsrImmOp.html#aa10fc09ccdc14f3fd6499d4a64f0bdf4">imm</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classMsrImmOp.html#a25125db47d280448fb46c3b9dbacec08">   77</a></span>&#160;    <a class="code" href="classMsrImmOp.html#a25125db47d280448fb46c3b9dbacec08">MsrImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;             uint32_t _imm, uint8_t _byteMask) :</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <a class="code" href="classMsrBase.html">MsrBase</a>(mnem, _machInst, __opClass, _byteMask), imm(_imm)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    {}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classMsrRegOp.html">   86</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMsrRegOp.html">MsrRegOp</a> : <span class="keyword">public</span> <a class="code" href="classMsrBase.html">MsrBase</a></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classMsrRegOp.html#a3821294c7e02e3a078b2379db2ad7f9b">   89</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMsrRegOp.html#a3821294c7e02e3a078b2379db2ad7f9b">op1</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classMsrRegOp.html#ac73b02992d65f08cc9dba229aad2d9d0">   91</a></span>&#160;    <a class="code" href="classMsrRegOp.html#ac73b02992d65f08cc9dba229aad2d9d0">MsrRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, uint8_t _byteMask) :</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="classMsrBase.html">MsrBase</a>(mnem, _machInst, __opClass, _byteMask), op1(_op1)</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    {}</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;};</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classMrrcOp.html">  100</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMrrcOp.html">MrrcOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classMrrcOp.html#a1a9369e2b68ab9b2224b232adaf598ca">  103</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classMrrcOp.html#a1a9369e2b68ab9b2224b232adaf598ca">op1</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classMrrcOp.html#a4b02df3ef54a8e48bf0eba6dea1101b2">  104</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMrrcOp.html#a4b02df3ef54a8e48bf0eba6dea1101b2">dest</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classMrrcOp.html#a280259a209395b5a8dbfae6bb1d0992d">  105</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMrrcOp.html#a280259a209395b5a8dbfae6bb1d0992d">dest2</a>;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classMrrcOp.html#a8481427410398d1eb0b01891826734f7">  106</a></span>&#160;    uint32_t    <a class="code" href="classMrrcOp.html#a8481427410398d1eb0b01891826734f7">imm</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classMrrcOp.html#a34a60cbbb05244d9af00d62dca916859">  108</a></span>&#160;    <a class="code" href="classMrrcOp.html#a34a60cbbb05244d9af00d62dca916859">MrrcOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;           <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest2,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;           uint32_t _imm) :</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), op1(_op1), dest(_dest),</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        dest2(_dest2), imm(_imm)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    {}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classMcrrOp.html">  119</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMcrrOp.html">McrrOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classMcrrOp.html#a64a7474096dd249e8149e55d4e66da2a">  122</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMcrrOp.html#a64a7474096dd249e8149e55d4e66da2a">op1</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classMcrrOp.html#aab6a75b659dd70f53b6a9a475977302c">  123</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMcrrOp.html#aab6a75b659dd70f53b6a9a475977302c">op2</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classMcrrOp.html#a5cde780fd1bcf4f5b622c1be69ebeb0e">  124</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classMcrrOp.html#a5cde780fd1bcf4f5b622c1be69ebeb0e">dest</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classMcrrOp.html#ab148aea79bbe8914dae52e9557a3aabf">  125</a></span>&#160;    uint32_t    <a class="code" href="classMcrrOp.html#ab148aea79bbe8914dae52e9557a3aabf">imm</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classMcrrOp.html#af62215648ec5a1a105113da6890a02af">  127</a></span>&#160;    <a class="code" href="classMcrrOp.html#af62215648ec5a1a105113da6890a02af">McrrOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;           <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _dest,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;           uint32_t _imm) :</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), op1(_op1), op2(_op2),</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        dest(_dest), imm(_imm)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    {}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;};</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classImmOp.html">  138</a></span>&#160;<span class="keyword">class </span><a class="code" href="classImmOp.html">ImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classImmOp.html#a278eb184006f1d19f62bb4bff0714206">  141</a></span>&#160;    uint64_t <a class="code" href="classImmOp.html#a278eb184006f1d19f62bb4bff0714206">imm</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classImmOp.html#af7e18b00780b40b4f6e1fca82a5c5d0e">  143</a></span>&#160;    <a class="code" href="classImmOp.html#af7e18b00780b40b4f6e1fca82a5c5d0e">ImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;             uint64_t _imm) :</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), imm(_imm)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    {}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;};</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classRegImmOp.html">  152</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegImmOp.html">RegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classRegImmOp.html#a0a20a0a34c6692523be9147a9dee87c9">  155</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegImmOp.html#a0a20a0a34c6692523be9147a9dee87c9">dest</a>;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classRegImmOp.html#a02555bb57a01c8ae7f30f7110a764af0">  156</a></span>&#160;    uint64_t <a class="code" href="classRegImmOp.html#a02555bb57a01c8ae7f30f7110a764af0">imm</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classRegImmOp.html#a994abcae9edcb062b9dd6205933ee817">  158</a></span>&#160;    <a class="code" href="classRegImmOp.html#a994abcae9edcb062b9dd6205933ee817">RegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, uint64_t _imm) :</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), dest(_dest), imm(_imm)</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    {}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;};</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classRegRegOp.html">  167</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegOp.html">RegRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classRegRegOp.html#a4b63d8f3e137962541e152b15c488e53">  170</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegOp.html#a4b63d8f3e137962541e152b15c488e53">dest</a>;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classRegRegOp.html#aae933e4a79820f65c006049c3346fc56">  171</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegOp.html#aae933e4a79820f65c006049c3346fc56">op1</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classRegRegOp.html#a8572a54c404de5fe22318382ecf2d9b0">  173</a></span>&#160;    <a class="code" href="classRegRegOp.html#a8572a54c404de5fe22318382ecf2d9b0">RegRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;             <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1) :</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), dest(_dest), op1(_op1)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    {}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;};</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classRegImmRegOp.html">  182</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegImmRegOp.html">RegImmRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classRegImmRegOp.html#a1b057b034ce4b1806a3d192709ed3a2b">  185</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegImmRegOp.html#a1b057b034ce4b1806a3d192709ed3a2b">dest</a>;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classRegImmRegOp.html#a19f466b2e792d18cd0eabcd2ece0547f">  186</a></span>&#160;    uint64_t <a class="code" href="classRegImmRegOp.html#a19f466b2e792d18cd0eabcd2ece0547f">imm</a>;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classRegImmRegOp.html#aae6693bc41559376a97d90fe79786a31">  187</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegImmRegOp.html#aae6693bc41559376a97d90fe79786a31">op1</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classRegImmRegOp.html#a5d21f71fb49bb4e7ae23674eb1571637">  189</a></span>&#160;    <a class="code" href="classRegImmRegOp.html#a5d21f71fb49bb4e7ae23674eb1571637">RegImmRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, uint64_t _imm, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1) :</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        dest(_dest), imm(_imm), op1(_op1)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    {}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;};</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp.html">  199</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegRegImmOp.html">RegRegRegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp.html#a28434054858603123c5c47d69443af96">  202</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp.html#a28434054858603123c5c47d69443af96">dest</a>;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp.html#aa0ea86f82d5d0f0ad0a980dd4a3e20b6">  203</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp.html#aa0ea86f82d5d0f0ad0a980dd4a3e20b6">op1</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp.html#aa030dee8f09228c2c27193a2b370d1e9">  204</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp.html#aa030dee8f09228c2c27193a2b370d1e9">op2</a>;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp.html#a356db5d3e7dcedfdc2fbf151cfa96d0b">  205</a></span>&#160;    uint64_t <a class="code" href="classRegRegRegImmOp.html#a356db5d3e7dcedfdc2fbf151cfa96d0b">imm</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp.html#a68605fee1790151e3d9f9a89c92472f5">  207</a></span>&#160;    <a class="code" href="classRegRegRegImmOp.html#a68605fee1790151e3d9f9a89c92472f5">RegRegRegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                   uint64_t _imm) :</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        dest(_dest), op1(_op1), op2(_op2), imm(_imm)</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    {}</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;};</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classRegRegRegRegOp.html">  218</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegRegRegOp.html">RegRegRegRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classRegRegRegRegOp.html#afc4b734c8af0694d16fb635d015c1724">  221</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#afc4b734c8af0694d16fb635d015c1724">dest</a>;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classRegRegRegRegOp.html#a1747d23f78b4385a85314889337ee5da">  222</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#a1747d23f78b4385a85314889337ee5da">op1</a>;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classRegRegRegRegOp.html#ac0cd5f36c59861e8e34c7293fdd7a247">  223</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#ac0cd5f36c59861e8e34c7293fdd7a247">op2</a>;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classRegRegRegRegOp.html#a794b9eed209ee6fd13fca32be8224cd7">  224</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#a794b9eed209ee6fd13fca32be8224cd7">op3</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classRegRegRegRegOp.html#a9b9dbe572d4e08b2214ca4dd89bbc285">  226</a></span>&#160;    <a class="code" href="classRegRegRegRegOp.html#a9b9dbe572d4e08b2214ca4dd89bbc285">RegRegRegRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op3) :</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        dest(_dest), op1(_op1), op2(_op2), op3(_op3)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    {}</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;};</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classRegRegRegOp.html">  237</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegRegOp.html">RegRegRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classRegRegRegOp.html#a15bab7c7263a67f32bcf66dd9400b9a8">  240</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegOp.html#a15bab7c7263a67f32bcf66dd9400b9a8">dest</a>;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classRegRegRegOp.html#a27760885a1750caa2d1d877445a3dd87">  241</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegOp.html#a27760885a1750caa2d1d877445a3dd87">op1</a>;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classRegRegRegOp.html#a4016d3e0f4c51ed7080d2ac61b0e9f51">  242</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegOp.html#a4016d3e0f4c51ed7080d2ac61b0e9f51">op2</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classRegRegRegOp.html#afe9d2a4161288cd172113b18e3762f2e">  244</a></span>&#160;    <a class="code" href="classRegRegRegOp.html#afe9d2a4161288cd172113b18e3762f2e">RegRegRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2) :</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        dest(_dest), op1(_op1), op2(_op2)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    {}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;};</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classRegRegImmOp.html">  254</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegImmOp.html">RegRegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classRegRegImmOp.html#a06fabfff905be9100d7bbdf63c0a8da4">  257</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegImmOp.html#a06fabfff905be9100d7bbdf63c0a8da4">dest</a>;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classRegRegImmOp.html#ab0968de2312266de4c9f53c5b5baa830">  258</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegImmOp.html#ab0968de2312266de4c9f53c5b5baa830">op1</a>;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classRegRegImmOp.html#ab7f6c314ada01b3d3a0155164279d6cb">  259</a></span>&#160;    uint64_t <a class="code" href="classRegRegImmOp.html#ab7f6c314ada01b3d3a0155164279d6cb">imm</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="classRegRegImmOp.html#abec3eb4ce5baac3965a18ef9c14b78a7">  261</a></span>&#160;    <a class="code" href="classRegRegImmOp.html#abec3eb4ce5baac3965a18ef9c14b78a7">RegRegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                uint64_t _imm) :</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        dest(_dest), op1(_op1), imm(_imm)</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    {}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;};</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp.html">  272</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMiscRegRegImmOp.html">MiscRegRegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp.html#a13a2f38d036fe90498cd165cf247700b">  275</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classMiscRegRegImmOp.html#a13a2f38d036fe90498cd165cf247700b">dest</a>;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp.html#ac1d2e85de2e571b99b5a6faa017d92b2">  276</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMiscRegRegImmOp.html#ac1d2e85de2e571b99b5a6faa017d92b2">op1</a>;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp.html#af5805912fad00f1c4ac04783346a5de3">  277</a></span>&#160;    uint64_t <a class="code" href="classMiscRegRegImmOp.html#af5805912fad00f1c4ac04783346a5de3">imm</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp.html#a9282ad31211eb061cbbfffc1dd0bfdcb">  279</a></span>&#160;    <a class="code" href="classMiscRegRegImmOp.html#a9282ad31211eb061cbbfffc1dd0bfdcb">MiscRegRegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                    uint64_t _imm) :</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        dest(_dest), op1(_op1), imm(_imm)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    {}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;};</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp.html">  290</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegMiscRegImmOp.html">RegMiscRegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp.html#a5879af82f5e9578ae6277ad83c454e8b">  293</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegMiscRegImmOp.html#a5879af82f5e9578ae6277ad83c454e8b">dest</a>;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp.html#a4b1a9f2dc905f91b7994a6902057abb9">  294</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classRegMiscRegImmOp.html#a4b1a9f2dc905f91b7994a6902057abb9">op1</a>;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp.html#abf201c5d041d0f595548c3cd19036929">  295</a></span>&#160;    uint64_t <a class="code" href="classRegMiscRegImmOp.html#abf201c5d041d0f595548c3cd19036929">imm</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp.html#a8762f193059b6e8cbf275f108b3cf30d">  297</a></span>&#160;    <a class="code" href="classRegMiscRegImmOp.html#a8762f193059b6e8cbf275f108b3cf30d">RegMiscRegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _op1,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                    uint64_t _imm) :</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        dest(_dest), op1(_op1), imm(_imm)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    {}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;};</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classRegImmImmOp.html">  308</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegImmImmOp.html">RegImmImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classRegImmImmOp.html#ae939b42762a7f34a11c8df4c9a101990">  311</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegImmImmOp.html#ae939b42762a7f34a11c8df4c9a101990">dest</a>;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="classRegImmImmOp.html#a569d872464c7210335cac97af4e6f575">  312</a></span>&#160;    uint64_t <a class="code" href="classRegImmImmOp.html#a569d872464c7210335cac97af4e6f575">imm1</a>;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classRegImmImmOp.html#a25ba55e5c2c65a54599619fe2dbcb98f">  313</a></span>&#160;    uint64_t <a class="code" href="classRegImmImmOp.html#a25ba55e5c2c65a54599619fe2dbcb98f">imm2</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classRegImmImmOp.html#a76ee246b80555986417865de3c77f882">  315</a></span>&#160;    <a class="code" href="classRegImmImmOp.html#a76ee246b80555986417865de3c77f882">RegImmImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, uint64_t _imm1, uint64_t _imm2) :</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        dest(_dest), imm1(_imm1), imm2(_imm2)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    {}</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;};</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp.html">  325</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegImmImmOp.html">RegRegImmImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp.html#a0f969a774a1968090516d428b1410029">  328</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegImmImmOp.html#a0f969a774a1968090516d428b1410029">dest</a>;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp.html#a1c961a95642fd55b67bef292daaab628">  329</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegImmImmOp.html#a1c961a95642fd55b67bef292daaab628">op1</a>;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp.html#ac9634a1fe253ac387380ab4fec3020a0">  330</a></span>&#160;    uint64_t <a class="code" href="classRegRegImmImmOp.html#ac9634a1fe253ac387380ab4fec3020a0">imm1</a>;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp.html#a0a4a9d560a4b9c8e241004ef9895aff1">  331</a></span>&#160;    uint64_t <a class="code" href="classRegRegImmImmOp.html#a0a4a9d560a4b9c8e241004ef9895aff1">imm2</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp.html#a6e372d57265b5acdc9bae4d3ae74f977">  333</a></span>&#160;    <a class="code" href="classRegRegImmImmOp.html#a6e372d57265b5acdc9bae4d3ae74f977">RegRegImmImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                   uint64_t _imm1, uint64_t _imm2) :</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        dest(_dest), op1(_op1), imm1(_imm1), imm2(_imm2)</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    {}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;};</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html">  344</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegImmRegShiftOp.html">RegImmRegShiftOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;{</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html#a8d9bab7ff4052de60107baea595d69cd">  347</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegImmRegShiftOp.html#a8d9bab7ff4052de60107baea595d69cd">dest</a>;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html#a3fd7e3da0c1796099feba288585c303f">  348</a></span>&#160;    uint64_t <a class="code" href="classRegImmRegShiftOp.html#a3fd7e3da0c1796099feba288585c303f">imm</a>;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html#ab0a8617ca9f78fe68305a0d147f02b89">  349</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegImmRegShiftOp.html#ab0a8617ca9f78fe68305a0d147f02b89">op1</a>;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html#ab8ec39263be1b35228b1ef7eadfec05f">  350</a></span>&#160;    int32_t <a class="code" href="classRegImmRegShiftOp.html#ab8ec39263be1b35228b1ef7eadfec05f">shiftAmt</a>;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html#a28356d5d48f7c17dacd0a77fe14214ef">  351</a></span>&#160;    <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="classRegImmRegShiftOp.html#a28356d5d48f7c17dacd0a77fe14214ef">shiftType</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html#a19b1e345a4b5c87c1338c0dfd6d61fb6">  353</a></span>&#160;    <a class="code" href="classRegImmRegShiftOp.html#a19b1e345a4b5c87c1338c0dfd6d61fb6">RegImmRegShiftOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                     <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, uint64_t _imm, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                     int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType) :</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        dest(_dest), imm(_imm), op1(_op1),</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        shiftAmt(_shiftAmt), shiftType(_shiftType)</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    {}</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;};</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classUnknownOp.html">  365</a></span>&#160;<span class="keyword">class </span><a class="code" href="classUnknownOp.html">UnknownOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classUnknownOp.html#aaf34603c2b6bf83c980dc976c1d4c396">  369</a></span>&#160;    <a class="code" href="classUnknownOp.html#aaf34603c2b6bf83c980dc976c1d4c396">UnknownOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass) :</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    {}</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;};</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classMcrMrcMiscInst.html">  383</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMcrMrcMiscInst.html">McrMrcMiscInst</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">  386</a></span>&#160;    uint64_t <a class="code" href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">iss</a>;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="classMcrMrcMiscInst.html#aee156a21828e7bab3d75a7ad05c2a70a">  387</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classMcrMrcMiscInst.html#aee156a21828e7bab3d75a7ad05c2a70a">miscReg</a>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="classMcrMrcMiscInst.html">McrMrcMiscInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *_mnemonic, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                   uint64_t _iss, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _miscReg);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                  <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) <span class="keyword">const override</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;};</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classMcrMrcImplDefined.html">  405</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMcrMrcImplDefined.html">McrMrcImplDefined</a> : <span class="keyword">public</span> <a class="code" href="classMcrMrcMiscInst.html">McrMrcMiscInst</a></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="classMcrMrcImplDefined.html">McrMrcImplDefined</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *_mnemonic, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                      uint64_t _iss, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _miscReg);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                  <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) <span class="keyword">const override</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    std::string <a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">generateDisassembly</a>(</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;};</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classRegImmRegShiftOp_html_ab0a8617ca9f78fe68305a0d147f02b89"><div class="ttname"><a href="classRegImmRegShiftOp.html#ab0a8617ca9f78fe68305a0d147f02b89">RegImmRegShiftOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00349">misc.hh:349</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="classRegImmRegShiftOp_html_a3fd7e3da0c1796099feba288585c303f"><div class="ttname"><a href="classRegImmRegShiftOp.html#a3fd7e3da0c1796099feba288585c303f">RegImmRegShiftOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00348">misc.hh:348</a></div></div>
<div class="ttc" id="classRegRegImmOp_html_ab0968de2312266de4c9f53c5b5baa830"><div class="ttname"><a href="classRegRegImmOp.html#ab0968de2312266de4c9f53c5b5baa830">RegRegImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00258">misc.hh:258</a></div></div>
<div class="ttc" id="classRegRegRegRegOp_html_ac0cd5f36c59861e8e34c7293fdd7a247"><div class="ttname"><a href="classRegRegRegRegOp.html#ac0cd5f36c59861e8e34c7293fdd7a247">RegRegRegRegOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00223">misc.hh:223</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classMsrBase_html_a3d49c27358c77714730cc7f00ee160ca"><div class="ttname"><a href="classMsrBase.html#a3d49c27358c77714730cc7f00ee160ca">MsrBase::MsrBase</a></div><div class="ttdeci">MsrBase(const char *mnem, ExtMachInst _machInst, OpClass __opClass, uint8_t _byteMask)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00064">misc.hh:64</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html_ab8127d4ae84490a24e424b7f84c0ebc5"><div class="ttname"><a href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">McrMrcMiscInst::iss</a></div><div class="ttdeci">uint64_t iss</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00386">misc.hh:386</a></div></div>
<div class="ttc" id="classRegRegRegRegOp_html_afc4b734c8af0694d16fb635d015c1724"><div class="ttname"><a href="classRegRegRegRegOp.html#afc4b734c8af0694d16fb635d015c1724">RegRegRegRegOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00221">misc.hh:221</a></div></div>
<div class="ttc" id="classMrrcOp_html_a280259a209395b5a8dbfae6bb1d0992d"><div class="ttname"><a href="classMrrcOp.html#a280259a209395b5a8dbfae6bb1d0992d">MrrcOp::dest2</a></div><div class="ttdeci">IntRegIndex dest2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00105">misc.hh:105</a></div></div>
<div class="ttc" id="classMcrrOp_html_a64a7474096dd249e8149e55d4e66da2a"><div class="ttname"><a href="classMcrrOp.html#a64a7474096dd249e8149e55d4e66da2a">McrrOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00122">misc.hh:122</a></div></div>
<div class="ttc" id="classRegRegImmImmOp_html_a0a4a9d560a4b9c8e241004ef9895aff1"><div class="ttname"><a href="classRegRegImmImmOp.html#a0a4a9d560a4b9c8e241004ef9895aff1">RegRegImmImmOp::imm2</a></div><div class="ttdeci">uint64_t imm2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00331">misc.hh:331</a></div></div>
<div class="ttc" id="classMrrcOp_html_a4b02df3ef54a8e48bf0eba6dea1101b2"><div class="ttname"><a href="classMrrcOp.html#a4b02df3ef54a8e48bf0eba6dea1101b2">MrrcOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00104">misc.hh:104</a></div></div>
<div class="ttc" id="classMsrBase_html"><div class="ttname"><a href="classMsrBase.html">MsrBase</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00059">misc.hh:59</a></div></div>
<div class="ttc" id="classImmOp_html_af7e18b00780b40b4f6e1fca82a5c5d0e"><div class="ttname"><a href="classImmOp.html#af7e18b00780b40b4f6e1fca82a5c5d0e">ImmOp::ImmOp</a></div><div class="ttdeci">ImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00143">misc.hh:143</a></div></div>
<div class="ttc" id="classRegImmImmOp_html_a25ba55e5c2c65a54599619fe2dbcb98f"><div class="ttname"><a href="classRegImmImmOp.html#a25ba55e5c2c65a54599619fe2dbcb98f">RegImmImmOp::imm2</a></div><div class="ttdeci">uint64_t imm2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00313">misc.hh:313</a></div></div>
<div class="ttc" id="classMrrcOp_html_a34a60cbbb05244d9af00d62dca916859"><div class="ttname"><a href="classMrrcOp.html#a34a60cbbb05244d9af00d62dca916859">MrrcOp::MrrcOp</a></div><div class="ttdeci">MrrcOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, MiscRegIndex _op1, IntRegIndex _dest, IntRegIndex _dest2, uint32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00108">misc.hh:108</a></div></div>
<div class="ttc" id="classRegImmRegOp_html"><div class="ttname"><a href="classRegImmRegOp.html">RegImmRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00182">misc.hh:182</a></div></div>
<div class="ttc" id="classMrrcOp_html_a8481427410398d1eb0b01891826734f7"><div class="ttname"><a href="classMrrcOp.html#a8481427410398d1eb0b01891826734f7">MrrcOp::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00106">misc.hh:106</a></div></div>
<div class="ttc" id="classRegRegRegImmOp_html_aa030dee8f09228c2c27193a2b370d1e9"><div class="ttname"><a href="classRegRegRegImmOp.html#aa030dee8f09228c2c27193a2b370d1e9">RegRegRegImmOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00204">misc.hh:204</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp_html"><div class="ttname"><a href="classRegMiscRegImmOp.html">RegMiscRegImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00290">misc.hh:290</a></div></div>
<div class="ttc" id="classArmISA_1_1PredOp_html"><div class="ttname"><a href="classArmISA_1_1PredOp.html">ArmISA::PredOp</a></div><div class="ttdoc">Base class for predicated integer operations. </div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00211">pred_inst.hh:211</a></div></div>
<div class="ttc" id="classRegRegImmOp_html"><div class="ttname"><a href="classRegRegImmOp.html">RegRegImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00254">misc.hh:254</a></div></div>
<div class="ttc" id="classStaticInst_html_ac41fde2ce1e9bbfde070437faf057af8"><div class="ttname"><a href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">StaticInst::execute</a></div><div class="ttdeci">virtual Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const =0</div></div>
<div class="ttc" id="classRegMiscRegImmOp_html_a8762f193059b6e8cbf275f108b3cf30d"><div class="ttname"><a href="classRegMiscRegImmOp.html#a8762f193059b6e8cbf275f108b3cf30d">RegMiscRegImmOp::RegMiscRegImmOp</a></div><div class="ttdeci">RegMiscRegImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, MiscRegIndex _op1, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00297">misc.hh:297</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classRegRegRegOp_html_a15bab7c7263a67f32bcf66dd9400b9a8"><div class="ttname"><a href="classRegRegRegOp.html#a15bab7c7263a67f32bcf66dd9400b9a8">RegRegRegOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00240">misc.hh:240</a></div></div>
<div class="ttc" id="classMsrImmOp_html_aa10fc09ccdc14f3fd6499d4a64f0bdf4"><div class="ttname"><a href="classMsrImmOp.html#aa10fc09ccdc14f3fd6499d4a64f0bdf4">MsrImmOp::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00075">misc.hh:75</a></div></div>
<div class="ttc" id="classUnknownOp_html_aaf34603c2b6bf83c980dc976c1d4c396"><div class="ttname"><a href="classUnknownOp.html#aaf34603c2b6bf83c980dc976c1d4c396">UnknownOp::UnknownOp</a></div><div class="ttdeci">UnknownOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00369">misc.hh:369</a></div></div>
<div class="ttc" id="classRegImmRegShiftOp_html"><div class="ttname"><a href="classRegImmRegShiftOp.html">RegImmRegShiftOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00344">misc.hh:344</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="classRegRegRegOp_html_a27760885a1750caa2d1d877445a3dd87"><div class="ttname"><a href="classRegRegRegOp.html#a27760885a1750caa2d1d877445a3dd87">RegRegRegOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00241">misc.hh:241</a></div></div>
<div class="ttc" id="classRegRegOp_html_a4b63d8f3e137962541e152b15c488e53"><div class="ttname"><a href="classRegRegOp.html#a4b63d8f3e137962541e152b15c488e53">RegRegOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00170">misc.hh:170</a></div></div>
<div class="ttc" id="classRegRegRegRegOp_html"><div class="ttname"><a href="classRegRegRegRegOp.html">RegRegRegRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00218">misc.hh:218</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp_html"><div class="ttname"><a href="classMiscRegRegImmOp.html">MiscRegRegImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00272">misc.hh:272</a></div></div>
<div class="ttc" id="classRegImmImmOp_html_ae939b42762a7f34a11c8df4c9a101990"><div class="ttname"><a href="classRegImmImmOp.html#ae939b42762a7f34a11c8df4c9a101990">RegImmImmOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00311">misc.hh:311</a></div></div>
<div class="ttc" id="classMsrImmOp_html"><div class="ttname"><a href="classMsrImmOp.html">MsrImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00072">misc.hh:72</a></div></div>
<div class="ttc" id="classMsrRegOp_html"><div class="ttname"><a href="classMsrRegOp.html">MsrRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00086">misc.hh:86</a></div></div>
<div class="ttc" id="classMrrcOp_html"><div class="ttname"><a href="classMrrcOp.html">MrrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00100">misc.hh:100</a></div></div>
<div class="ttc" id="classMrsOp_html_a59320877c8140a441a555dc55a4068d2"><div class="ttname"><a href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">MrsOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00048">misc.hh:48</a></div></div>
<div class="ttc" id="classRegImmRegOp_html_aae6693bc41559376a97d90fe79786a31"><div class="ttname"><a href="classRegImmRegOp.html#aae6693bc41559376a97d90fe79786a31">RegImmRegOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00187">misc.hh:187</a></div></div>
<div class="ttc" id="classRegImmImmOp_html"><div class="ttname"><a href="classRegImmImmOp.html">RegImmImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00308">misc.hh:308</a></div></div>
<div class="ttc" id="classImmOp_html"><div class="ttname"><a href="classImmOp.html">ImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00138">misc.hh:138</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="classMcrMrcImplDefined_html"><div class="ttname"><a href="classMcrMrcImplDefined.html">McrMrcImplDefined</a></div><div class="ttdoc">This class is also used for IMPLEMENTATION DEFINED registers, whose mcr/mrc behaviour is trappable ev...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00405">misc.hh:405</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp_html_a9282ad31211eb061cbbfffc1dd0bfdcb"><div class="ttname"><a href="classMiscRegRegImmOp.html#a9282ad31211eb061cbbfffc1dd0bfdcb">MiscRegRegImmOp::MiscRegRegImmOp</a></div><div class="ttdeci">MiscRegRegImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, MiscRegIndex _dest, IntRegIndex _op1, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00279">misc.hh:279</a></div></div>
<div class="ttc" id="classRegImmImmOp_html_a76ee246b80555986417865de3c77f882"><div class="ttname"><a href="classRegImmImmOp.html#a76ee246b80555986417865de3c77f882">RegImmImmOp::RegImmImmOp</a></div><div class="ttdeci">RegImmImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, uint64_t _imm1, uint64_t _imm2)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00315">misc.hh:315</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp_html_a4b1a9f2dc905f91b7994a6902057abb9"><div class="ttname"><a href="classRegMiscRegImmOp.html#a4b1a9f2dc905f91b7994a6902057abb9">RegMiscRegImmOp::op1</a></div><div class="ttdeci">MiscRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00294">misc.hh:294</a></div></div>
<div class="ttc" id="classMrsOp_html_ab64826f45b4a3f39ecaf55ab68199592"><div class="ttname"><a href="classMrsOp.html#ab64826f45b4a3f39ecaf55ab68199592">MrsOp::MrsOp</a></div><div class="ttdeci">MrsOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00050">misc.hh:50</a></div></div>
<div class="ttc" id="classRegRegImmImmOp_html_a1c961a95642fd55b67bef292daaab628"><div class="ttname"><a href="classRegRegImmImmOp.html#a1c961a95642fd55b67bef292daaab628">RegRegImmImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00329">misc.hh:329</a></div></div>
<div class="ttc" id="classRegRegImmImmOp_html_a6e372d57265b5acdc9bae4d3ae74f977"><div class="ttname"><a href="classRegRegImmImmOp.html#a6e372d57265b5acdc9bae4d3ae74f977">RegRegImmImmOp::RegRegImmImmOp</a></div><div class="ttdeci">RegRegImmImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, uint64_t _imm1, uint64_t _imm2)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00333">misc.hh:333</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="classRegRegImmOp_html_ab7f6c314ada01b3d3a0155164279d6cb"><div class="ttname"><a href="classRegRegImmOp.html#ab7f6c314ada01b3d3a0155164279d6cb">RegRegImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00259">misc.hh:259</a></div></div>
<div class="ttc" id="classRegRegRegRegOp_html_a1747d23f78b4385a85314889337ee5da"><div class="ttname"><a href="classRegRegRegRegOp.html#a1747d23f78b4385a85314889337ee5da">RegRegRegRegOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00222">misc.hh:222</a></div></div>
<div class="ttc" id="classUnknownOp_html"><div class="ttname"><a href="classUnknownOp.html">UnknownOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00365">misc.hh:365</a></div></div>
<div class="ttc" id="classRegRegRegOp_html"><div class="ttname"><a href="classRegRegRegOp.html">RegRegRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00237">misc.hh:237</a></div></div>
<div class="ttc" id="classRegImmRegShiftOp_html_a8d9bab7ff4052de60107baea595d69cd"><div class="ttname"><a href="classRegImmRegShiftOp.html#a8d9bab7ff4052de60107baea595d69cd">RegImmRegShiftOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00347">misc.hh:347</a></div></div>
<div class="ttc" id="classRegImmRegShiftOp_html_a19b1e345a4b5c87c1338c0dfd6d61fb6"><div class="ttname"><a href="classRegImmRegShiftOp.html#a19b1e345a4b5c87c1338c0dfd6d61fb6">RegImmRegShiftOp::RegImmRegShiftOp</a></div><div class="ttdeci">RegImmRegShiftOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, uint64_t _imm, IntRegIndex _op1, int32_t _shiftAmt, ArmShiftType _shiftType)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00353">misc.hh:353</a></div></div>
<div class="ttc" id="classRegRegRegRegOp_html_a9b9dbe572d4e08b2214ca4dd89bbc285"><div class="ttname"><a href="classRegRegRegRegOp.html#a9b9dbe572d4e08b2214ca4dd89bbc285">RegRegRegRegOp::RegRegRegRegOp</a></div><div class="ttdeci">RegRegRegRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, IntRegIndex _op3)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00226">misc.hh:226</a></div></div>
<div class="ttc" id="classRegRegRegImmOp_html_a28434054858603123c5c47d69443af96"><div class="ttname"><a href="classRegRegRegImmOp.html#a28434054858603123c5c47d69443af96">RegRegRegImmOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00202">misc.hh:202</a></div></div>
<div class="ttc" id="classMsrRegOp_html_a3821294c7e02e3a078b2379db2ad7f9b"><div class="ttname"><a href="classMsrRegOp.html#a3821294c7e02e3a078b2379db2ad7f9b">MsrRegOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00089">misc.hh:89</a></div></div>
<div class="ttc" id="classRegImmRegOp_html_a19f466b2e792d18cd0eabcd2ece0547f"><div class="ttname"><a href="classRegImmRegOp.html#a19f466b2e792d18cd0eabcd2ece0547f">RegImmRegOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00186">misc.hh:186</a></div></div>
<div class="ttc" id="classRegImmOp_html_a0a20a0a34c6692523be9147a9dee87c9"><div class="ttname"><a href="classRegImmOp.html#a0a20a0a34c6692523be9147a9dee87c9">RegImmOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00155">misc.hh:155</a></div></div>
<div class="ttc" id="classMcrrOp_html_a5cde780fd1bcf4f5b622c1be69ebeb0e"><div class="ttname"><a href="classMcrrOp.html#a5cde780fd1bcf4f5b622c1be69ebeb0e">McrrOp::dest</a></div><div class="ttdeci">MiscRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00124">misc.hh:124</a></div></div>
<div class="ttc" id="classRegRegImmImmOp_html_ac9634a1fe253ac387380ab4fec3020a0"><div class="ttname"><a href="classRegRegImmImmOp.html#ac9634a1fe253ac387380ab4fec3020a0">RegRegImmImmOp::imm1</a></div><div class="ttdeci">uint64_t imm1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00330">misc.hh:330</a></div></div>
<div class="ttc" id="classRegRegOp_html_aae933e4a79820f65c006049c3346fc56"><div class="ttname"><a href="classRegRegOp.html#aae933e4a79820f65c006049c3346fc56">RegRegOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00171">misc.hh:171</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp_html_abf201c5d041d0f595548c3cd19036929"><div class="ttname"><a href="classRegMiscRegImmOp.html#abf201c5d041d0f595548c3cd19036929">RegMiscRegImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00295">misc.hh:295</a></div></div>
<div class="ttc" id="classRegImmOp_html_a994abcae9edcb062b9dd6205933ee817"><div class="ttname"><a href="classRegImmOp.html#a994abcae9edcb062b9dd6205933ee817">RegImmOp::RegImmOp</a></div><div class="ttdeci">RegImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00158">misc.hh:158</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classRegRegRegImmOp_html"><div class="ttname"><a href="classRegRegRegImmOp.html">RegRegRegImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00199">misc.hh:199</a></div></div>
<div class="ttc" id="classRegImmOp_html_a02555bb57a01c8ae7f30f7110a764af0"><div class="ttname"><a href="classRegImmOp.html#a02555bb57a01c8ae7f30f7110a764af0">RegImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00156">misc.hh:156</a></div></div>
<div class="ttc" id="classRegRegRegOp_html_a4016d3e0f4c51ed7080d2ac61b0e9f51"><div class="ttname"><a href="classRegRegRegOp.html#a4016d3e0f4c51ed7080d2ac61b0e9f51">RegRegRegOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00242">misc.hh:242</a></div></div>
<div class="ttc" id="classRegRegImmOp_html_abec3eb4ce5baac3965a18ef9c14b78a7"><div class="ttname"><a href="classRegRegImmOp.html#abec3eb4ce5baac3965a18ef9c14b78a7">RegRegImmOp::RegRegImmOp</a></div><div class="ttdeci">RegRegImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00261">misc.hh:261</a></div></div>
<div class="ttc" id="classRegImmRegOp_html_a5d21f71fb49bb4e7ae23674eb1571637"><div class="ttname"><a href="classRegImmRegOp.html#a5d21f71fb49bb4e7ae23674eb1571637">RegImmRegOp::RegImmRegOp</a></div><div class="ttdeci">RegImmRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, uint64_t _imm, IntRegIndex _op1)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00189">misc.hh:189</a></div></div>
<div class="ttc" id="classRegRegRegImmOp_html_aa0ea86f82d5d0f0ad0a980dd4a3e20b6"><div class="ttname"><a href="classRegRegRegImmOp.html#aa0ea86f82d5d0f0ad0a980dd4a3e20b6">RegRegRegImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00203">misc.hh:203</a></div></div>
<div class="ttc" id="classImmOp_html_a278eb184006f1d19f62bb4bff0714206"><div class="ttname"><a href="classImmOp.html#a278eb184006f1d19f62bb4bff0714206">ImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00141">misc.hh:141</a></div></div>
<div class="ttc" id="pred__inst_8hh_html"><div class="ttname"><a href="pred__inst_8hh.html">pred_inst.hh</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="classRegRegRegRegOp_html_a794b9eed209ee6fd13fca32be8224cd7"><div class="ttname"><a href="classRegRegRegRegOp.html#a794b9eed209ee6fd13fca32be8224cd7">RegRegRegRegOp::op3</a></div><div class="ttdeci">IntRegIndex op3</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00224">misc.hh:224</a></div></div>
<div class="ttc" id="classMrsOp_html_a45bd008ee85d6adaf3e6732e20514db7"><div class="ttname"><a href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">MrsOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00046">misc.cc:46</a></div></div>
<div class="ttc" id="classMsrBase_html_ab416701d647706aa7be539d3c80919c3"><div class="ttname"><a href="classMsrBase.html#ab416701d647706aa7be539d3c80919c3">MsrBase::byteMask</a></div><div class="ttdeci">uint8_t byteMask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00062">misc.hh:62</a></div></div>
<div class="ttc" id="classRegImmImmOp_html_a569d872464c7210335cac97af4e6f575"><div class="ttname"><a href="classRegImmImmOp.html#a569d872464c7210335cac97af4e6f575">RegImmImmOp::imm1</a></div><div class="ttdeci">uint64_t imm1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00312">misc.hh:312</a></div></div>
<div class="ttc" id="classRegImmRegOp_html_a1b057b034ce4b1806a3d192709ed3a2b"><div class="ttname"><a href="classRegImmRegOp.html#a1b057b034ce4b1806a3d192709ed3a2b">RegImmRegOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00185">misc.hh:185</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html"><div class="ttname"><a href="classMcrMrcMiscInst.html">McrMrcMiscInst</a></div><div class="ttdoc">Certain mrc/mcr instructions act as nops or flush the pipe based on what register the instruction is ...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00383">misc.hh:383</a></div></div>
<div class="ttc" id="classMcrrOp_html"><div class="ttname"><a href="classMcrrOp.html">McrrOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00119">misc.hh:119</a></div></div>
<div class="ttc" id="classMrrcOp_html_a1a9369e2b68ab9b2224b232adaf598ca"><div class="ttname"><a href="classMrrcOp.html#a1a9369e2b68ab9b2224b232adaf598ca">MrrcOp::op1</a></div><div class="ttdeci">MiscRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00103">misc.hh:103</a></div></div>
<div class="ttc" id="classRegRegImmOp_html_a06fabfff905be9100d7bbdf63c0a8da4"><div class="ttname"><a href="classRegRegImmOp.html#a06fabfff905be9100d7bbdf63c0a8da4">RegRegImmOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00257">misc.hh:257</a></div></div>
<div class="ttc" id="classRegImmOp_html"><div class="ttname"><a href="classRegImmOp.html">RegImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00152">misc.hh:152</a></div></div>
<div class="ttc" id="classRegRegOp_html"><div class="ttname"><a href="classRegRegOp.html">RegRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00167">misc.hh:167</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp_html_a13a2f38d036fe90498cd165cf247700b"><div class="ttname"><a href="classMiscRegRegImmOp.html#a13a2f38d036fe90498cd165cf247700b">MiscRegRegImmOp::dest</a></div><div class="ttdeci">MiscRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00275">misc.hh:275</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp_html_a5879af82f5e9578ae6277ad83c454e8b"><div class="ttname"><a href="classRegMiscRegImmOp.html#a5879af82f5e9578ae6277ad83c454e8b">RegMiscRegImmOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00293">misc.hh:293</a></div></div>
<div class="ttc" id="classRegRegImmImmOp_html_a0f969a774a1968090516d428b1410029"><div class="ttname"><a href="classRegRegImmImmOp.html#a0f969a774a1968090516d428b1410029">RegRegImmImmOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00328">misc.hh:328</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html_aee156a21828e7bab3d75a7ad05c2a70a"><div class="ttname"><a href="classMcrMrcMiscInst.html#aee156a21828e7bab3d75a7ad05c2a70a">McrMrcMiscInst::miscReg</a></div><div class="ttdeci">MiscRegIndex miscReg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00387">misc.hh:387</a></div></div>
<div class="ttc" id="classRegRegRegImmOp_html_a68605fee1790151e3d9f9a89c92472f5"><div class="ttname"><a href="classRegRegRegImmOp.html#a68605fee1790151e3d9f9a89c92472f5">RegRegRegImmOp::RegRegRegImmOp</a></div><div class="ttdeci">RegRegRegImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00207">misc.hh:207</a></div></div>
<div class="ttc" id="classRegImmRegShiftOp_html_ab8ec39263be1b35228b1ef7eadfec05f"><div class="ttname"><a href="classRegImmRegShiftOp.html#ab8ec39263be1b35228b1ef7eadfec05f">RegImmRegShiftOp::shiftAmt</a></div><div class="ttdeci">int32_t shiftAmt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00350">misc.hh:350</a></div></div>
<div class="ttc" id="classRegRegRegOp_html_afe9d2a4161288cd172113b18e3762f2e"><div class="ttname"><a href="classRegRegRegOp.html#afe9d2a4161288cd172113b18e3762f2e">RegRegRegOp::RegRegRegOp</a></div><div class="ttdeci">RegRegRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00244">misc.hh:244</a></div></div>
<div class="ttc" id="classRegImmRegShiftOp_html_a28356d5d48f7c17dacd0a77fe14214ef"><div class="ttname"><a href="classRegImmRegShiftOp.html#a28356d5d48f7c17dacd0a77fe14214ef">RegImmRegShiftOp::shiftType</a></div><div class="ttdeci">ArmShiftType shiftType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00351">misc.hh:351</a></div></div>
<div class="ttc" id="classMsrImmOp_html_a25125db47d280448fb46c3b9dbacec08"><div class="ttname"><a href="classMsrImmOp.html#a25125db47d280448fb46c3b9dbacec08">MsrImmOp::MsrImmOp</a></div><div class="ttdeci">MsrImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, uint32_t _imm, uint8_t _byteMask)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00077">misc.hh:77</a></div></div>
<div class="ttc" id="classRegRegImmImmOp_html"><div class="ttname"><a href="classRegRegImmImmOp.html">RegRegImmImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00325">misc.hh:325</a></div></div>
<div class="ttc" id="classRegRegRegImmOp_html_a356db5d3e7dcedfdc2fbf151cfa96d0b"><div class="ttname"><a href="classRegRegRegImmOp.html#a356db5d3e7dcedfdc2fbf151cfa96d0b">RegRegRegImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00205">misc.hh:205</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp_html_af5805912fad00f1c4ac04783346a5de3"><div class="ttname"><a href="classMiscRegRegImmOp.html#af5805912fad00f1c4ac04783346a5de3">MiscRegRegImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00277">misc.hh:277</a></div></div>
<div class="ttc" id="classMsrRegOp_html_ac73b02992d65f08cc9dba229aad2d9d0"><div class="ttname"><a href="classMsrRegOp.html#ac73b02992d65f08cc9dba229aad2d9d0">MsrRegOp::MsrRegOp</a></div><div class="ttdeci">MsrRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _op1, uint8_t _byteMask)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00091">misc.hh:91</a></div></div>
<div class="ttc" id="classRegRegOp_html_a8572a54c404de5fe22318382ecf2d9b0"><div class="ttname"><a href="classRegRegOp.html#a8572a54c404de5fe22318382ecf2d9b0">RegRegOp::RegRegOp</a></div><div class="ttdeci">RegRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00173">misc.hh:173</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classMrsOp_html"><div class="ttname"><a href="classMrsOp.html">MrsOp</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00045">misc.hh:45</a></div></div>
<div class="ttc" id="classMcrrOp_html_ab148aea79bbe8914dae52e9557a3aabf"><div class="ttname"><a href="classMcrrOp.html#ab148aea79bbe8914dae52e9557a3aabf">McrrOp::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00125">misc.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa2f84de7c24134154dbfb1cdab44b329"><div class="ttname"><a href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmISA::ArmShiftType</a></div><div class="ttdeci">ArmShiftType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00531">types.hh:531</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp_html_ac1d2e85de2e571b99b5a6faa017d92b2"><div class="ttname"><a href="classMiscRegRegImmOp.html#ac1d2e85de2e571b99b5a6faa017d92b2">MiscRegRegImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00276">misc.hh:276</a></div></div>
<div class="ttc" id="classMcrrOp_html_af62215648ec5a1a105113da6890a02af"><div class="ttname"><a href="classMcrrOp.html#af62215648ec5a1a105113da6890a02af">McrrOp::McrrOp</a></div><div class="ttdeci">McrrOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _op1, IntRegIndex _op2, MiscRegIndex _dest, uint32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00127">misc.hh:127</a></div></div>
<div class="ttc" id="classMcrrOp_html_aab6a75b659dd70f53b6a9a475977302c"><div class="ttname"><a href="classMcrrOp.html#aab6a75b659dd70f53b6a9a475977302c">McrrOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00123">misc.hh:123</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
