// Seed: 3288693061
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_3 = 1'b0;
  reg id_6;
  always @(posedge 1) begin
    id_6 <= 1;
  end
endmodule
