###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-26)
#  Generated on:      Fri Jul  1 13:20:39 2022
#  Design:            puf_super
#  Command:           writeTimingCon results/puf_super.sdc
###############################################################
#current_design puf_super
create_clock [get_ports {clk}]  -name ideal_clock -period 100.000000 -waveform {0.000000 50.000000}
set_propagated_clock  [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {si}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {si}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {si}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {si}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {rstn}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {rstn}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {rstn}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {rstn}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {puf_sel1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {puf_sel1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {puf_sel1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {puf_sel1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {puf_sel0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {puf_sel0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {puf_sel0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {puf_sel0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {length1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {length1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {length1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {length1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -min -no_design_rule [get_ports {length0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -min -no_design_rule [get_ports {length0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -rise -max -no_design_rule [get_ports {length0}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -fall -max -no_design_rule [get_ports {length0}]
set_load -pin_load -max  0.009  [get_ports {out}]
set_load -pin_load -min  0.009  [get_ports {out}]
set_load -pin_load -max  0.009  [get_ports {so}]
set_load -pin_load -min  0.009  [get_ports {so}]
set_max_fanout 20  [current_design]
set_max_transition 25  [current_design]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {rstn}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {puf_sel0}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {puf_sel1}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {si}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {reset}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {length0}]
set_input_delay -add_delay 50 -clock [get_clocks {ideal_clock}] [get_ports {length1}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {so}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out}]
group_path -name In2Out -from [get_ports {reset si rstn puf_sel1 puf_sel0 length1 length0}]  -to [get_ports {out so}] 
set __coll_4 [get_pins {ChalShiftReg_inst/c_reg_0_/D ChalShiftReg_inst/c_reg_0_/RESET_B ChalShiftReg_inst/c_reg_1_/D ChalShiftReg_inst/c_reg_1_/RESET_B ChalShiftReg_inst/c_reg_2_/D ChalShiftReg_inst/c_reg_2_/RESET_B ChalShiftReg_inst/c_reg_3_/D ChalShiftReg_inst/c_reg_3_/RESET_B ChalShiftReg_inst/c_reg_4_/D ChalShiftReg_inst/c_reg_4_/RESET_B ChalShiftReg_inst/c_reg_5_/D ChalShiftReg_inst/c_reg_5_/RESET_B ChalShiftReg_inst/c_reg_6_/D ChalShiftReg_inst/c_reg_6_/RESET_B ChalShiftReg_inst/c_reg_7_/D ChalShiftReg_inst/c_reg_7_/RESET_B ChalShiftReg_inst/c_reg_8_/D ChalShiftReg_inst/c_reg_8_/RESET_B ChalShiftReg_inst/c_reg_9_/D ChalShiftReg_inst/c_reg_9_/RESET_B ChalShiftReg_inst/c_reg_10_/D ChalShiftReg_inst/c_reg_10_/RESET_B ChalShiftReg_inst/c_reg_11_/D ChalShiftReg_inst/c_reg_11_/RESET_B ChalShiftReg_inst/c_reg_12_/D ChalShiftReg_inst/c_reg_12_/RESET_B ChalShiftReg_inst/c_reg_13_/D ChalShiftReg_inst/c_reg_13_/RESET_B ChalShiftReg_inst/c_reg_14_/D ChalShiftReg_inst/c_reg_14_/RESET_B ChalShiftReg_inst/c_reg_15_/D ChalShiftReg_inst/c_reg_15_/RESET_B ChalShiftReg_inst/c_reg_16_/D ChalShiftReg_inst/c_reg_16_/RESET_B ChalShiftReg_inst/c_reg_17_/D ChalShiftReg_inst/c_reg_17_/RESET_B ChalShiftReg_inst/c_reg_18_/D ChalShiftReg_inst/c_reg_18_/RESET_B ChalShiftReg_inst/c_reg_19_/D ChalShiftReg_inst/c_reg_19_/RESET_B ChalShiftReg_inst/c_reg_20_/D ChalShiftReg_inst/c_reg_20_/RESET_B ChalShiftReg_inst/c_reg_21_/D ChalShiftReg_inst/c_reg_21_/RESET_B ChalShiftReg_inst/c_reg_22_/D ChalShiftReg_inst/c_reg_22_/RESET_B ChalShiftReg_inst/c_reg_23_/D ChalShiftReg_inst/c_reg_23_/RESET_B ChalShiftReg_inst/c_reg_24_/D ChalShiftReg_inst/c_reg_24_/RESET_B ChalShiftReg_inst/c_reg_25_/D ChalShiftReg_inst/c_reg_25_/RESET_B ChalShiftReg_inst/c_reg_26_/D ChalShiftReg_inst/c_reg_26_/RESET_B ChalShiftReg_inst/c_reg_27_/D ChalShiftReg_inst/c_reg_27_/RESET_B ChalShiftReg_inst/c_reg_28_/D ChalShiftReg_inst/c_reg_28_/RESET_B ChalShiftReg_inst/c_reg_29_/D ChalShiftReg_inst/c_reg_29_/RESET_B ChalShiftReg_inst/c_reg_30_/D ChalShiftReg_inst/c_reg_30_/RESET_B ChalShiftReg_inst/c_reg_31_/D ChalShiftReg_inst/c_reg_31_/RESET_B ChalShiftReg_inst/c_reg_32_/D ChalShiftReg_inst/c_reg_32_/RESET_B ChalShiftReg_inst/c_reg_33_/D ChalShiftReg_inst/c_reg_33_/RESET_B ChalShiftReg_inst/c_reg_34_/D ChalShiftReg_inst/c_reg_34_/RESET_B ChalShiftReg_inst/c_reg_35_/D ChalShiftReg_inst/c_reg_35_/RESET_B ChalShiftReg_inst/c_reg_36_/D ChalShiftReg_inst/c_reg_36_/RESET_B ChalShiftReg_inst/c_reg_37_/D ChalShiftReg_inst/c_reg_37_/RESET_B ChalShiftReg_inst/c_reg_38_/D ChalShiftReg_inst/c_reg_38_/RESET_B ChalShiftReg_inst/c_reg_39_/D ChalShiftReg_inst/c_reg_39_/RESET_B ChalShiftReg_inst/c_reg_40_/D ChalShiftReg_inst/c_reg_40_/RESET_B ChalShiftReg_inst/c_reg_41_/D ChalShiftReg_inst/c_reg_41_/RESET_B ChalShiftReg_inst/c_reg_42_/D ChalShiftReg_inst/c_reg_42_/RESET_B ChalShiftReg_inst/c_reg_43_/D ChalShiftReg_inst/c_reg_43_/RESET_B ChalShiftReg_inst/c_reg_44_/D ChalShiftReg_inst/c_reg_44_/RESET_B ChalShiftReg_inst/c_reg_45_/D ChalShiftReg_inst/c_reg_45_/RESET_B ChalShiftReg_inst/c_reg_46_/D ChalShiftReg_inst/c_reg_46_/RESET_B ChalShiftReg_inst/c_reg_47_/D ChalShiftReg_inst/c_reg_47_/RESET_B ChalShiftReg_inst/c_reg_48_/D ChalShiftReg_inst/c_reg_48_/RESET_B ChalShiftReg_inst/c_reg_49_/D ChalShiftReg_inst/c_reg_49_/RESET_B ChalShiftReg_inst/c_reg_50_/D ChalShiftReg_inst/c_reg_50_/RESET_B ChalShiftReg_inst/c_reg_51_/D ChalShiftReg_inst/c_reg_51_/RESET_B ChalShiftReg_inst/c_reg_52_/D ChalShiftReg_inst/c_reg_52_/RESET_B ChalShiftReg_inst/c_reg_53_/D ChalShiftReg_inst/c_reg_53_/RESET_B ChalShiftReg_inst/c_reg_54_/D ChalShiftReg_inst/c_reg_54_/RESET_B ChalShiftReg_inst/c_reg_55_/D ChalShiftReg_inst/c_reg_55_/RESET_B ChalShiftReg_inst/c_reg_56_/D ChalShiftReg_inst/c_reg_56_/RESET_B ChalShiftReg_inst/c_reg_57_/D ChalShiftReg_inst/c_reg_57_/RESET_B ChalShiftReg_inst/c_reg_58_/D ChalShiftReg_inst/c_reg_58_/RESET_B ChalShiftReg_inst/c_reg_59_/D ChalShiftReg_inst/c_reg_59_/RESET_B ChalShiftReg_inst/c_reg_60_/D ChalShiftReg_inst/c_reg_60_/RESET_B ChalShiftReg_inst/c_reg_61_/D ChalShiftReg_inst/c_reg_61_/RESET_B ChalShiftReg_inst/c_reg_62_/D ChalShiftReg_inst/c_reg_62_/RESET_B ChalShiftReg_inst/c_reg_63_/D ChalShiftReg_inst/c_reg_63_/RESET_B ChalShiftReg_inst/c_reg_64_/D ChalShiftReg_inst/c_reg_64_/RESET_B ChalShiftReg_inst/c_reg_65_/D ChalShiftReg_inst/c_reg_65_/RESET_B ChalShiftReg_inst/c_reg_66_/D ChalShiftReg_inst/c_reg_66_/RESET_B ChalShiftReg_inst/c_reg_67_/D ChalShiftReg_inst/c_reg_67_/RESET_B ChalShiftReg_inst/c_reg_68_/D ChalShiftReg_inst/c_reg_68_/RESET_B ChalShiftReg_inst/c_reg_69_/D ChalShiftReg_inst/c_reg_69_/RESET_B ChalShiftReg_inst/c_reg_70_/D ChalShiftReg_inst/c_reg_70_/RESET_B ChalShiftReg_inst/c_reg_71_/D ChalShiftReg_inst/c_reg_71_/RESET_B ChalShiftReg_inst/c_reg_72_/D ChalShiftReg_inst/c_reg_72_/RESET_B ChalShiftReg_inst/c_reg_73_/D ChalShiftReg_inst/c_reg_73_/RESET_B ChalShiftReg_inst/c_reg_74_/D ChalShiftReg_inst/c_reg_74_/RESET_B ChalShiftReg_inst/c_reg_75_/D ChalShiftReg_inst/c_reg_75_/RESET_B ChalShiftReg_inst/c_reg_76_/D ChalShiftReg_inst/c_reg_76_/RESET_B ChalShiftReg_inst/c_reg_77_/D ChalShiftReg_inst/c_reg_77_/RESET_B ChalShiftReg_inst/c_reg_78_/D ChalShiftReg_inst/c_reg_78_/RESET_B ChalShiftReg_inst/c_reg_79_/D ChalShiftReg_inst/c_reg_79_/RESET_B ChalShiftReg_inst/c_reg_80_/D ChalShiftReg_inst/c_reg_80_/RESET_B ChalShiftReg_inst/c_reg_81_/D ChalShiftReg_inst/c_reg_81_/RESET_B ChalShiftReg_inst/c_reg_82_/D ChalShiftReg_inst/c_reg_82_/RESET_B ChalShiftReg_inst/c_reg_83_/D ChalShiftReg_inst/c_reg_83_/RESET_B ChalShiftReg_inst/c_reg_84_/D ChalShiftReg_inst/c_reg_84_/RESET_B ChalShiftReg_inst/c_reg_85_/D ChalShiftReg_inst/c_reg_85_/RESET_B ChalShiftReg_inst/c_reg_86_/D ChalShiftReg_inst/c_reg_86_/RESET_B ChalShiftReg_inst/c_reg_87_/D ChalShiftReg_inst/c_reg_87_/RESET_B ChalShiftReg_inst/c_reg_88_/D ChalShiftReg_inst/c_reg_88_/RESET_B ChalShiftReg_inst/c_reg_89_/D ChalShiftReg_inst/c_reg_89_/RESET_B ChalShiftReg_inst/c_reg_90_/D ChalShiftReg_inst/c_reg_90_/RESET_B ChalShiftReg_inst/c_reg_91_/D ChalShiftReg_inst/c_reg_91_/RESET_B ChalShiftReg_inst/c_reg_92_/D ChalShiftReg_inst/c_reg_92_/RESET_B ChalShiftReg_inst/c_reg_93_/D ChalShiftReg_inst/c_reg_93_/RESET_B ChalShiftReg_inst/c_reg_94_/D ChalShiftReg_inst/c_reg_94_/RESET_B ChalShiftReg_inst/c_reg_95_/D ChalShiftReg_inst/c_reg_95_/RESET_B ChalShiftReg_inst/c_reg_96_/D ChalShiftReg_inst/c_reg_96_/RESET_B ChalShiftReg_inst/c_reg_97_/D ChalShiftReg_inst/c_reg_97_/RESET_B ChalShiftReg_inst/c_reg_98_/D ChalShiftReg_inst/c_reg_98_/RESET_B ChalShiftReg_inst/c_reg_99_/D ChalShiftReg_inst/c_reg_99_/RESET_B ChalShiftReg_inst/c_reg_100_/D ChalShiftReg_inst/c_reg_100_/RESET_B ChalShiftReg_inst/c_reg_101_/D ChalShiftReg_inst/c_reg_101_/RESET_B ChalShiftReg_inst/c_reg_102_/D ChalShiftReg_inst/c_reg_102_/RESET_B ChalShiftReg_inst/c_reg_103_/D ChalShiftReg_inst/c_reg_103_/RESET_B ChalShiftReg_inst/c_reg_104_/D ChalShiftReg_inst/c_reg_104_/RESET_B ChalShiftReg_inst/c_reg_105_/D ChalShiftReg_inst/c_reg_105_/RESET_B ChalShiftReg_inst/c_reg_106_/D ChalShiftReg_inst/c_reg_106_/RESET_B ChalShiftReg_inst/c_reg_107_/D ChalShiftReg_inst/c_reg_107_/RESET_B ChalShiftReg_inst/c_reg_108_/D ChalShiftReg_inst/c_reg_108_/RESET_B ChalShiftReg_inst/c_reg_109_/D ChalShiftReg_inst/c_reg_109_/RESET_B ChalShiftReg_inst/c_reg_110_/D ChalShiftReg_inst/c_reg_110_/RESET_B ChalShiftReg_inst/c_reg_111_/D ChalShiftReg_inst/c_reg_111_/RESET_B ChalShiftReg_inst/c_reg_112_/D ChalShiftReg_inst/c_reg_112_/RESET_B ChalShiftReg_inst/c_reg_113_/D}]
append_to_collection __coll_4 [get_pins {ChalShiftReg_inst/c_reg_113_/RESET_B ChalShiftReg_inst/c_reg_114_/D ChalShiftReg_inst/c_reg_114_/RESET_B ChalShiftReg_inst/c_reg_115_/D ChalShiftReg_inst/c_reg_115_/RESET_B ChalShiftReg_inst/c_reg_116_/D ChalShiftReg_inst/c_reg_116_/RESET_B ChalShiftReg_inst/c_reg_117_/D ChalShiftReg_inst/c_reg_117_/RESET_B ChalShiftReg_inst/c_reg_118_/D ChalShiftReg_inst/c_reg_118_/RESET_B ChalShiftReg_inst/c_reg_119_/D ChalShiftReg_inst/c_reg_119_/RESET_B ChalShiftReg_inst/c_reg_120_/D ChalShiftReg_inst/c_reg_120_/RESET_B ChalShiftReg_inst/c_reg_121_/D ChalShiftReg_inst/c_reg_121_/RESET_B ChalShiftReg_inst/c_reg_122_/D ChalShiftReg_inst/c_reg_122_/RESET_B ChalShiftReg_inst/c_reg_123_/D ChalShiftReg_inst/c_reg_123_/RESET_B ChalShiftReg_inst/c_reg_124_/D ChalShiftReg_inst/c_reg_124_/RESET_B ChalShiftReg_inst/c_reg_125_/D ChalShiftReg_inst/c_reg_125_/RESET_B ChalShiftReg_inst/c_reg_126_/D ChalShiftReg_inst/c_reg_126_/RESET_B ChalShiftReg_inst/c_reg_127_/D ChalShiftReg_inst/c_reg_127_/RESET_B}]
group_path -name In2Reg -from [get_ports {reset si rstn puf_sel1 puf_sel0 length1 length0}]  -to $__coll_4  
group_path -name Reg2Out -from [get_pins {ChalShiftReg_inst/c_reg_0_/CLK ChalShiftReg_inst/c_reg_1_/CLK ChalShiftReg_inst/c_reg_2_/CLK ChalShiftReg_inst/c_reg_3_/CLK ChalShiftReg_inst/c_reg_4_/CLK ChalShiftReg_inst/c_reg_5_/CLK ChalShiftReg_inst/c_reg_6_/CLK ChalShiftReg_inst/c_reg_7_/CLK ChalShiftReg_inst/c_reg_8_/CLK ChalShiftReg_inst/c_reg_9_/CLK ChalShiftReg_inst/c_reg_10_/CLK ChalShiftReg_inst/c_reg_11_/CLK ChalShiftReg_inst/c_reg_12_/CLK ChalShiftReg_inst/c_reg_13_/CLK ChalShiftReg_inst/c_reg_14_/CLK ChalShiftReg_inst/c_reg_15_/CLK ChalShiftReg_inst/c_reg_16_/CLK ChalShiftReg_inst/c_reg_17_/CLK ChalShiftReg_inst/c_reg_18_/CLK ChalShiftReg_inst/c_reg_19_/CLK ChalShiftReg_inst/c_reg_20_/CLK ChalShiftReg_inst/c_reg_21_/CLK ChalShiftReg_inst/c_reg_22_/CLK ChalShiftReg_inst/c_reg_23_/CLK ChalShiftReg_inst/c_reg_24_/CLK ChalShiftReg_inst/c_reg_25_/CLK ChalShiftReg_inst/c_reg_26_/CLK ChalShiftReg_inst/c_reg_27_/CLK ChalShiftReg_inst/c_reg_28_/CLK ChalShiftReg_inst/c_reg_29_/CLK ChalShiftReg_inst/c_reg_30_/CLK ChalShiftReg_inst/c_reg_31_/CLK ChalShiftReg_inst/c_reg_32_/CLK ChalShiftReg_inst/c_reg_33_/CLK ChalShiftReg_inst/c_reg_34_/CLK ChalShiftReg_inst/c_reg_35_/CLK ChalShiftReg_inst/c_reg_36_/CLK ChalShiftReg_inst/c_reg_37_/CLK ChalShiftReg_inst/c_reg_38_/CLK ChalShiftReg_inst/c_reg_39_/CLK ChalShiftReg_inst/c_reg_40_/CLK ChalShiftReg_inst/c_reg_41_/CLK ChalShiftReg_inst/c_reg_42_/CLK ChalShiftReg_inst/c_reg_43_/CLK ChalShiftReg_inst/c_reg_44_/CLK ChalShiftReg_inst/c_reg_45_/CLK ChalShiftReg_inst/c_reg_46_/CLK ChalShiftReg_inst/c_reg_47_/CLK ChalShiftReg_inst/c_reg_48_/CLK ChalShiftReg_inst/c_reg_49_/CLK ChalShiftReg_inst/c_reg_50_/CLK ChalShiftReg_inst/c_reg_51_/CLK ChalShiftReg_inst/c_reg_52_/CLK ChalShiftReg_inst/c_reg_53_/CLK ChalShiftReg_inst/c_reg_54_/CLK ChalShiftReg_inst/c_reg_55_/CLK ChalShiftReg_inst/c_reg_56_/CLK ChalShiftReg_inst/c_reg_57_/CLK ChalShiftReg_inst/c_reg_58_/CLK ChalShiftReg_inst/c_reg_59_/CLK ChalShiftReg_inst/c_reg_60_/CLK ChalShiftReg_inst/c_reg_61_/CLK ChalShiftReg_inst/c_reg_62_/CLK ChalShiftReg_inst/c_reg_63_/CLK ChalShiftReg_inst/c_reg_64_/CLK ChalShiftReg_inst/c_reg_65_/CLK ChalShiftReg_inst/c_reg_66_/CLK ChalShiftReg_inst/c_reg_67_/CLK ChalShiftReg_inst/c_reg_68_/CLK ChalShiftReg_inst/c_reg_69_/CLK ChalShiftReg_inst/c_reg_70_/CLK ChalShiftReg_inst/c_reg_71_/CLK ChalShiftReg_inst/c_reg_72_/CLK ChalShiftReg_inst/c_reg_73_/CLK ChalShiftReg_inst/c_reg_74_/CLK ChalShiftReg_inst/c_reg_75_/CLK ChalShiftReg_inst/c_reg_76_/CLK ChalShiftReg_inst/c_reg_77_/CLK ChalShiftReg_inst/c_reg_78_/CLK ChalShiftReg_inst/c_reg_79_/CLK ChalShiftReg_inst/c_reg_80_/CLK ChalShiftReg_inst/c_reg_81_/CLK ChalShiftReg_inst/c_reg_82_/CLK ChalShiftReg_inst/c_reg_83_/CLK ChalShiftReg_inst/c_reg_84_/CLK ChalShiftReg_inst/c_reg_85_/CLK ChalShiftReg_inst/c_reg_86_/CLK ChalShiftReg_inst/c_reg_87_/CLK ChalShiftReg_inst/c_reg_88_/CLK ChalShiftReg_inst/c_reg_89_/CLK ChalShiftReg_inst/c_reg_90_/CLK ChalShiftReg_inst/c_reg_91_/CLK ChalShiftReg_inst/c_reg_92_/CLK ChalShiftReg_inst/c_reg_93_/CLK ChalShiftReg_inst/c_reg_94_/CLK ChalShiftReg_inst/c_reg_95_/CLK ChalShiftReg_inst/c_reg_96_/CLK ChalShiftReg_inst/c_reg_97_/CLK ChalShiftReg_inst/c_reg_98_/CLK ChalShiftReg_inst/c_reg_99_/CLK ChalShiftReg_inst/c_reg_100_/CLK ChalShiftReg_inst/c_reg_101_/CLK ChalShiftReg_inst/c_reg_102_/CLK ChalShiftReg_inst/c_reg_103_/CLK ChalShiftReg_inst/c_reg_104_/CLK ChalShiftReg_inst/c_reg_105_/CLK ChalShiftReg_inst/c_reg_106_/CLK ChalShiftReg_inst/c_reg_107_/CLK ChalShiftReg_inst/c_reg_108_/CLK ChalShiftReg_inst/c_reg_109_/CLK ChalShiftReg_inst/c_reg_110_/CLK ChalShiftReg_inst/c_reg_111_/CLK ChalShiftReg_inst/c_reg_112_/CLK ChalShiftReg_inst/c_reg_113_/CLK ChalShiftReg_inst/c_reg_114_/CLK ChalShiftReg_inst/c_reg_115_/CLK ChalShiftReg_inst/c_reg_116_/CLK ChalShiftReg_inst/c_reg_117_/CLK ChalShiftReg_inst/c_reg_118_/CLK ChalShiftReg_inst/c_reg_119_/CLK ChalShiftReg_inst/c_reg_120_/CLK ChalShiftReg_inst/c_reg_121_/CLK ChalShiftReg_inst/c_reg_122_/CLK ChalShiftReg_inst/c_reg_123_/CLK ChalShiftReg_inst/c_reg_124_/CLK ChalShiftReg_inst/c_reg_125_/CLK ChalShiftReg_inst/c_reg_126_/CLK ChalShiftReg_inst/c_reg_127_/CLK}]  -to [get_ports {out so}] 
set __coll_8 [get_pins {ChalShiftReg_inst/c_reg_0_/D ChalShiftReg_inst/c_reg_0_/RESET_B ChalShiftReg_inst/c_reg_1_/D ChalShiftReg_inst/c_reg_1_/RESET_B ChalShiftReg_inst/c_reg_2_/D ChalShiftReg_inst/c_reg_2_/RESET_B ChalShiftReg_inst/c_reg_3_/D ChalShiftReg_inst/c_reg_3_/RESET_B ChalShiftReg_inst/c_reg_4_/D ChalShiftReg_inst/c_reg_4_/RESET_B ChalShiftReg_inst/c_reg_5_/D ChalShiftReg_inst/c_reg_5_/RESET_B ChalShiftReg_inst/c_reg_6_/D ChalShiftReg_inst/c_reg_6_/RESET_B ChalShiftReg_inst/c_reg_7_/D ChalShiftReg_inst/c_reg_7_/RESET_B ChalShiftReg_inst/c_reg_8_/D ChalShiftReg_inst/c_reg_8_/RESET_B ChalShiftReg_inst/c_reg_9_/D ChalShiftReg_inst/c_reg_9_/RESET_B ChalShiftReg_inst/c_reg_10_/D ChalShiftReg_inst/c_reg_10_/RESET_B ChalShiftReg_inst/c_reg_11_/D ChalShiftReg_inst/c_reg_11_/RESET_B ChalShiftReg_inst/c_reg_12_/D ChalShiftReg_inst/c_reg_12_/RESET_B ChalShiftReg_inst/c_reg_13_/D ChalShiftReg_inst/c_reg_13_/RESET_B ChalShiftReg_inst/c_reg_14_/D ChalShiftReg_inst/c_reg_14_/RESET_B ChalShiftReg_inst/c_reg_15_/D ChalShiftReg_inst/c_reg_15_/RESET_B ChalShiftReg_inst/c_reg_16_/D ChalShiftReg_inst/c_reg_16_/RESET_B ChalShiftReg_inst/c_reg_17_/D ChalShiftReg_inst/c_reg_17_/RESET_B ChalShiftReg_inst/c_reg_18_/D ChalShiftReg_inst/c_reg_18_/RESET_B ChalShiftReg_inst/c_reg_19_/D ChalShiftReg_inst/c_reg_19_/RESET_B ChalShiftReg_inst/c_reg_20_/D ChalShiftReg_inst/c_reg_20_/RESET_B ChalShiftReg_inst/c_reg_21_/D ChalShiftReg_inst/c_reg_21_/RESET_B ChalShiftReg_inst/c_reg_22_/D ChalShiftReg_inst/c_reg_22_/RESET_B ChalShiftReg_inst/c_reg_23_/D ChalShiftReg_inst/c_reg_23_/RESET_B ChalShiftReg_inst/c_reg_24_/D ChalShiftReg_inst/c_reg_24_/RESET_B ChalShiftReg_inst/c_reg_25_/D ChalShiftReg_inst/c_reg_25_/RESET_B ChalShiftReg_inst/c_reg_26_/D ChalShiftReg_inst/c_reg_26_/RESET_B ChalShiftReg_inst/c_reg_27_/D ChalShiftReg_inst/c_reg_27_/RESET_B ChalShiftReg_inst/c_reg_28_/D ChalShiftReg_inst/c_reg_28_/RESET_B ChalShiftReg_inst/c_reg_29_/D ChalShiftReg_inst/c_reg_29_/RESET_B ChalShiftReg_inst/c_reg_30_/D ChalShiftReg_inst/c_reg_30_/RESET_B ChalShiftReg_inst/c_reg_31_/D ChalShiftReg_inst/c_reg_31_/RESET_B ChalShiftReg_inst/c_reg_32_/D ChalShiftReg_inst/c_reg_32_/RESET_B ChalShiftReg_inst/c_reg_33_/D ChalShiftReg_inst/c_reg_33_/RESET_B ChalShiftReg_inst/c_reg_34_/D ChalShiftReg_inst/c_reg_34_/RESET_B ChalShiftReg_inst/c_reg_35_/D ChalShiftReg_inst/c_reg_35_/RESET_B ChalShiftReg_inst/c_reg_36_/D ChalShiftReg_inst/c_reg_36_/RESET_B ChalShiftReg_inst/c_reg_37_/D ChalShiftReg_inst/c_reg_37_/RESET_B ChalShiftReg_inst/c_reg_38_/D ChalShiftReg_inst/c_reg_38_/RESET_B ChalShiftReg_inst/c_reg_39_/D ChalShiftReg_inst/c_reg_39_/RESET_B ChalShiftReg_inst/c_reg_40_/D ChalShiftReg_inst/c_reg_40_/RESET_B ChalShiftReg_inst/c_reg_41_/D ChalShiftReg_inst/c_reg_41_/RESET_B ChalShiftReg_inst/c_reg_42_/D ChalShiftReg_inst/c_reg_42_/RESET_B ChalShiftReg_inst/c_reg_43_/D ChalShiftReg_inst/c_reg_43_/RESET_B ChalShiftReg_inst/c_reg_44_/D ChalShiftReg_inst/c_reg_44_/RESET_B ChalShiftReg_inst/c_reg_45_/D ChalShiftReg_inst/c_reg_45_/RESET_B ChalShiftReg_inst/c_reg_46_/D ChalShiftReg_inst/c_reg_46_/RESET_B ChalShiftReg_inst/c_reg_47_/D ChalShiftReg_inst/c_reg_47_/RESET_B ChalShiftReg_inst/c_reg_48_/D ChalShiftReg_inst/c_reg_48_/RESET_B ChalShiftReg_inst/c_reg_49_/D ChalShiftReg_inst/c_reg_49_/RESET_B ChalShiftReg_inst/c_reg_50_/D ChalShiftReg_inst/c_reg_50_/RESET_B ChalShiftReg_inst/c_reg_51_/D ChalShiftReg_inst/c_reg_51_/RESET_B ChalShiftReg_inst/c_reg_52_/D ChalShiftReg_inst/c_reg_52_/RESET_B ChalShiftReg_inst/c_reg_53_/D ChalShiftReg_inst/c_reg_53_/RESET_B ChalShiftReg_inst/c_reg_54_/D ChalShiftReg_inst/c_reg_54_/RESET_B ChalShiftReg_inst/c_reg_55_/D ChalShiftReg_inst/c_reg_55_/RESET_B ChalShiftReg_inst/c_reg_56_/D ChalShiftReg_inst/c_reg_56_/RESET_B ChalShiftReg_inst/c_reg_57_/D ChalShiftReg_inst/c_reg_57_/RESET_B ChalShiftReg_inst/c_reg_58_/D ChalShiftReg_inst/c_reg_58_/RESET_B ChalShiftReg_inst/c_reg_59_/D ChalShiftReg_inst/c_reg_59_/RESET_B ChalShiftReg_inst/c_reg_60_/D ChalShiftReg_inst/c_reg_60_/RESET_B ChalShiftReg_inst/c_reg_61_/D ChalShiftReg_inst/c_reg_61_/RESET_B ChalShiftReg_inst/c_reg_62_/D ChalShiftReg_inst/c_reg_62_/RESET_B ChalShiftReg_inst/c_reg_63_/D ChalShiftReg_inst/c_reg_63_/RESET_B ChalShiftReg_inst/c_reg_64_/D ChalShiftReg_inst/c_reg_64_/RESET_B ChalShiftReg_inst/c_reg_65_/D ChalShiftReg_inst/c_reg_65_/RESET_B ChalShiftReg_inst/c_reg_66_/D ChalShiftReg_inst/c_reg_66_/RESET_B ChalShiftReg_inst/c_reg_67_/D ChalShiftReg_inst/c_reg_67_/RESET_B ChalShiftReg_inst/c_reg_68_/D ChalShiftReg_inst/c_reg_68_/RESET_B ChalShiftReg_inst/c_reg_69_/D ChalShiftReg_inst/c_reg_69_/RESET_B ChalShiftReg_inst/c_reg_70_/D ChalShiftReg_inst/c_reg_70_/RESET_B ChalShiftReg_inst/c_reg_71_/D ChalShiftReg_inst/c_reg_71_/RESET_B ChalShiftReg_inst/c_reg_72_/D ChalShiftReg_inst/c_reg_72_/RESET_B ChalShiftReg_inst/c_reg_73_/D ChalShiftReg_inst/c_reg_73_/RESET_B ChalShiftReg_inst/c_reg_74_/D ChalShiftReg_inst/c_reg_74_/RESET_B ChalShiftReg_inst/c_reg_75_/D ChalShiftReg_inst/c_reg_75_/RESET_B ChalShiftReg_inst/c_reg_76_/D ChalShiftReg_inst/c_reg_76_/RESET_B ChalShiftReg_inst/c_reg_77_/D ChalShiftReg_inst/c_reg_77_/RESET_B ChalShiftReg_inst/c_reg_78_/D ChalShiftReg_inst/c_reg_78_/RESET_B ChalShiftReg_inst/c_reg_79_/D ChalShiftReg_inst/c_reg_79_/RESET_B ChalShiftReg_inst/c_reg_80_/D ChalShiftReg_inst/c_reg_80_/RESET_B ChalShiftReg_inst/c_reg_81_/D ChalShiftReg_inst/c_reg_81_/RESET_B ChalShiftReg_inst/c_reg_82_/D ChalShiftReg_inst/c_reg_82_/RESET_B ChalShiftReg_inst/c_reg_83_/D ChalShiftReg_inst/c_reg_83_/RESET_B ChalShiftReg_inst/c_reg_84_/D ChalShiftReg_inst/c_reg_84_/RESET_B ChalShiftReg_inst/c_reg_85_/D ChalShiftReg_inst/c_reg_85_/RESET_B ChalShiftReg_inst/c_reg_86_/D ChalShiftReg_inst/c_reg_86_/RESET_B ChalShiftReg_inst/c_reg_87_/D ChalShiftReg_inst/c_reg_87_/RESET_B ChalShiftReg_inst/c_reg_88_/D ChalShiftReg_inst/c_reg_88_/RESET_B ChalShiftReg_inst/c_reg_89_/D ChalShiftReg_inst/c_reg_89_/RESET_B ChalShiftReg_inst/c_reg_90_/D ChalShiftReg_inst/c_reg_90_/RESET_B ChalShiftReg_inst/c_reg_91_/D ChalShiftReg_inst/c_reg_91_/RESET_B ChalShiftReg_inst/c_reg_92_/D ChalShiftReg_inst/c_reg_92_/RESET_B ChalShiftReg_inst/c_reg_93_/D ChalShiftReg_inst/c_reg_93_/RESET_B ChalShiftReg_inst/c_reg_94_/D ChalShiftReg_inst/c_reg_94_/RESET_B ChalShiftReg_inst/c_reg_95_/D ChalShiftReg_inst/c_reg_95_/RESET_B ChalShiftReg_inst/c_reg_96_/D ChalShiftReg_inst/c_reg_96_/RESET_B ChalShiftReg_inst/c_reg_97_/D ChalShiftReg_inst/c_reg_97_/RESET_B ChalShiftReg_inst/c_reg_98_/D ChalShiftReg_inst/c_reg_98_/RESET_B ChalShiftReg_inst/c_reg_99_/D ChalShiftReg_inst/c_reg_99_/RESET_B ChalShiftReg_inst/c_reg_100_/D ChalShiftReg_inst/c_reg_100_/RESET_B ChalShiftReg_inst/c_reg_101_/D ChalShiftReg_inst/c_reg_101_/RESET_B ChalShiftReg_inst/c_reg_102_/D ChalShiftReg_inst/c_reg_102_/RESET_B ChalShiftReg_inst/c_reg_103_/D ChalShiftReg_inst/c_reg_103_/RESET_B ChalShiftReg_inst/c_reg_104_/D ChalShiftReg_inst/c_reg_104_/RESET_B ChalShiftReg_inst/c_reg_105_/D ChalShiftReg_inst/c_reg_105_/RESET_B ChalShiftReg_inst/c_reg_106_/D ChalShiftReg_inst/c_reg_106_/RESET_B ChalShiftReg_inst/c_reg_107_/D ChalShiftReg_inst/c_reg_107_/RESET_B ChalShiftReg_inst/c_reg_108_/D ChalShiftReg_inst/c_reg_108_/RESET_B ChalShiftReg_inst/c_reg_109_/D ChalShiftReg_inst/c_reg_109_/RESET_B ChalShiftReg_inst/c_reg_110_/D ChalShiftReg_inst/c_reg_110_/RESET_B ChalShiftReg_inst/c_reg_111_/D ChalShiftReg_inst/c_reg_111_/RESET_B ChalShiftReg_inst/c_reg_112_/D ChalShiftReg_inst/c_reg_112_/RESET_B ChalShiftReg_inst/c_reg_113_/D}]
append_to_collection __coll_8 [get_pins {ChalShiftReg_inst/c_reg_113_/RESET_B ChalShiftReg_inst/c_reg_114_/D ChalShiftReg_inst/c_reg_114_/RESET_B ChalShiftReg_inst/c_reg_115_/D ChalShiftReg_inst/c_reg_115_/RESET_B ChalShiftReg_inst/c_reg_116_/D ChalShiftReg_inst/c_reg_116_/RESET_B ChalShiftReg_inst/c_reg_117_/D ChalShiftReg_inst/c_reg_117_/RESET_B ChalShiftReg_inst/c_reg_118_/D ChalShiftReg_inst/c_reg_118_/RESET_B ChalShiftReg_inst/c_reg_119_/D ChalShiftReg_inst/c_reg_119_/RESET_B ChalShiftReg_inst/c_reg_120_/D ChalShiftReg_inst/c_reg_120_/RESET_B ChalShiftReg_inst/c_reg_121_/D ChalShiftReg_inst/c_reg_121_/RESET_B ChalShiftReg_inst/c_reg_122_/D ChalShiftReg_inst/c_reg_122_/RESET_B ChalShiftReg_inst/c_reg_123_/D ChalShiftReg_inst/c_reg_123_/RESET_B ChalShiftReg_inst/c_reg_124_/D ChalShiftReg_inst/c_reg_124_/RESET_B ChalShiftReg_inst/c_reg_125_/D ChalShiftReg_inst/c_reg_125_/RESET_B ChalShiftReg_inst/c_reg_126_/D ChalShiftReg_inst/c_reg_126_/RESET_B ChalShiftReg_inst/c_reg_127_/D ChalShiftReg_inst/c_reg_127_/RESET_B}]
group_path -name Reg2Reg -from [get_pins {ChalShiftReg_inst/c_reg_0_/CLK ChalShiftReg_inst/c_reg_1_/CLK ChalShiftReg_inst/c_reg_2_/CLK ChalShiftReg_inst/c_reg_3_/CLK ChalShiftReg_inst/c_reg_4_/CLK ChalShiftReg_inst/c_reg_5_/CLK ChalShiftReg_inst/c_reg_6_/CLK ChalShiftReg_inst/c_reg_7_/CLK ChalShiftReg_inst/c_reg_8_/CLK ChalShiftReg_inst/c_reg_9_/CLK ChalShiftReg_inst/c_reg_10_/CLK ChalShiftReg_inst/c_reg_11_/CLK ChalShiftReg_inst/c_reg_12_/CLK ChalShiftReg_inst/c_reg_13_/CLK ChalShiftReg_inst/c_reg_14_/CLK ChalShiftReg_inst/c_reg_15_/CLK ChalShiftReg_inst/c_reg_16_/CLK ChalShiftReg_inst/c_reg_17_/CLK ChalShiftReg_inst/c_reg_18_/CLK ChalShiftReg_inst/c_reg_19_/CLK ChalShiftReg_inst/c_reg_20_/CLK ChalShiftReg_inst/c_reg_21_/CLK ChalShiftReg_inst/c_reg_22_/CLK ChalShiftReg_inst/c_reg_23_/CLK ChalShiftReg_inst/c_reg_24_/CLK ChalShiftReg_inst/c_reg_25_/CLK ChalShiftReg_inst/c_reg_26_/CLK ChalShiftReg_inst/c_reg_27_/CLK ChalShiftReg_inst/c_reg_28_/CLK ChalShiftReg_inst/c_reg_29_/CLK ChalShiftReg_inst/c_reg_30_/CLK ChalShiftReg_inst/c_reg_31_/CLK ChalShiftReg_inst/c_reg_32_/CLK ChalShiftReg_inst/c_reg_33_/CLK ChalShiftReg_inst/c_reg_34_/CLK ChalShiftReg_inst/c_reg_35_/CLK ChalShiftReg_inst/c_reg_36_/CLK ChalShiftReg_inst/c_reg_37_/CLK ChalShiftReg_inst/c_reg_38_/CLK ChalShiftReg_inst/c_reg_39_/CLK ChalShiftReg_inst/c_reg_40_/CLK ChalShiftReg_inst/c_reg_41_/CLK ChalShiftReg_inst/c_reg_42_/CLK ChalShiftReg_inst/c_reg_43_/CLK ChalShiftReg_inst/c_reg_44_/CLK ChalShiftReg_inst/c_reg_45_/CLK ChalShiftReg_inst/c_reg_46_/CLK ChalShiftReg_inst/c_reg_47_/CLK ChalShiftReg_inst/c_reg_48_/CLK ChalShiftReg_inst/c_reg_49_/CLK ChalShiftReg_inst/c_reg_50_/CLK ChalShiftReg_inst/c_reg_51_/CLK ChalShiftReg_inst/c_reg_52_/CLK ChalShiftReg_inst/c_reg_53_/CLK ChalShiftReg_inst/c_reg_54_/CLK ChalShiftReg_inst/c_reg_55_/CLK ChalShiftReg_inst/c_reg_56_/CLK ChalShiftReg_inst/c_reg_57_/CLK ChalShiftReg_inst/c_reg_58_/CLK ChalShiftReg_inst/c_reg_59_/CLK ChalShiftReg_inst/c_reg_60_/CLK ChalShiftReg_inst/c_reg_61_/CLK ChalShiftReg_inst/c_reg_62_/CLK ChalShiftReg_inst/c_reg_63_/CLK ChalShiftReg_inst/c_reg_64_/CLK ChalShiftReg_inst/c_reg_65_/CLK ChalShiftReg_inst/c_reg_66_/CLK ChalShiftReg_inst/c_reg_67_/CLK ChalShiftReg_inst/c_reg_68_/CLK ChalShiftReg_inst/c_reg_69_/CLK ChalShiftReg_inst/c_reg_70_/CLK ChalShiftReg_inst/c_reg_71_/CLK ChalShiftReg_inst/c_reg_72_/CLK ChalShiftReg_inst/c_reg_73_/CLK ChalShiftReg_inst/c_reg_74_/CLK ChalShiftReg_inst/c_reg_75_/CLK ChalShiftReg_inst/c_reg_76_/CLK ChalShiftReg_inst/c_reg_77_/CLK ChalShiftReg_inst/c_reg_78_/CLK ChalShiftReg_inst/c_reg_79_/CLK ChalShiftReg_inst/c_reg_80_/CLK ChalShiftReg_inst/c_reg_81_/CLK ChalShiftReg_inst/c_reg_82_/CLK ChalShiftReg_inst/c_reg_83_/CLK ChalShiftReg_inst/c_reg_84_/CLK ChalShiftReg_inst/c_reg_85_/CLK ChalShiftReg_inst/c_reg_86_/CLK ChalShiftReg_inst/c_reg_87_/CLK ChalShiftReg_inst/c_reg_88_/CLK ChalShiftReg_inst/c_reg_89_/CLK ChalShiftReg_inst/c_reg_90_/CLK ChalShiftReg_inst/c_reg_91_/CLK ChalShiftReg_inst/c_reg_92_/CLK ChalShiftReg_inst/c_reg_93_/CLK ChalShiftReg_inst/c_reg_94_/CLK ChalShiftReg_inst/c_reg_95_/CLK ChalShiftReg_inst/c_reg_96_/CLK ChalShiftReg_inst/c_reg_97_/CLK ChalShiftReg_inst/c_reg_98_/CLK ChalShiftReg_inst/c_reg_99_/CLK ChalShiftReg_inst/c_reg_100_/CLK ChalShiftReg_inst/c_reg_101_/CLK ChalShiftReg_inst/c_reg_102_/CLK ChalShiftReg_inst/c_reg_103_/CLK ChalShiftReg_inst/c_reg_104_/CLK ChalShiftReg_inst/c_reg_105_/CLK ChalShiftReg_inst/c_reg_106_/CLK ChalShiftReg_inst/c_reg_107_/CLK ChalShiftReg_inst/c_reg_108_/CLK ChalShiftReg_inst/c_reg_109_/CLK ChalShiftReg_inst/c_reg_110_/CLK ChalShiftReg_inst/c_reg_111_/CLK ChalShiftReg_inst/c_reg_112_/CLK ChalShiftReg_inst/c_reg_113_/CLK ChalShiftReg_inst/c_reg_114_/CLK ChalShiftReg_inst/c_reg_115_/CLK ChalShiftReg_inst/c_reg_116_/CLK ChalShiftReg_inst/c_reg_117_/CLK ChalShiftReg_inst/c_reg_118_/CLK ChalShiftReg_inst/c_reg_119_/CLK ChalShiftReg_inst/c_reg_120_/CLK ChalShiftReg_inst/c_reg_121_/CLK ChalShiftReg_inst/c_reg_122_/CLK ChalShiftReg_inst/c_reg_123_/CLK ChalShiftReg_inst/c_reg_124_/CLK ChalShiftReg_inst/c_reg_125_/CLK ChalShiftReg_inst/c_reg_126_/CLK ChalShiftReg_inst/c_reg_127_/CLK}]  -to $__coll_8  
set __coll_9 [get_pins {puf1_inst/BR32_inst/RESET puf1_inst/BR32_inst/OUT puf1_inst/BR32_inst/C[31] puf1_inst/BR32_inst/C[30] puf1_inst/BR32_inst/C[29] puf1_inst/BR32_inst/C[28] puf1_inst/BR32_inst/C[27] puf1_inst/BR32_inst/C[26] puf1_inst/BR32_inst/C[25] puf1_inst/BR32_inst/C[24] puf1_inst/BR32_inst/C[23] puf1_inst/BR32_inst/C[22] puf1_inst/BR32_inst/C[21] puf1_inst/BR32_inst/C[20] puf1_inst/BR32_inst/C[19] puf1_inst/BR32_inst/C[18] puf1_inst/BR32_inst/C[17] puf1_inst/BR32_inst/C[16] puf1_inst/BR32_inst/C[15] puf1_inst/BR32_inst/C[14] puf1_inst/BR32_inst/C[13] puf1_inst/BR32_inst/C[12] puf1_inst/BR32_inst/C[11] puf1_inst/BR32_inst/C[10] puf1_inst/BR32_inst/C[9] puf1_inst/BR32_inst/C[8] puf1_inst/BR32_inst/C[7] puf1_inst/BR32_inst/C[6] puf1_inst/BR32_inst/C[5] puf1_inst/BR32_inst/C[4] puf1_inst/BR32_inst/C[3] puf1_inst/BR32_inst/C[2] puf1_inst/BR32_inst/C[1] puf1_inst/BR32_inst/C[0] puf1_inst/BR64_inst/RESET puf1_inst/BR64_inst/OUT puf1_inst/BR64_inst/C[63] puf1_inst/BR64_inst/C[62] puf1_inst/BR64_inst/C[61] puf1_inst/BR64_inst/C[60] puf1_inst/BR64_inst/C[59] puf1_inst/BR64_inst/C[58] puf1_inst/BR64_inst/C[57] puf1_inst/BR64_inst/C[56] puf1_inst/BR64_inst/C[55] puf1_inst/BR64_inst/C[54] puf1_inst/BR64_inst/C[53] puf1_inst/BR64_inst/C[52] puf1_inst/BR64_inst/C[51] puf1_inst/BR64_inst/C[50] puf1_inst/BR64_inst/C[49] puf1_inst/BR64_inst/C[48] puf1_inst/BR64_inst/C[47] puf1_inst/BR64_inst/C[46] puf1_inst/BR64_inst/C[45] puf1_inst/BR64_inst/C[44] puf1_inst/BR64_inst/C[43] puf1_inst/BR64_inst/C[42] puf1_inst/BR64_inst/C[41] puf1_inst/BR64_inst/C[40] puf1_inst/BR64_inst/C[39] puf1_inst/BR64_inst/C[38] puf1_inst/BR64_inst/C[37] puf1_inst/BR64_inst/C[36] puf1_inst/BR64_inst/C[35] puf1_inst/BR64_inst/C[34] puf1_inst/BR64_inst/C[33] puf1_inst/BR64_inst/C[32] puf1_inst/BR64_inst/C[31] puf1_inst/BR64_inst/C[30] puf1_inst/BR64_inst/C[29] puf1_inst/BR64_inst/C[28] puf1_inst/BR64_inst/C[27] puf1_inst/BR64_inst/C[26] puf1_inst/BR64_inst/C[25] puf1_inst/BR64_inst/C[24] puf1_inst/BR64_inst/C[23] puf1_inst/BR64_inst/C[22] puf1_inst/BR64_inst/C[21] puf1_inst/BR64_inst/C[20] puf1_inst/BR64_inst/C[19] puf1_inst/BR64_inst/C[18] puf1_inst/BR64_inst/C[17] puf1_inst/BR64_inst/C[16] puf1_inst/BR64_inst/C[15] puf1_inst/BR64_inst/C[14] puf1_inst/BR64_inst/C[13] puf1_inst/BR64_inst/C[12] puf1_inst/BR64_inst/C[11] puf1_inst/BR64_inst/C[10] puf1_inst/BR64_inst/C[9] puf1_inst/BR64_inst/C[8] puf1_inst/BR64_inst/C[7] puf1_inst/BR64_inst/C[6] puf1_inst/BR64_inst/C[5] puf1_inst/BR64_inst/C[4] puf1_inst/BR64_inst/C[3] puf1_inst/BR64_inst/C[2] puf1_inst/BR64_inst/C[1] puf1_inst/BR64_inst/C[0] puf1_inst/BR128_inst/RESET puf1_inst/BR128_inst/OUT puf1_inst/BR128_inst/C[127] puf1_inst/BR128_inst/C[126] puf1_inst/BR128_inst/C[125] puf1_inst/BR128_inst/C[124] puf1_inst/BR128_inst/C[123] puf1_inst/BR128_inst/C[122] puf1_inst/BR128_inst/C[121] puf1_inst/BR128_inst/C[120] puf1_inst/BR128_inst/C[119] puf1_inst/BR128_inst/C[118] puf1_inst/BR128_inst/C[117] puf1_inst/BR128_inst/C[116] puf1_inst/BR128_inst/C[115] puf1_inst/BR128_inst/C[114] puf1_inst/BR128_inst/C[113] puf1_inst/BR128_inst/C[112] puf1_inst/BR128_inst/C[111] puf1_inst/BR128_inst/C[110] puf1_inst/BR128_inst/C[109] puf1_inst/BR128_inst/C[108] puf1_inst/BR128_inst/C[107] puf1_inst/BR128_inst/C[106] puf1_inst/BR128_inst/C[105] puf1_inst/BR128_inst/C[104] puf1_inst/BR128_inst/C[103] puf1_inst/BR128_inst/C[102] puf1_inst/BR128_inst/C[101] puf1_inst/BR128_inst/C[100] puf1_inst/BR128_inst/C[99] puf1_inst/BR128_inst/C[98] puf1_inst/BR128_inst/C[97] puf1_inst/BR128_inst/C[96] puf1_inst/BR128_inst/C[95] puf1_inst/BR128_inst/C[94] puf1_inst/BR128_inst/C[93] puf1_inst/BR128_inst/C[92] puf1_inst/BR128_inst/C[91] puf1_inst/BR128_inst/C[90] puf1_inst/BR128_inst/C[89] puf1_inst/BR128_inst/C[88] puf1_inst/BR128_inst/C[87] puf1_inst/BR128_inst/C[86] puf1_inst/BR128_inst/C[85] puf1_inst/BR128_inst/C[84] puf1_inst/BR128_inst/C[83] puf1_inst/BR128_inst/C[82] puf1_inst/BR128_inst/C[81] puf1_inst/BR128_inst/C[80] puf1_inst/BR128_inst/C[79] puf1_inst/BR128_inst/C[78] puf1_inst/BR128_inst/C[77] puf1_inst/BR128_inst/C[76] puf1_inst/BR128_inst/C[75] puf1_inst/BR128_inst/C[74] puf1_inst/BR128_inst/C[73] puf1_inst/BR128_inst/C[72] puf1_inst/BR128_inst/C[71] puf1_inst/BR128_inst/C[70] puf1_inst/BR128_inst/C[69] puf1_inst/BR128_inst/C[68] puf1_inst/BR128_inst/C[67] puf1_inst/BR128_inst/C[66] puf1_inst/BR128_inst/C[65] puf1_inst/BR128_inst/C[64] puf1_inst/BR128_inst/C[63] puf1_inst/BR128_inst/C[62] puf1_inst/BR128_inst/C[61] puf1_inst/BR128_inst/C[60] puf1_inst/BR128_inst/C[59] puf1_inst/BR128_inst/C[58] puf1_inst/BR128_inst/C[57] puf1_inst/BR128_inst/C[56] puf1_inst/BR128_inst/C[55] puf1_inst/BR128_inst/C[54] puf1_inst/BR128_inst/C[53] puf1_inst/BR128_inst/C[52] puf1_inst/BR128_inst/C[51] puf1_inst/BR128_inst/C[50] puf1_inst/BR128_inst/C[49] puf1_inst/BR128_inst/C[48] puf1_inst/BR128_inst/C[47] puf1_inst/BR128_inst/C[46] puf1_inst/BR128_inst/C[45] puf1_inst/BR128_inst/C[44] puf1_inst/BR128_inst/C[43] puf1_inst/BR128_inst/C[42] puf1_inst/BR128_inst/C[41] puf1_inst/BR128_inst/C[40] puf1_inst/BR128_inst/C[39] puf1_inst/BR128_inst/C[38] puf1_inst/BR128_inst/C[37] puf1_inst/BR128_inst/C[36] puf1_inst/BR128_inst/C[35] puf1_inst/BR128_inst/C[34] puf1_inst/BR128_inst/C[33] puf1_inst/BR128_inst/C[32] puf1_inst/BR128_inst/C[31] puf1_inst/BR128_inst/C[30] puf1_inst/BR128_inst/C[29] puf1_inst/BR128_inst/C[28] puf1_inst/BR128_inst/C[27] puf1_inst/BR128_inst/C[26] puf1_inst/BR128_inst/C[25] puf1_inst/BR128_inst/C[24] puf1_inst/BR128_inst/C[23] puf1_inst/BR128_inst/C[22] puf1_inst/BR128_inst/C[21] puf1_inst/BR128_inst/C[20] puf1_inst/BR128_inst/C[19] puf1_inst/BR128_inst/C[18] puf1_inst/BR128_inst/C[17] puf1_inst/BR128_inst/C[16] puf1_inst/BR128_inst/C[15] puf1_inst/BR128_inst/C[14] puf1_inst/BR128_inst/C[13] puf1_inst/BR128_inst/C[12] puf1_inst/BR128_inst/C[11] puf1_inst/BR128_inst/C[10] puf1_inst/BR128_inst/C[9] puf1_inst/BR128_inst/C[8] puf1_inst/BR128_inst/C[7] puf1_inst/BR128_inst/C[6] puf1_inst/BR128_inst/C[5] puf1_inst/BR128_inst/C[4] puf1_inst/BR128_inst/C[3] puf1_inst/BR128_inst/C[2] puf1_inst/BR128_inst/C[1] puf1_inst/BR128_inst/C[0] puf2_inst/BR32_inst/RESET puf2_inst/BR32_inst/OUT puf2_inst/BR32_inst/C[31] puf2_inst/BR32_inst/C[30] puf2_inst/BR32_inst/C[29] puf2_inst/BR32_inst/C[28] puf2_inst/BR32_inst/C[27] puf2_inst/BR32_inst/C[26] puf2_inst/BR32_inst/C[25] puf2_inst/BR32_inst/C[24] puf2_inst/BR32_inst/C[23] puf2_inst/BR32_inst/C[22] puf2_inst/BR32_inst/C[21] puf2_inst/BR32_inst/C[20] puf2_inst/BR32_inst/C[19] puf2_inst/BR32_inst/C[18] puf2_inst/BR32_inst/C[17] puf2_inst/BR32_inst/C[16] puf2_inst/BR32_inst/C[15] puf2_inst/BR32_inst/C[14] puf2_inst/BR32_inst/C[13] puf2_inst/BR32_inst/C[12] puf2_inst/BR32_inst/C[11] puf2_inst/BR32_inst/C[10] puf2_inst/BR32_inst/C[9] puf2_inst/BR32_inst/C[8] puf2_inst/BR32_inst/C[7] puf2_inst/BR32_inst/C[6] puf2_inst/BR32_inst/C[5] puf2_inst/BR32_inst/C[4] puf2_inst/BR32_inst/C[3] puf2_inst/BR32_inst/C[2] puf2_inst/BR32_inst/C[1] puf2_inst/BR32_inst/C[0] puf2_inst/BR64_inst/RESET puf2_inst/BR64_inst/OUT puf2_inst/BR64_inst/C[63] puf2_inst/BR64_inst/C[62] puf2_inst/BR64_inst/C[61] puf2_inst/BR64_inst/C[60] puf2_inst/BR64_inst/C[59] puf2_inst/BR64_inst/C[58] puf2_inst/BR64_inst/C[57] puf2_inst/BR64_inst/C[56] puf2_inst/BR64_inst/C[55] puf2_inst/BR64_inst/C[54] puf2_inst/BR64_inst/C[53] puf2_inst/BR64_inst/C[52] puf2_inst/BR64_inst/C[51] puf2_inst/BR64_inst/C[50] puf2_inst/BR64_inst/C[49] puf2_inst/BR64_inst/C[48] puf2_inst/BR64_inst/C[47] puf2_inst/BR64_inst/C[46]}]
append_to_collection __coll_9 [get_pins {puf2_inst/BR64_inst/C[45] puf2_inst/BR64_inst/C[44] puf2_inst/BR64_inst/C[43] puf2_inst/BR64_inst/C[42] puf2_inst/BR64_inst/C[41] puf2_inst/BR64_inst/C[40] puf2_inst/BR64_inst/C[39] puf2_inst/BR64_inst/C[38] puf2_inst/BR64_inst/C[37] puf2_inst/BR64_inst/C[36] puf2_inst/BR64_inst/C[35] puf2_inst/BR64_inst/C[34] puf2_inst/BR64_inst/C[33] puf2_inst/BR64_inst/C[32] puf2_inst/BR64_inst/C[31] puf2_inst/BR64_inst/C[30] puf2_inst/BR64_inst/C[29] puf2_inst/BR64_inst/C[28] puf2_inst/BR64_inst/C[27] puf2_inst/BR64_inst/C[26] puf2_inst/BR64_inst/C[25] puf2_inst/BR64_inst/C[24] puf2_inst/BR64_inst/C[23] puf2_inst/BR64_inst/C[22] puf2_inst/BR64_inst/C[21] puf2_inst/BR64_inst/C[20] puf2_inst/BR64_inst/C[19] puf2_inst/BR64_inst/C[18] puf2_inst/BR64_inst/C[17] puf2_inst/BR64_inst/C[16] puf2_inst/BR64_inst/C[15] puf2_inst/BR64_inst/C[14] puf2_inst/BR64_inst/C[13] puf2_inst/BR64_inst/C[12] puf2_inst/BR64_inst/C[11] puf2_inst/BR64_inst/C[10] puf2_inst/BR64_inst/C[9] puf2_inst/BR64_inst/C[8] puf2_inst/BR64_inst/C[7] puf2_inst/BR64_inst/C[6] puf2_inst/BR64_inst/C[5] puf2_inst/BR64_inst/C[4] puf2_inst/BR64_inst/C[3] puf2_inst/BR64_inst/C[2] puf2_inst/BR64_inst/C[1] puf2_inst/BR64_inst/C[0] puf2_inst/BR128_inst/RESET puf2_inst/BR128_inst/OUT puf2_inst/BR128_inst/C[127] puf2_inst/BR128_inst/C[126] puf2_inst/BR128_inst/C[125] puf2_inst/BR128_inst/C[124] puf2_inst/BR128_inst/C[123] puf2_inst/BR128_inst/C[122] puf2_inst/BR128_inst/C[121] puf2_inst/BR128_inst/C[120] puf2_inst/BR128_inst/C[119] puf2_inst/BR128_inst/C[118] puf2_inst/BR128_inst/C[117] puf2_inst/BR128_inst/C[116] puf2_inst/BR128_inst/C[115] puf2_inst/BR128_inst/C[114] puf2_inst/BR128_inst/C[113] puf2_inst/BR128_inst/C[112] puf2_inst/BR128_inst/C[111] puf2_inst/BR128_inst/C[110] puf2_inst/BR128_inst/C[109] puf2_inst/BR128_inst/C[108] puf2_inst/BR128_inst/C[107] puf2_inst/BR128_inst/C[106] puf2_inst/BR128_inst/C[105] puf2_inst/BR128_inst/C[104] puf2_inst/BR128_inst/C[103] puf2_inst/BR128_inst/C[102] puf2_inst/BR128_inst/C[101] puf2_inst/BR128_inst/C[100] puf2_inst/BR128_inst/C[99] puf2_inst/BR128_inst/C[98] puf2_inst/BR128_inst/C[97] puf2_inst/BR128_inst/C[96] puf2_inst/BR128_inst/C[95] puf2_inst/BR128_inst/C[94] puf2_inst/BR128_inst/C[93] puf2_inst/BR128_inst/C[92] puf2_inst/BR128_inst/C[91] puf2_inst/BR128_inst/C[90] puf2_inst/BR128_inst/C[89] puf2_inst/BR128_inst/C[88] puf2_inst/BR128_inst/C[87] puf2_inst/BR128_inst/C[86] puf2_inst/BR128_inst/C[85] puf2_inst/BR128_inst/C[84] puf2_inst/BR128_inst/C[83] puf2_inst/BR128_inst/C[82] puf2_inst/BR128_inst/C[81] puf2_inst/BR128_inst/C[80] puf2_inst/BR128_inst/C[79] puf2_inst/BR128_inst/C[78] puf2_inst/BR128_inst/C[77] puf2_inst/BR128_inst/C[76] puf2_inst/BR128_inst/C[75] puf2_inst/BR128_inst/C[74] puf2_inst/BR128_inst/C[73] puf2_inst/BR128_inst/C[72] puf2_inst/BR128_inst/C[71] puf2_inst/BR128_inst/C[70] puf2_inst/BR128_inst/C[69] puf2_inst/BR128_inst/C[68] puf2_inst/BR128_inst/C[67] puf2_inst/BR128_inst/C[66] puf2_inst/BR128_inst/C[65] puf2_inst/BR128_inst/C[64] puf2_inst/BR128_inst/C[63] puf2_inst/BR128_inst/C[62] puf2_inst/BR128_inst/C[61] puf2_inst/BR128_inst/C[60] puf2_inst/BR128_inst/C[59] puf2_inst/BR128_inst/C[58] puf2_inst/BR128_inst/C[57] puf2_inst/BR128_inst/C[56] puf2_inst/BR128_inst/C[55] puf2_inst/BR128_inst/C[54] puf2_inst/BR128_inst/C[53] puf2_inst/BR128_inst/C[52] puf2_inst/BR128_inst/C[51] puf2_inst/BR128_inst/C[50] puf2_inst/BR128_inst/C[49] puf2_inst/BR128_inst/C[48] puf2_inst/BR128_inst/C[47] puf2_inst/BR128_inst/C[46] puf2_inst/BR128_inst/C[45] puf2_inst/BR128_inst/C[44] puf2_inst/BR128_inst/C[43] puf2_inst/BR128_inst/C[42] puf2_inst/BR128_inst/C[41] puf2_inst/BR128_inst/C[40] puf2_inst/BR128_inst/C[39] puf2_inst/BR128_inst/C[38] puf2_inst/BR128_inst/C[37] puf2_inst/BR128_inst/C[36] puf2_inst/BR128_inst/C[35] puf2_inst/BR128_inst/C[34] puf2_inst/BR128_inst/C[33] puf2_inst/BR128_inst/C[32] puf2_inst/BR128_inst/C[31] puf2_inst/BR128_inst/C[30] puf2_inst/BR128_inst/C[29] puf2_inst/BR128_inst/C[28] puf2_inst/BR128_inst/C[27] puf2_inst/BR128_inst/C[26] puf2_inst/BR128_inst/C[25] puf2_inst/BR128_inst/C[24] puf2_inst/BR128_inst/C[23] puf2_inst/BR128_inst/C[22] puf2_inst/BR128_inst/C[21] puf2_inst/BR128_inst/C[20] puf2_inst/BR128_inst/C[19] puf2_inst/BR128_inst/C[18] puf2_inst/BR128_inst/C[17] puf2_inst/BR128_inst/C[16] puf2_inst/BR128_inst/C[15] puf2_inst/BR128_inst/C[14] puf2_inst/BR128_inst/C[13] puf2_inst/BR128_inst/C[12] puf2_inst/BR128_inst/C[11] puf2_inst/BR128_inst/C[10] puf2_inst/BR128_inst/C[9] puf2_inst/BR128_inst/C[8] puf2_inst/BR128_inst/C[7] puf2_inst/BR128_inst/C[6] puf2_inst/BR128_inst/C[5] puf2_inst/BR128_inst/C[4] puf2_inst/BR128_inst/C[3] puf2_inst/BR128_inst/C[2] puf2_inst/BR128_inst/C[1] puf2_inst/BR128_inst/C[0] puf3_inst/NBR32_inst/RESET puf3_inst/NBR32_inst/OUT puf3_inst/NBR32_inst/C[31] puf3_inst/NBR32_inst/C[30] puf3_inst/NBR32_inst/C[29] puf3_inst/NBR32_inst/C[28] puf3_inst/NBR32_inst/C[27] puf3_inst/NBR32_inst/C[26] puf3_inst/NBR32_inst/C[25] puf3_inst/NBR32_inst/C[24] puf3_inst/NBR32_inst/C[23] puf3_inst/NBR32_inst/C[22] puf3_inst/NBR32_inst/C[21] puf3_inst/NBR32_inst/C[20] puf3_inst/NBR32_inst/C[19] puf3_inst/NBR32_inst/C[18] puf3_inst/NBR32_inst/C[17] puf3_inst/NBR32_inst/C[16] puf3_inst/NBR32_inst/C[15] puf3_inst/NBR32_inst/C[14] puf3_inst/NBR32_inst/C[13] puf3_inst/NBR32_inst/C[12] puf3_inst/NBR32_inst/C[11] puf3_inst/NBR32_inst/C[10] puf3_inst/NBR32_inst/C[9] puf3_inst/NBR32_inst/C[8] puf3_inst/NBR32_inst/C[7] puf3_inst/NBR32_inst/C[6] puf3_inst/NBR32_inst/C[5] puf3_inst/NBR32_inst/C[4] puf3_inst/NBR32_inst/C[3] puf3_inst/NBR32_inst/C[2] puf3_inst/NBR32_inst/C[1] puf3_inst/NBR32_inst/C[0] puf3_inst/NBR64_inst/RESET puf3_inst/NBR64_inst/OUT puf3_inst/NBR64_inst/C[63] puf3_inst/NBR64_inst/C[62] puf3_inst/NBR64_inst/C[61] puf3_inst/NBR64_inst/C[60] puf3_inst/NBR64_inst/C[59] puf3_inst/NBR64_inst/C[58] puf3_inst/NBR64_inst/C[57] puf3_inst/NBR64_inst/C[56] puf3_inst/NBR64_inst/C[55] puf3_inst/NBR64_inst/C[54] puf3_inst/NBR64_inst/C[53] puf3_inst/NBR64_inst/C[52] puf3_inst/NBR64_inst/C[51] puf3_inst/NBR64_inst/C[50] puf3_inst/NBR64_inst/C[49] puf3_inst/NBR64_inst/C[48] puf3_inst/NBR64_inst/C[47] puf3_inst/NBR64_inst/C[46] puf3_inst/NBR64_inst/C[45] puf3_inst/NBR64_inst/C[44] puf3_inst/NBR64_inst/C[43] puf3_inst/NBR64_inst/C[42] puf3_inst/NBR64_inst/C[41] puf3_inst/NBR64_inst/C[40] puf3_inst/NBR64_inst/C[39] puf3_inst/NBR64_inst/C[38] puf3_inst/NBR64_inst/C[37] puf3_inst/NBR64_inst/C[36] puf3_inst/NBR64_inst/C[35] puf3_inst/NBR64_inst/C[34] puf3_inst/NBR64_inst/C[33] puf3_inst/NBR64_inst/C[32] puf3_inst/NBR64_inst/C[31] puf3_inst/NBR64_inst/C[30] puf3_inst/NBR64_inst/C[29] puf3_inst/NBR64_inst/C[28] puf3_inst/NBR64_inst/C[27] puf3_inst/NBR64_inst/C[26] puf3_inst/NBR64_inst/C[25] puf3_inst/NBR64_inst/C[24] puf3_inst/NBR64_inst/C[23] puf3_inst/NBR64_inst/C[22] puf3_inst/NBR64_inst/C[21] puf3_inst/NBR64_inst/C[20] puf3_inst/NBR64_inst/C[19] puf3_inst/NBR64_inst/C[18] puf3_inst/NBR64_inst/C[17] puf3_inst/NBR64_inst/C[16] puf3_inst/NBR64_inst/C[15] puf3_inst/NBR64_inst/C[14] puf3_inst/NBR64_inst/C[13] puf3_inst/NBR64_inst/C[12] puf3_inst/NBR64_inst/C[11] puf3_inst/NBR64_inst/C[10] puf3_inst/NBR64_inst/C[9] puf3_inst/NBR64_inst/C[8] puf3_inst/NBR64_inst/C[7] puf3_inst/NBR64_inst/C[6] puf3_inst/NBR64_inst/C[5] puf3_inst/NBR64_inst/C[4] puf3_inst/NBR64_inst/C[3] puf3_inst/NBR64_inst/C[2] puf3_inst/NBR64_inst/C[1] puf3_inst/NBR64_inst/C[0] puf3_inst/NBR128_inst/RESET puf3_inst/NBR128_inst/OUT puf3_inst/NBR128_inst/C[127] puf3_inst/NBR128_inst/C[126]}]
append_to_collection __coll_9 [get_pins {puf3_inst/NBR128_inst/C[125] puf3_inst/NBR128_inst/C[124] puf3_inst/NBR128_inst/C[123] puf3_inst/NBR128_inst/C[122] puf3_inst/NBR128_inst/C[121] puf3_inst/NBR128_inst/C[120] puf3_inst/NBR128_inst/C[119] puf3_inst/NBR128_inst/C[118] puf3_inst/NBR128_inst/C[117] puf3_inst/NBR128_inst/C[116] puf3_inst/NBR128_inst/C[115] puf3_inst/NBR128_inst/C[114] puf3_inst/NBR128_inst/C[113] puf3_inst/NBR128_inst/C[112] puf3_inst/NBR128_inst/C[111] puf3_inst/NBR128_inst/C[110] puf3_inst/NBR128_inst/C[109] puf3_inst/NBR128_inst/C[108] puf3_inst/NBR128_inst/C[107] puf3_inst/NBR128_inst/C[106] puf3_inst/NBR128_inst/C[105] puf3_inst/NBR128_inst/C[104] puf3_inst/NBR128_inst/C[103] puf3_inst/NBR128_inst/C[102] puf3_inst/NBR128_inst/C[101] puf3_inst/NBR128_inst/C[100] puf3_inst/NBR128_inst/C[99] puf3_inst/NBR128_inst/C[98] puf3_inst/NBR128_inst/C[97] puf3_inst/NBR128_inst/C[96] puf3_inst/NBR128_inst/C[95] puf3_inst/NBR128_inst/C[94] puf3_inst/NBR128_inst/C[93] puf3_inst/NBR128_inst/C[92] puf3_inst/NBR128_inst/C[91] puf3_inst/NBR128_inst/C[90] puf3_inst/NBR128_inst/C[89] puf3_inst/NBR128_inst/C[88] puf3_inst/NBR128_inst/C[87] puf3_inst/NBR128_inst/C[86] puf3_inst/NBR128_inst/C[85] puf3_inst/NBR128_inst/C[84] puf3_inst/NBR128_inst/C[83] puf3_inst/NBR128_inst/C[82] puf3_inst/NBR128_inst/C[81] puf3_inst/NBR128_inst/C[80] puf3_inst/NBR128_inst/C[79] puf3_inst/NBR128_inst/C[78] puf3_inst/NBR128_inst/C[77] puf3_inst/NBR128_inst/C[76] puf3_inst/NBR128_inst/C[75] puf3_inst/NBR128_inst/C[74] puf3_inst/NBR128_inst/C[73] puf3_inst/NBR128_inst/C[72] puf3_inst/NBR128_inst/C[71] puf3_inst/NBR128_inst/C[70] puf3_inst/NBR128_inst/C[69] puf3_inst/NBR128_inst/C[68] puf3_inst/NBR128_inst/C[67] puf3_inst/NBR128_inst/C[66] puf3_inst/NBR128_inst/C[65] puf3_inst/NBR128_inst/C[64] puf3_inst/NBR128_inst/C[63] puf3_inst/NBR128_inst/C[62] puf3_inst/NBR128_inst/C[61] puf3_inst/NBR128_inst/C[60] puf3_inst/NBR128_inst/C[59] puf3_inst/NBR128_inst/C[58] puf3_inst/NBR128_inst/C[57] puf3_inst/NBR128_inst/C[56] puf3_inst/NBR128_inst/C[55] puf3_inst/NBR128_inst/C[54] puf3_inst/NBR128_inst/C[53] puf3_inst/NBR128_inst/C[52] puf3_inst/NBR128_inst/C[51] puf3_inst/NBR128_inst/C[50] puf3_inst/NBR128_inst/C[49] puf3_inst/NBR128_inst/C[48] puf3_inst/NBR128_inst/C[47] puf3_inst/NBR128_inst/C[46] puf3_inst/NBR128_inst/C[45] puf3_inst/NBR128_inst/C[44] puf3_inst/NBR128_inst/C[43] puf3_inst/NBR128_inst/C[42] puf3_inst/NBR128_inst/C[41] puf3_inst/NBR128_inst/C[40] puf3_inst/NBR128_inst/C[39] puf3_inst/NBR128_inst/C[38] puf3_inst/NBR128_inst/C[37] puf3_inst/NBR128_inst/C[36] puf3_inst/NBR128_inst/C[35] puf3_inst/NBR128_inst/C[34] puf3_inst/NBR128_inst/C[33] puf3_inst/NBR128_inst/C[32] puf3_inst/NBR128_inst/C[31] puf3_inst/NBR128_inst/C[30] puf3_inst/NBR128_inst/C[29] puf3_inst/NBR128_inst/C[28] puf3_inst/NBR128_inst/C[27] puf3_inst/NBR128_inst/C[26] puf3_inst/NBR128_inst/C[25] puf3_inst/NBR128_inst/C[24] puf3_inst/NBR128_inst/C[23] puf3_inst/NBR128_inst/C[22] puf3_inst/NBR128_inst/C[21] puf3_inst/NBR128_inst/C[20] puf3_inst/NBR128_inst/C[19] puf3_inst/NBR128_inst/C[18] puf3_inst/NBR128_inst/C[17] puf3_inst/NBR128_inst/C[16] puf3_inst/NBR128_inst/C[15] puf3_inst/NBR128_inst/C[14] puf3_inst/NBR128_inst/C[13] puf3_inst/NBR128_inst/C[12] puf3_inst/NBR128_inst/C[11] puf3_inst/NBR128_inst/C[10] puf3_inst/NBR128_inst/C[9] puf3_inst/NBR128_inst/C[8] puf3_inst/NBR128_inst/C[7] puf3_inst/NBR128_inst/C[6] puf3_inst/NBR128_inst/C[5] puf3_inst/NBR128_inst/C[4] puf3_inst/NBR128_inst/C[3] puf3_inst/NBR128_inst/C[2] puf3_inst/NBR128_inst/C[1] puf3_inst/NBR128_inst/C[0] puf4_inst/NBR32_inst/RESET puf4_inst/NBR32_inst/OUT puf4_inst/NBR32_inst/C[31] puf4_inst/NBR32_inst/C[30] puf4_inst/NBR32_inst/C[29] puf4_inst/NBR32_inst/C[28] puf4_inst/NBR32_inst/C[27] puf4_inst/NBR32_inst/C[26] puf4_inst/NBR32_inst/C[25] puf4_inst/NBR32_inst/C[24] puf4_inst/NBR32_inst/C[23] puf4_inst/NBR32_inst/C[22] puf4_inst/NBR32_inst/C[21] puf4_inst/NBR32_inst/C[20] puf4_inst/NBR32_inst/C[19] puf4_inst/NBR32_inst/C[18] puf4_inst/NBR32_inst/C[17] puf4_inst/NBR32_inst/C[16] puf4_inst/NBR32_inst/C[15] puf4_inst/NBR32_inst/C[14] puf4_inst/NBR32_inst/C[13] puf4_inst/NBR32_inst/C[12] puf4_inst/NBR32_inst/C[11] puf4_inst/NBR32_inst/C[10] puf4_inst/NBR32_inst/C[9] puf4_inst/NBR32_inst/C[8] puf4_inst/NBR32_inst/C[7] puf4_inst/NBR32_inst/C[6] puf4_inst/NBR32_inst/C[5] puf4_inst/NBR32_inst/C[4] puf4_inst/NBR32_inst/C[3] puf4_inst/NBR32_inst/C[2] puf4_inst/NBR32_inst/C[1] puf4_inst/NBR32_inst/C[0] puf4_inst/NBR64_inst/RESET puf4_inst/NBR64_inst/OUT puf4_inst/NBR64_inst/C[63] puf4_inst/NBR64_inst/C[62] puf4_inst/NBR64_inst/C[61] puf4_inst/NBR64_inst/C[60] puf4_inst/NBR64_inst/C[59] puf4_inst/NBR64_inst/C[58] puf4_inst/NBR64_inst/C[57] puf4_inst/NBR64_inst/C[56] puf4_inst/NBR64_inst/C[55] puf4_inst/NBR64_inst/C[54] puf4_inst/NBR64_inst/C[53] puf4_inst/NBR64_inst/C[52] puf4_inst/NBR64_inst/C[51] puf4_inst/NBR64_inst/C[50] puf4_inst/NBR64_inst/C[49] puf4_inst/NBR64_inst/C[48] puf4_inst/NBR64_inst/C[47] puf4_inst/NBR64_inst/C[46] puf4_inst/NBR64_inst/C[45] puf4_inst/NBR64_inst/C[44] puf4_inst/NBR64_inst/C[43] puf4_inst/NBR64_inst/C[42] puf4_inst/NBR64_inst/C[41] puf4_inst/NBR64_inst/C[40] puf4_inst/NBR64_inst/C[39] puf4_inst/NBR64_inst/C[38] puf4_inst/NBR64_inst/C[37] puf4_inst/NBR64_inst/C[36] puf4_inst/NBR64_inst/C[35] puf4_inst/NBR64_inst/C[34] puf4_inst/NBR64_inst/C[33] puf4_inst/NBR64_inst/C[32] puf4_inst/NBR64_inst/C[31] puf4_inst/NBR64_inst/C[30] puf4_inst/NBR64_inst/C[29] puf4_inst/NBR64_inst/C[28] puf4_inst/NBR64_inst/C[27] puf4_inst/NBR64_inst/C[26] puf4_inst/NBR64_inst/C[25] puf4_inst/NBR64_inst/C[24] puf4_inst/NBR64_inst/C[23] puf4_inst/NBR64_inst/C[22] puf4_inst/NBR64_inst/C[21] puf4_inst/NBR64_inst/C[20] puf4_inst/NBR64_inst/C[19] puf4_inst/NBR64_inst/C[18] puf4_inst/NBR64_inst/C[17] puf4_inst/NBR64_inst/C[16] puf4_inst/NBR64_inst/C[15] puf4_inst/NBR64_inst/C[14] puf4_inst/NBR64_inst/C[13] puf4_inst/NBR64_inst/C[12] puf4_inst/NBR64_inst/C[11] puf4_inst/NBR64_inst/C[10] puf4_inst/NBR64_inst/C[9] puf4_inst/NBR64_inst/C[8] puf4_inst/NBR64_inst/C[7] puf4_inst/NBR64_inst/C[6] puf4_inst/NBR64_inst/C[5] puf4_inst/NBR64_inst/C[4] puf4_inst/NBR64_inst/C[3] puf4_inst/NBR64_inst/C[2] puf4_inst/NBR64_inst/C[1] puf4_inst/NBR64_inst/C[0] puf4_inst/NBR128_inst/RESET puf4_inst/NBR128_inst/OUT puf4_inst/NBR128_inst/C[127] puf4_inst/NBR128_inst/C[126] puf4_inst/NBR128_inst/C[125] puf4_inst/NBR128_inst/C[124] puf4_inst/NBR128_inst/C[123] puf4_inst/NBR128_inst/C[122] puf4_inst/NBR128_inst/C[121] puf4_inst/NBR128_inst/C[120] puf4_inst/NBR128_inst/C[119] puf4_inst/NBR128_inst/C[118] puf4_inst/NBR128_inst/C[117] puf4_inst/NBR128_inst/C[116] puf4_inst/NBR128_inst/C[115] puf4_inst/NBR128_inst/C[114] puf4_inst/NBR128_inst/C[113] puf4_inst/NBR128_inst/C[112] puf4_inst/NBR128_inst/C[111] puf4_inst/NBR128_inst/C[110] puf4_inst/NBR128_inst/C[109] puf4_inst/NBR128_inst/C[108] puf4_inst/NBR128_inst/C[107] puf4_inst/NBR128_inst/C[106] puf4_inst/NBR128_inst/C[105] puf4_inst/NBR128_inst/C[104] puf4_inst/NBR128_inst/C[103] puf4_inst/NBR128_inst/C[102] puf4_inst/NBR128_inst/C[101] puf4_inst/NBR128_inst/C[100] puf4_inst/NBR128_inst/C[99] puf4_inst/NBR128_inst/C[98] puf4_inst/NBR128_inst/C[97] puf4_inst/NBR128_inst/C[96] puf4_inst/NBR128_inst/C[95] puf4_inst/NBR128_inst/C[94] puf4_inst/NBR128_inst/C[93] puf4_inst/NBR128_inst/C[92] puf4_inst/NBR128_inst/C[91] puf4_inst/NBR128_inst/C[90] puf4_inst/NBR128_inst/C[89] puf4_inst/NBR128_inst/C[88] puf4_inst/NBR128_inst/C[87] puf4_inst/NBR128_inst/C[86] puf4_inst/NBR128_inst/C[85]}]
append_to_collection __coll_9 [get_pins {puf4_inst/NBR128_inst/C[84] puf4_inst/NBR128_inst/C[83] puf4_inst/NBR128_inst/C[82] puf4_inst/NBR128_inst/C[81] puf4_inst/NBR128_inst/C[80] puf4_inst/NBR128_inst/C[79] puf4_inst/NBR128_inst/C[78] puf4_inst/NBR128_inst/C[77] puf4_inst/NBR128_inst/C[76] puf4_inst/NBR128_inst/C[75] puf4_inst/NBR128_inst/C[74] puf4_inst/NBR128_inst/C[73] puf4_inst/NBR128_inst/C[72] puf4_inst/NBR128_inst/C[71] puf4_inst/NBR128_inst/C[70] puf4_inst/NBR128_inst/C[69] puf4_inst/NBR128_inst/C[68] puf4_inst/NBR128_inst/C[67] puf4_inst/NBR128_inst/C[66] puf4_inst/NBR128_inst/C[65] puf4_inst/NBR128_inst/C[64] puf4_inst/NBR128_inst/C[63] puf4_inst/NBR128_inst/C[62] puf4_inst/NBR128_inst/C[61] puf4_inst/NBR128_inst/C[60] puf4_inst/NBR128_inst/C[59] puf4_inst/NBR128_inst/C[58] puf4_inst/NBR128_inst/C[57] puf4_inst/NBR128_inst/C[56] puf4_inst/NBR128_inst/C[55] puf4_inst/NBR128_inst/C[54] puf4_inst/NBR128_inst/C[53] puf4_inst/NBR128_inst/C[52] puf4_inst/NBR128_inst/C[51] puf4_inst/NBR128_inst/C[50] puf4_inst/NBR128_inst/C[49] puf4_inst/NBR128_inst/C[48] puf4_inst/NBR128_inst/C[47] puf4_inst/NBR128_inst/C[46] puf4_inst/NBR128_inst/C[45] puf4_inst/NBR128_inst/C[44] puf4_inst/NBR128_inst/C[43] puf4_inst/NBR128_inst/C[42] puf4_inst/NBR128_inst/C[41] puf4_inst/NBR128_inst/C[40] puf4_inst/NBR128_inst/C[39] puf4_inst/NBR128_inst/C[38] puf4_inst/NBR128_inst/C[37] puf4_inst/NBR128_inst/C[36] puf4_inst/NBR128_inst/C[35] puf4_inst/NBR128_inst/C[34] puf4_inst/NBR128_inst/C[33] puf4_inst/NBR128_inst/C[32] puf4_inst/NBR128_inst/C[31] puf4_inst/NBR128_inst/C[30] puf4_inst/NBR128_inst/C[29] puf4_inst/NBR128_inst/C[28] puf4_inst/NBR128_inst/C[27] puf4_inst/NBR128_inst/C[26] puf4_inst/NBR128_inst/C[25] puf4_inst/NBR128_inst/C[24] puf4_inst/NBR128_inst/C[23] puf4_inst/NBR128_inst/C[22] puf4_inst/NBR128_inst/C[21] puf4_inst/NBR128_inst/C[20] puf4_inst/NBR128_inst/C[19] puf4_inst/NBR128_inst/C[18] puf4_inst/NBR128_inst/C[17] puf4_inst/NBR128_inst/C[16] puf4_inst/NBR128_inst/C[15] puf4_inst/NBR128_inst/C[14] puf4_inst/NBR128_inst/C[13] puf4_inst/NBR128_inst/C[12] puf4_inst/NBR128_inst/C[11] puf4_inst/NBR128_inst/C[10] puf4_inst/NBR128_inst/C[9] puf4_inst/NBR128_inst/C[8] puf4_inst/NBR128_inst/C[7] puf4_inst/NBR128_inst/C[6] puf4_inst/NBR128_inst/C[5] puf4_inst/NBR128_inst/C[4] puf4_inst/NBR128_inst/C[3] puf4_inst/NBR128_inst/C[2] puf4_inst/NBR128_inst/C[1] puf4_inst/NBR128_inst/C[0]}]
group_path -name All2Macro -to $__coll_9  
set_clock_latency -source -early -min -rise  -0.516239 [get_ports {clk}] -clock ideal_clock 
set_clock_latency -source -early -min -fall  -0.456439 [get_ports {clk}] -clock ideal_clock 
set_clock_latency -source -early -max -rise  -0.516239 [get_ports {clk}] -clock ideal_clock 
set_clock_latency -source -early -max -fall  -0.456439 [get_ports {clk}] -clock ideal_clock 
set_clock_latency -source -late -min -rise  -0.516239 [get_ports {clk}] -clock ideal_clock 
set_clock_latency -source -late -min -fall  -0.456439 [get_ports {clk}] -clock ideal_clock 
set_clock_latency -source -late -max -rise  -0.516239 [get_ports {clk}] -clock ideal_clock 
set_clock_latency -source -late -max -fall  -0.456439 [get_ports {clk}] -clock ideal_clock 
