
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/perlbench_53B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2503714 heartbeat IPC: 3.99407 cumulative IPC: 3.99407 (Simulation time: 0 hr 0 min 29 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2503715 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15160928 heartbeat IPC: 0.790063 cumulative IPC: 0.790063 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25168597 heartbeat IPC: 0.999234 cumulative IPC: 0.882422 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 37121836 heartbeat IPC: 0.836594 cumulative IPC: 0.866598 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 48299035 heartbeat IPC: 0.894678 cumulative IPC: 0.873452 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 61312520 heartbeat IPC: 0.768434 cumulative IPC: 0.850213 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 75097479 heartbeat IPC: 0.725428 cumulative IPC: 0.826517 (Simulation time: 0 hr 4 min 14 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 88814023 heartbeat IPC: 0.729047 cumulative IPC: 0.811027 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 101502171 heartbeat IPC: 0.788137 cumulative IPC: 0.808093 (Simulation time: 0 hr 5 min 33 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 115359824 heartbeat IPC: 0.721623 cumulative IPC: 0.797476 (Simulation time: 0 hr 6 min 14 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 127632026 heartbeat IPC: 0.81485 cumulative IPC: 0.79918 (Simulation time: 0 hr 6 min 53 sec) 
Finished CPU 0 instructions: 100000000 cycles: 125128312 cumulative IPC: 0.79918 (Simulation time: 0 hr 6 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.79918 instructions: 100000000 cycles: 125128312
cpu0_DTLB TOTAL     ACCESS:   24814749  HIT:   24162174  MISS:     652575
cpu0_DTLB LOAD      ACCESS:   16193356  HIT:   15631544  MISS:     561812
cpu0_DTLB RFO       ACCESS:    8621393  HIT:    8530630  MISS:      90763
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26109 cycles
cpu0_ITLB TOTAL     ACCESS:    8010923  HIT:    7934338  MISS:      76585
cpu0_ITLB LOAD      ACCESS:    8010923  HIT:    7934338  MISS:      76585
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11634 cycles
cpu0_L1I TOTAL     ACCESS:   11821338  HIT:   11145141  MISS:     676197
cpu0_L1I LOAD      ACCESS:   11821338  HIT:   11145141  MISS:     676197
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.1227 cycles
cpu0_STLB TOTAL     ACCESS:     729160  HIT:     723347  MISS:       5813
cpu0_STLB LOAD      ACCESS:     638397  HIT:     633280  MISS:       5117
cpu0_STLB RFO       ACCESS:      90763  HIT:      90067  MISS:        696
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 30.0895 cycles
cpu0_L1D TOTAL     ACCESS:   31988503  HIT:   31030760  MISS:     957743
cpu0_L1D LOAD      ACCESS:   17000198  HIT:   16127469  MISS:     872729
cpu0_L1D RFO       ACCESS:   14982535  HIT:   14898799  MISS:      83736
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5770  HIT:       4492  MISS:       1278
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.8035 cycles
cpu0_L2C TOTAL     ACCESS:    1881698  HIT:    1715439  MISS:     166259
cpu0_L2C LOAD      ACCESS:    1548913  HIT:    1404582  MISS:     144331
cpu0_L2C RFO       ACCESS:      83730  HIT:      62404  MISS:      21326
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     247777  HIT:     247301  MISS:        476
cpu0_L2C TRANSLATION ACCESS:       1278  HIT:       1152  MISS:        126
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.8413 cycles
LLC TOTAL     ACCESS:     213732  HIT:     193927  MISS:      19805
LLC LOAD      ACCESS:     144331  HIT:     130613  MISS:      13718
LLC RFO       ACCESS:      21326  HIT:      16314  MISS:       5012
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      47949  HIT:      46887  MISS:       1062
LLC TRANSLATION ACCESS:        126  HIT:        113  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.883 cycles
Insertion Distribution: 
	LOAD 5231 0 0 0 0 0 0 0 0 0 0 0 0 0 27541 276 
	RFO 1283 0 0 0 0 0 0 0 0 0 0 0 0 0 5582 126 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1062 
	 4 0 0 0 0 0 0 0 0 0 0 0 0 0 30 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3765  ROW_BUFFER_MISS:      14940
 DBUS AVG_CONGESTED_CYCLE:    3.85562
 WQ ROW_BUFFER_HIT:        836  ROW_BUFFER_MISS:       2673  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.2848% MPKI: 12.6658 Average ROB Occupancy at Mispredict: 36.293
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00232
BRANCH_INDIRECT: 0.81431
BRANCH_CONDITIONAL: 10.3853
BRANCH_DIRECT_CALL: 0.00236
BRANCH_INDIRECT_CALL: 1.44344
BRANCH_RETURN: 0.01802

