Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 12:53:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_83_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.033ns (31.030%)  route 2.296ns (68.970%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 6.758 - 4.000 ) 
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.386ns (routing 1.167ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.060ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=12121, routed)       2.386     3.337    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X141Y307       FDCE                                         r  Delay1No6_instance/Y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y307       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.415 r  Delay1No6_instance/Y_reg[16]/Q
                         net (fo=4, routed)           0.703     4.118    Delay1No6_instance/Q[16]
    SLICE_X125Y300       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     4.168 r  Delay1No6_instance/geqOp_carry__0_i_16/O
                         net (fo=1, routed)           0.009     4.177    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X125Y300       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.367 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.393    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y301       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.445 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.280     4.725    Delay1No6_instance/CO[0]
    SLICE_X127Y301       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.822 r  Delay1No6_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.299     5.121    Delay1No6_instance/Sum1_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X126Y302       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     5.246 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.108     5.354    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X124Y303       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.452 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.401     5.853    Delay1No7_instance/shiftVal__5[0]
    SLICE_X119Y299       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.976 r  Delay1No7_instance/shiftedFracY_d1[40]_i_2/O
                         net (fo=4, routed)           0.325     6.301    Delay1No7_instance/shiftedFracY_d1_reg[38][9]
    SLICE_X121Y297       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.399 r  Delay1No7_instance/shiftedFracY_d1[28]_i_3/O
                         net (fo=2, routed)           0.096     6.495    Delay1No6_instance/Y_reg[26]_0[5]
    SLICE_X120Y297       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     6.617 r  Delay1No6_instance/shiftedFracY_d1[12]_i_1/O
                         net (fo=1, routed)           0.049     6.666    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[1]
    SLICE_X120Y297       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=12121, routed)       2.098     6.758    Sum1_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X120Y297       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                         clock pessimism              0.402     7.160    
                         clock uncertainty           -0.035     7.124    
    SLICE_X120Y297       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.149    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.484    




