{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613755611356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613755611356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 12:26:51 2021 " "Processing started: Fri Feb 19 12:26:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613755611356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1613755611356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1613755611356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1613755611781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1613755611781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613755619429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1613755619429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_tb " "Found entity 1: Lab2_tb" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613755619431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1613755619431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_tb " "Elaborating entity \"Lab2_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1613755619459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R00 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R00\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619460 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R01 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R01\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619460 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R02 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R02\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R03 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R03\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R04 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R04\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R05 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R05\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R06 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R06\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R07 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R07\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R08 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R08\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R09 Lab2_tb.v(48) " "Verilog HDL or VHDL warning at Lab2_tb.v(48): object \"R09\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R10 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R10\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R11 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R11\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R12 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R12\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R13 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R13\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619461 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R14 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R14\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R15 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R15\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R16 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R16\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R17 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R17\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R18 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R18\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R19 Lab2_tb.v(49) " "Verilog HDL or VHDL warning at Lab2_tb.v(49): object \"R19\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R20 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R20\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R21 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R21\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R22 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R22\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R23 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R23\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R24 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R24\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R25 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R25\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619462 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R26 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R26\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619463 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R27 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R27\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619463 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R28 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R28\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619463 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R29 Lab2_tb.v(50) " "Verilog HDL or VHDL warning at Lab2_tb.v(50): object \"R29\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619463 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R30 Lab2_tb.v(51) " "Verilog HDL or VHDL warning at Lab2_tb.v(51): object \"R30\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619463 "|Lab2_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R31 Lab2_tb.v(51) " "Verilog HDL or VHDL warning at Lab2_tb.v(51): object \"R31\" assigned a value but never read" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1613755619463 "|Lab2_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Lab2_tb.v(33) " "Verilog HDL warning at Lab2_tb.v(33): ignoring unsupported system task" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1613755619464 "|Lab2_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Lab2_tb.v(38) " "Verilog HDL warning at Lab2_tb.v(38): assignments to clk create a combinational loop" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 38 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1613755619464 "|Lab2_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$random Lab2_tb.v(41) " "Verilog HDL Unsupported Feature error at Lab2_tb.v(41): system function \"\$random\" is not supported for synthesis" {  } { { "Lab2_tb.v" "" { Text "C:/Users/11lil/Documents/Rowan Files/Sophomore Year/2nd Semester/Computer Arch/Labs2/Lab2_tb.v" 41 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Design Software" 0 -1 1613755619464 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1613755619465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 35 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613755619483 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 19 12:26:59 2021 " "Processing ended: Fri Feb 19 12:26:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613755619483 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613755619483 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613755619483 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1613755619483 ""}
