
  <!DOCTYPE html>
  <html lang="en"  >
  <head>
  <meta charset="utf-8">
  

  

  

  
  <script>window.icon_font = '4552607_tq6stt6tcg';window.clipboard_tips = {"success":"复制成功(*^▽^*)","fail":"复制失败 (ﾟ⊿ﾟ)ﾂ","copyright":{"enable":false,"count":50,"content":"本文版权：本博客所有文章除特别声明外，均采用 BY-NC-SA 许可协议。转载请注明出处！"}};</script>
  
  
  <title>
    Pipline-CPU的Verilog实现与仿真：SystemLSI Project#2 留档 |
    
    デジタル旅の休暇所
  </title>
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
  <link rel="preconnect" href="https://fonts.gstatic.com/" crossorigin><link rel="preload" as="style" href="https://fonts.googleapis.com/css?family=Mulish:400,400italic,700,700italic%7CNoto%20Serif%20SC:400,400italic,700,700italic%7CUbuntu%20Mono:400,400italic,700,700italic&display=swap"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Mulish:400,400italic,700,700italic%7CNoto%20Serif%20SC:400,400italic,700,700italic%7CUbuntu%20Mono:400,400italic,700,700italic&display=swap" media="print" onload="this.media&#x3D;&#39;all&#39;">
  
    <link rel="preload" href="//at.alicdn.com/t/c/font_4552607_tq6stt6tcg.woff2" as="font" type="font/woff2" crossorigin="anonymous">
  
  
    
<link rel="stylesheet" href="/css/loader.css">

  
  <meta name="description" content="教授的6个基础test pattern仿真测试 首先，电脑中必须安装iverilog并配置用户的环境变量。 将文件夹下的pcpu.v粘贴修改为自己写好的pcpu.v，然后直接运行run.bat即可在cmd终端查看测试结果。  测试结果如下，测试通过的项目会打上○，未通过则是×。本代码经过测试AC：   注意事项 自己书写的pcpu模块，其管教的顺序必须和测试代码中的保持一致，如果不保持一致必然报错">
<meta property="og:type" content="article">
<meta property="og:title" content="Pipline-CPU的Verilog实现与仿真：SystemLSI Project#2 留档">
<meta property="og:url" content="https://shinononome-enana.github.io/2025/02/08/slsi-pcpu-project/index.html">
<meta property="og:site_name" content="デジタル旅の休暇所">
<meta property="og:description" content="教授的6个基础test pattern仿真测试 首先，电脑中必须安装iverilog并配置用户的环境变量。 将文件夹下的pcpu.v粘贴修改为自己写好的pcpu.v，然后直接运行run.bat即可在cmd终端查看测试结果。  测试结果如下，测试通过的项目会打上○，未通过则是×。本代码经过测试AC：   注意事项 自己书写的pcpu模块，其管教的顺序必须和测试代码中的保持一致，如果不保持一致必然报错">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://s2.loli.net/2025/02/08/YLmS7u48kRtECi6.png">
<meta property="og:image" content="https://s2.loli.net/2025/02/08/LxlP7WvJVUeiHst.png">
<meta property="og:image" content="https://s2.loli.net/2025/02/08/RBPqUnTdNI4Mzbj.png">
<meta property="og:image" content="https://s2.loli.net/2025/02/08/Vxslntjry7BGapz.png">
<meta property="og:image" content="https://s2.loli.net/2025/02/08/K8flRSgxsWIuwNG.png">
<meta property="og:image" content="https://s2.loli.net/2025/02/08/LbjfucnRyEiJwZ4.png">
<meta property="article:published_time" content="2025-02-08T05:56:35.000Z">
<meta property="article:modified_time" content="2025-02-08T07:16:10.526Z">
<meta property="article:author" content="ロ　ユイセー(Lu Weicheng)">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.loli.net/2025/02/08/YLmS7u48kRtECi6.png">
  
    <link rel="alternate" href="/atom.xml" title="デジタル旅の休暇所" type="application/atom+xml">
  
  
    <link rel="shortcut icon" href="/images/favicon_salt.ico">
  
  
<link rel="stylesheet" href="/css/style.css">

  <link rel="preload" href="https://npm.webcache.cn/photoswipe@5.4.4/dist/photoswipe.css" as="style" onload="this.onload=null;this.rel='stylesheet'">
  
  
    
      
<link rel="stylesheet" href="https://npm.webcache.cn/@waline/client@v2/dist/waline.css">

    
  
  
  
<script src="https://npm.webcache.cn/pace-js@1.2.4/pace.min.js"></script>

  
    
<link rel="stylesheet" href="https://npm.webcache.cn/@reimujs/aos@0.0.1/dist/aos.css">

  
  
<meta name="generator" content="Hexo 7.3.0"></head>

<script src="/live2d-widget/autoload.js"></script>
  <body>
    
  <div id='loader'>
    <div class="loading-left-bg loading-bg"></div>
    <div class="loading-right-bg loading-bg"></div>
    <div class="spinner-box">
      <div class="loading-taichi">
        <svg width="150" height="150" viewBox="0 0 1024 1024" class="icon" version="1.1" xmlns="https://www.w3.org/2000/svg" shape-rendering="geometricPrecision">
          <path d="M303.5 432A80 80 0 0 1 291.5 592A80 80 0 0 1 303.5 432z" fill="#ff5252" />
          <path d="M512 65A447 447 0 0 1 512 959L512 929A417 417 0 0 0 512 95A417 417 0 0 0 512 929L512 959A447 447 0 0 1 512 65z 
         M512 95A417 417 0 0 1 929 512A208.5 208.5 0 0 1 720.5 720.5L720.5 592A80 80 0 0 0 720.5 432A80 80 0 0 0 720.5 592L720.5 720.5A208.5 208.5 0 0 1 512 512A208.5 208.5 0 0 0 303.5 303.5A208.5 208.5 0 0 0 95 512A417 417 0 0 1 512 95z" fill="#ff5252" />
        </svg>
      </div>
      <div class="loading-word">少女祈祷中...</div>
    </div>
  </div>
  </div>
  <script>
    var time = null;
    var startLoading = () => {
      time = Date.now();
      document.getElementById('loader').classList.remove("loading");
    }
    var endLoading = () => {
      if (!time) {
        document.body.style.overflow = 'auto';
        document.getElementById('loader').classList.add("loading");
      } else {
        if (Date.now() - time > 500) {
          time = null;
          document.body.style.overflow = 'auto';
          document.getElementById('loader').classList.add("loading");
        } else {
          setTimeout(endLoading, 500 - (Date.now() - time));
          time = null;
        }
      }
    }
    window.addEventListener('DOMContentLoaded', endLoading);
    document.getElementById('loader').addEventListener('click', endLoading);
  </script>

<div id="copy-tooltip" style="pointer-events: none; opacity: 0; transition: all 0.2s ease; position: fixed;top: 50%;left: 50%;z-index: 999;transform: translate(-50%, -50%);color: white;background: rgba(0, 0, 0, 0.5);padding: 10px 15px;border-radius: 10px;">
</div>


    <div id="container">
      <div id="wrap">
        <div id="header-nav">
  <nav id="main-nav">
    
      <span class="main-nav-link-wrap">
        <div class="main-nav-icon icon-taichi"></div>
        <a class="main-nav-link" href="/">Home</a>
      </span>
    
      <span class="main-nav-link-wrap">
        <div class="main-nav-icon icon-taichi"></div>
        <a class="main-nav-link" href="/archives">Archives</a>
      </span>
    
      <span class="main-nav-link-wrap">
        <div class="main-nav-icon icon-taichi"></div>
        <a class="main-nav-link" href="/about">About</a>
      </span>
    
      <span class="main-nav-link-wrap">
        <div class="main-nav-icon icon-taichi"></div>
        <a class="main-nav-link" href="/friend">Friend</a>
      </span>
    
    <a id="main-nav-toggle" class="nav-icon"></a>
  </nav>
  <nav id="sub-nav">
    
      <a id="nav-rss-link" class="nav-icon" href="/atom.xml" title="RSS Feed"></a>
    
    
      <a id="nav-search-btn" class="nav-icon popup-trigger" title="Search"></a>
    
    
  </nav>
</div>
<header id="header">
  
    
      <img fetchpriority="high" src="/images/avemujica.webp" alt="Pipline-CPU的Verilog实现与仿真：SystemLSI Project#2 留档">
    
  
  <div id="header-outer">
    <div id="header-title">
      
        
        
          <a href="/" id="logo">
            <h1 data-aos="slide-up">Pipline-CPU的Verilog实现与仿真：SystemLSI Project#2 留档</h1>
          </a>
        
      
      
        
        <h2 id="subtitle-wrap" data-aos="slide-down">
          
        </h2>
      
    </div>
  </div>
</header>

        <div id="content">
          
          <section id="main"><article id="post-slsi-pcpu-project" class="h-entry article article-type-post" itemprop="blogPost" itemscope itemtype="https://schema.org/BlogPosting">
  <div class="article-inner" data-aos="fade-up">
    <div class="article-meta">
      <div class="article-date">
  <a href="/2025/02/08/slsi-pcpu-project/" class="article-date-link" data-aos="zoom-in">
    <time datetime="2025-02-08T05:56:35.000Z" itemprop="datePublished">2025-02-08</time>
    <time style="display: none;" id="post-update-time">2025-02-08</time>
  </a>
</div>

      
  <div class="article-category">
    <a class="article-category-link" href="/categories/Course-Assignment/" data-aos="zoom-in">Course Assignment</a><a class="article-category-link" href="/categories/Course-Assignment/System-LSI-Design/" data-aos="zoom-in">System LSI Design</a>
  </div>


    </div>
    <div class="hr-line"></div>
    

    <div class="e-content article-entry" itemprop="articleBody">
      
      
        <h2 id="教授的6个基础test-pattern仿真测试"><a href="#教授的6个基础test-pattern仿真测试" class="headerlink" title="教授的6个基础test pattern仿真测试"></a>教授的6个基础test pattern仿真测试</h2><ul>
<li>首先，电脑中必须安装iverilog并配置用户的环境变量。</li>
<li>将文件夹下的pcpu.v粘贴修改为自己写好的pcpu.v，然后直接运行run.bat即可在cmd终端查看测试结果。</li>
</ul>
<p>测试结果如下，测试通过的项目会打上○，未通过则是×。本代码经过测试AC：</p>
<img src="https://s2.loli.net/2025/02/08/YLmS7u48kRtECi6.png">

<h3 id="注意事项"><a href="#注意事项" class="headerlink" title="注意事项"></a>注意事项</h3><ul>
<li>自己书写的pcpu模块，其管教的顺序必须和测试代码中的保持一致，如果不保持一致必然报错。我之前因为要添加新功能，因此在原有的pcpu模块中添加了一个管教，这导致了所有的测试样例全部不通过！我们打开测试代码，可以看到实例化pcpu的部分如下：</li>
</ul>
<img src="https://s2.loli.net/2025/02/08/LxlP7WvJVUeiHst.png">

<ul>
<li>其他注意事项写在代码注释中。</li>
</ul>
<hr>
<h2 id="代码（基础版：能够通过教授所有的test-pattern）"><a href="#代码（基础版：能够通过教授所有的test-pattern）" class="headerlink" title="代码（基础版：能够通过教授所有的test pattern）"></a>代码（基础版：能够通过教授所有的test pattern）</h2><p>基础版，能够通过教授所有的test pattern。但是相对应的，为了满足测试要求，我关闭了特色功能LWC_INTERRUPT和LWC_CALLBACK：代码中本应该作为输入管教的 i_datain_interrupt 被替代为一个恒为0的reg变量，因此状态机也不会跳转到interrupt中，只会在最基础的idle和exe之间跳转，实现最基础的27条指令。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br><span class="line">342</span><br><span class="line">343</span><br><span class="line">344</span><br><span class="line">345</span><br><span class="line">346</span><br><span class="line">347</span><br><span class="line">348</span><br><span class="line">349</span><br><span class="line">350</span><br><span class="line">351</span><br><span class="line">352</span><br><span class="line">353</span><br><span class="line">354</span><br><span class="line">355</span><br><span class="line">356</span><br><span class="line">357</span><br><span class="line">358</span><br><span class="line">359</span><br><span class="line">360</span><br><span class="line">361</span><br><span class="line">362</span><br><span class="line">363</span><br><span class="line">364</span><br><span class="line">365</span><br><span class="line">366</span><br><span class="line">367</span><br><span class="line">368</span><br><span class="line">369</span><br><span class="line">370</span><br><span class="line">371</span><br><span class="line">372</span><br><span class="line">373</span><br><span class="line">374</span><br><span class="line">375</span><br><span class="line">376</span><br><span class="line">377</span><br><span class="line">378</span><br><span class="line">379</span><br><span class="line">380</span><br><span class="line">381</span><br><span class="line">382</span><br><span class="line">383</span><br><span class="line">384</span><br><span class="line">385</span><br><span class="line">386</span><br><span class="line">387</span><br><span class="line">388</span><br><span class="line">389</span><br><span class="line">390</span><br><span class="line">391</span><br><span class="line">392</span><br><span class="line">393</span><br><span class="line">394</span><br><span class="line">395</span><br><span class="line">396</span><br><span class="line">397</span><br><span class="line">398</span><br><span class="line">399</span><br><span class="line">400</span><br><span class="line">401</span><br><span class="line">402</span><br><span class="line">403</span><br><span class="line">404</span><br><span class="line">405</span><br><span class="line">406</span><br><span class="line">407</span><br><span class="line">408</span><br><span class="line">409</span><br><span class="line">410</span><br><span class="line">411</span><br><span class="line">412</span><br><span class="line">413</span><br><span class="line">414</span><br><span class="line">415</span><br><span class="line">416</span><br><span class="line">417</span><br><span class="line">418</span><br><span class="line">419</span><br><span class="line">420</span><br><span class="line">421</span><br><span class="line">422</span><br><span class="line">423</span><br><span class="line">424</span><br><span class="line">425</span><br><span class="line">426</span><br><span class="line">427</span><br><span class="line">428</span><br><span class="line">429</span><br><span class="line">430</span><br><span class="line">431</span><br><span class="line">432</span><br><span class="line">433</span><br><span class="line">434</span><br><span class="line">435</span><br><span class="line">436</span><br><span class="line">437</span><br><span class="line">438</span><br><span class="line">439</span><br><span class="line">440</span><br><span class="line">441</span><br><span class="line">442</span><br><span class="line">443</span><br><span class="line">444</span><br><span class="line">445</span><br><span class="line">446</span><br><span class="line">447</span><br><span class="line">448</span><br><span class="line">449</span><br><span class="line">450</span><br><span class="line">451</span><br><span class="line">452</span><br><span class="line">453</span><br><span class="line">454</span><br><span class="line">455</span><br><span class="line">456</span><br><span class="line">457</span><br><span class="line">458</span><br><span class="line">459</span><br><span class="line">460</span><br><span class="line">461</span><br><span class="line">462</span><br><span class="line">463</span><br><span class="line">464</span><br><span class="line">465</span><br><span class="line">466</span><br><span class="line">467</span><br><span class="line">468</span><br><span class="line">469</span><br><span class="line">470</span><br><span class="line">471</span><br><span class="line">472</span><br><span class="line">473</span><br><span class="line">474</span><br><span class="line">475</span><br><span class="line">476</span><br><span class="line">477</span><br><span class="line">478</span><br><span class="line">479</span><br><span class="line">480</span><br><span class="line">481</span><br><span class="line">482</span><br><span class="line">483</span><br><span class="line">484</span><br><span class="line">485</span><br><span class="line">486</span><br><span class="line">487</span><br><span class="line">488</span><br><span class="line">489</span><br><span class="line">490</span><br><span class="line">491</span><br><span class="line">492</span><br><span class="line">493</span><br><span class="line">494</span><br><span class="line">495</span><br><span class="line">496</span><br><span class="line">497</span><br><span class="line">498</span><br><span class="line">499</span><br><span class="line">500</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> NOP   5&#x27;b00000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> HALT  5&#x27;b00001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LOAD  5&#x27;b00010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> STORE 5&#x27;b00011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADD   5&#x27;b01000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> CMP   5&#x27;b01100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BZ    5&#x27;b11010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BN    5&#x27;b11100</span></span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"><span class="comment">// Basic operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUB   5&#x27;b01010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUBC  5&#x27;b10010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADDC  5&#x27;b10001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADDI  5&#x27;b01001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUBI  5&#x27;b01011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LDIH  5&#x27;b10000</span></span><br><span class="line"><span class="comment">// Logical/Shift operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> AND   5&#x27;b01101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> OR    5&#x27;b01110</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> XOR   5&#x27;b01111</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SLL   5&#x27;b00100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SRL   5&#x27;b00101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SLA   5&#x27;b00110</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SRA   5&#x27;b00111</span></span><br><span class="line"><span class="comment">// Control operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JUMP  5&#x27;b11000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JMPR  5&#x27;b11001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BNZ   5&#x27;b11011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BNN   5&#x27;b11101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BC    5&#x27;b11110</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BNC   5&#x27;b11111 </span></span><br><span class="line"><span class="comment">//** LWC original operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_CLEAR       5&#x27;b10011   </span><span class="comment">//clear: clear one data in rg[val3] 【CLEAR null null val3】</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_CA          5&#x27;b10100   </span><span class="comment">//CA: celete all data in rg  【no op1op2op3, like NOP &amp; HALT】</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_ENCRYPT     5&#x27;b10101   </span><span class="comment">//encrypt: 数据加密  【LWC_ENCRYPT r1 r2 r3】  秘钥：r3; 源码：r2；加密结果存放在r1，秘钥存放在r1+1.</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_INTERRUPT   5&#x27;b10110   </span><span class="comment">//Interrupt: 中断 (Control operation)  </span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_CALLBACK    5&#x27;b10111   </span><span class="comment">//CallBack: 中断回调</span></span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// FSM for CPU controler</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> idle 2&#x27;b00</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> exec 2&#x27;b01</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> interrupt 2&#x27;b10</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> pcpu (reset, clock, enable, start, i_addr, i_datain, d_addr,</span><br><span class="line">             d_datain, d_dataout, d_we, select_y, y);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> reset, enable, start, clock;   <span class="comment">//由顶层于外部连接，由外部(仿真时)控制</span></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] i_datain;</span><br><span class="line"><span class="comment">//input  [15:0] i_datain_interrupt;   //仅做基础test pattern测试时，需要关闭interrupt功能。</span></span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]  i_addr;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]  d_addr;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] d_datain;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] d_dataout;</span><br><span class="line"><span class="keyword">output</span> d_we;</span><br><span class="line"></span><br><span class="line"><span class="comment">// for Debug ------------ 只是用y看一下内部各个线上的数据</span></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>] select_y;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] y; </span><br><span class="line"></span><br><span class="line"><span class="comment">//--2025.2.5:For Basic Tests--//</span></span><br><span class="line"><span class="keyword">reg</span> i_datain_interrupt;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Definition of F/Fs</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  pc ;                              <span class="comment">//pc:  取指令的指针，指向imem内下一条要执行的指令。</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] id_ir, ex_ir, mem_ir, wb_ir;      <span class="comment">//xx_ir: 指令链，不同阶段对指令instruction进行流水线式的存储。</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] gr [<span class="number">0</span>:<span class="number">7</span>];                         <span class="comment">//gr: General Register。它是CPU内部的存储器(寄存器堆)。</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] reg_A, reg_B, reg_C, reg_C1;      <span class="comment">//reg_X: 数据寄存器，用于CPU内部运算数据的暂存。 [reg_A,reg_B] --&gt; ALU --&gt; [reg_C]</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] smdr, smdr1;                      <span class="comment">//smdr: 直接存储数据</span></span><br><span class="line"><span class="keyword">reg</span> zf, nf, dw;       <span class="comment">//flags:  zf(zero flag);  nf(negative flag);  dw(data write):与d_we相连，是CPU-&gt;dmem写使能。</span></span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"><span class="keyword">reg</span> cf;                  <span class="comment">//carry flag: 进位信号</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] pc_interrupt;   <span class="comment">//记录中断前的pc值，中断回调后pc置为 pc_interrupt+1</span></span><br><span class="line"><span class="keyword">reg</span> inter_flag;</span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] state;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Definition of temporary variables</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] ALUo;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] y;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] next_state;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> i_addr = pc;  <span class="comment">//pc给到i_addr，i_addr输出到imem，取出一条指令</span></span><br><span class="line"><span class="keyword">assign</span> d_we  = dw;</span><br><span class="line"><span class="keyword">assign</span> d_addr = reg_C[<span class="number">7</span>:<span class="number">0</span>];   <span class="comment">//从dmem中取data的地址，地址始终存在reg_C中</span></span><br><span class="line"><span class="keyword">assign</span> d_dataout = smdr1;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">// CPU Control (FSM)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!reset)</span><br><span class="line">         state &lt;= `idle;</span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">         state &lt;= next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(state <span class="keyword">or</span> enable <span class="keyword">or</span> start <span class="keyword">or</span> wb_ir[<span class="number">15</span>:<span class="number">11</span>])</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">       <span class="keyword">case</span> (state)</span><br><span class="line">        `idle : <span class="keyword">if</span> ((enable == <span class="number">1&#x27;b1</span>) &amp;&amp; (start == <span class="number">1&#x27;b1</span>))</span><br><span class="line">                   next_state &lt;= `exec;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                   next_state &lt;= `idle;</span><br><span class="line">        `exec : <span class="keyword">if</span> ((enable == <span class="number">1&#x27;b0</span>) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `HALT))</span><br><span class="line">                   next_state &lt;= `idle;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((enable == <span class="number">1&#x27;b0</span>) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_INTERRUPT))</span><br><span class="line">                   next_state &lt;= `interrupt;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                   next_state &lt;= `exec;</span><br><span class="line">        `interrupt: <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CALLBACK)</span><br><span class="line">                        next_state &lt;= `exec;</span><br><span class="line">                    <span class="keyword">else</span></span><br><span class="line">                        next_state &lt;= `interrupt;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// IF Block (1st Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         id_ir &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         pc    &lt;= <span class="number">8&#x27;b00000000</span>;</span><br><span class="line">         pc_interrupt &lt;= <span class="number">8&#x27;b00000000</span>;</span><br><span class="line">         inter_flag &lt;= <span class="number">0</span>;</span><br><span class="line">		 i_datain_interrupt &lt;= <span class="number">0</span>;   <span class="comment">//for professor&#x27;s test pattern, close INTERRUPT using ‘i_datain_interrupt===0’</span></span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         <span class="comment">// id_ir &lt;= i_datain;     //从imem取指令</span></span><br><span class="line">         id_ir &lt;= (state == `interrupt) ? i_datain_interrupt : i_datain;</span><br><span class="line">        <span class="comment">//主要任务：pc指针控制</span></span><br><span class="line">         <span class="keyword">if</span> ( ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) &amp;&amp; (zf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) &amp;&amp; (nf == <span class="number">1&#x27;b1</span>)) ||</span><br><span class="line">              (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) ||</span><br><span class="line">              ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) &amp;&amp; (zf == <span class="number">1&#x27;b0</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) &amp;&amp; (nf == <span class="number">1&#x27;b0</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) &amp;&amp; (cf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC) &amp;&amp; (cf == <span class="number">1&#x27;b0</span>)) )      </span><br><span class="line">            <span class="comment">//特殊指令跳转： jump to reg_C[7:0]，跳转到ALU运算出来的指令地址。因此必须要根据mem阶段的指令mem_ir判断，否则还没有运算出跳转结果reg_C</span></span><br><span class="line">            pc &lt;= reg_C[<span class="number">7</span>:<span class="number">0</span>];  </span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JUMP)    </span><br><span class="line">            <span class="comment">//JUMP指令跳转: jump to &#123;val2,val3&#125;, 中括号的意思是[7:4]与[3:0]组合为[7:0]</span></span><br><span class="line">            pc &lt;= id_ir[<span class="number">7</span>:<span class="number">0</span>];  </span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------]   </span></span><br><span class="line">		 <span class="comment">/*</span></span><br><span class="line"><span class="comment">         //LOAD需要等一拍： 等待运算完成，ALUo值存入rg后，再取值</span></span><br><span class="line"><span class="comment">         else if ((id_ir[15:11] == `LOAD) &amp;&amp; (i_datain[15:11]!=`JUMP) &amp;&amp; (i_datain[15:11]!=`NOP) &amp;&amp; (i_datain[15:11]!=`HALT) &amp;&amp; (i_datain[15:11]!=`LOAD))</span></span><br><span class="line"><span class="comment">         begin</span></span><br><span class="line"><span class="comment">            if ( (id_ir[10:8] == i_datain[2:0]) &amp;&amp; </span></span><br><span class="line"><span class="comment">                 ((i_datain[15:11]==`ADD) || (i_datain[15:11]==`ADDC) || (i_datain[15:11]==`SUB) || (i_datain[15:11]==`SUBC) || (i_datain[15:11]==`CMP) || </span></span><br><span class="line"><span class="comment">                  (i_datain[15:11]==`AND) || (i_datain[15:11]==`OR) || (i_datain[15:11]==`XOR)) )</span></span><br><span class="line"><span class="comment">            begin   pc &lt;= pc;   id_ir &lt;= 16&#x27;bXXXXXXXXXXXXXXXX;  end</span></span><br><span class="line"><span class="comment">            else if ( (id_ir[10:8] == i_datain[6:4]) &amp;&amp;</span></span><br><span class="line"><span class="comment">                     ((i_datain[15:11]==`STORE)|| </span></span><br><span class="line"><span class="comment">                     (i_datain[15:11]==`CMP)|| (i_datain[15:11]==`ADD) || (i_datain[15:11]==`ADDC) || (i_datain[15:11]==`SUB) || (i_datain[15:11]==`SUBC) ||</span></span><br><span class="line"><span class="comment">                     (i_datain[15:11]==`AND)|| (i_datain[15:11]==`OR) || (i_datain[15:11]==`XOR) ||</span></span><br><span class="line"><span class="comment">                     (i_datain[15:11]==`SLL)|| (i_datain[15:11]==`SRL) || (i_datain[15:11]==`SLA)|| (i_datain[15:11]==`SRA)) )</span></span><br><span class="line"><span class="comment">            begin   pc &lt;= pc;   id_ir &lt;= 16&#x27;bXXXXXXXXXXXXXXXX;  end</span></span><br><span class="line"><span class="comment">            else if ( (id_ir[10:8] == i_datain[10:8]) &amp;&amp; </span></span><br><span class="line"><span class="comment">                      ((i_datain[15:11]==`STORE) || </span></span><br><span class="line"><span class="comment">                      (i_datain[15:11]==`LDIH) || (i_datain[15:11]==`SUBI) || </span></span><br><span class="line"><span class="comment">                      (i_datain[15:11]==`JMPR) || (i_datain[15:11]==`BZ) || (i_datain[15:11]==`BNZ) || (i_datain[15:11]==`BN) || (i_datain[15:11]==`BNN) || (i_datain[15:11]==`BC) || (i_datain[15:11]==`BNC)))</span></span><br><span class="line"><span class="comment">            begin   pc &lt;= pc;   id_ir &lt;= 16&#x27;bXXXXXXXXXXXXXXXX;  end</span></span><br><span class="line"><span class="comment">            else    ;</span></span><br><span class="line"><span class="comment">         end</span></span><br><span class="line"><span class="comment">		 */</span></span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         </span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------] </span></span><br><span class="line">         <span class="comment">//interrupt &amp; callback</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_INTERRUPT)  <span class="keyword">begin</span></span><br><span class="line">            pc &lt;= <span class="number">0</span>;                                         <span class="comment">//转到imem_interrupt,从0开始</span></span><br><span class="line">            <span class="keyword">if</span>(inter_flag == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">                pc_interrupt &lt;= pc;                           <span class="comment">//记录中断前的pc值</span></span><br><span class="line">                inter_flag &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CALLBACK)  <span class="keyword">begin</span></span><br><span class="line">            pc &lt;= pc_interrupt;                                <span class="comment">//回到imem</span></span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">          <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="keyword">else</span></span><br><span class="line">            pc &lt;= pc + <span class="number">1</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`idle)   <span class="comment">//pc停止</span></span><br><span class="line">        pc &lt;= pc;</span><br><span class="line">     <span class="keyword">else</span> ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// ID Block (2nd Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         ex_ir &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_A &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_B &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         smdr  &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         ex_ir &lt;= id_ir;   <span class="comment">//ir传递（id -&gt; ex）</span></span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="comment">//The general register clearing operations LWC_CLEAR and LWC_CA are executed </span></span><br><span class="line">         <span class="comment">//directly in the ID stage, no need to wait until the WB</span></span><br><span class="line">         <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CA)   <span class="keyword">begin</span></span><br><span class="line">            gr[<span class="number">0</span>] = <span class="number">16&#x27;b0000000000000000</span>;   </span><br><span class="line">            gr[<span class="number">1</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">2</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">3</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">4</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">5</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">6</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">7</span>] = <span class="number">16&#x27;b0000000000000000</span>;           </span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CLEAR) <span class="keyword">begin</span>  <span class="comment">//clear: clear one data in rg[val3] 【CLEAR null null val3】</span></span><br><span class="line">            gr[id_ir[<span class="number">3</span>:<span class="number">0</span>]] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>   ;</span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="comment">/******************** </span></span><br><span class="line"><span class="comment">            reg_A 赋予：第一个操作数  ***************************************************************************************************************</span></span><br><span class="line"><span class="comment">         *********************/</span></span><br><span class="line">         <span class="comment">//↓[type:I]  r1  val2  val3 形 </span></span><br><span class="line">         <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH) ||</span><br><span class="line">             (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) ||</span><br><span class="line">             (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC)) </span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">           <span class="comment">// hazard 避免</span></span><br><span class="line">                <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))   <span class="comment">//无目的寄存器(operand1 = null)</span></span><br><span class="line">                    reg_A &lt;= ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC)) ? </span><br><span class="line">                              gr[(id_ir[<span class="number">10</span>:<span class="number">8</span>])] : </span><br><span class="line">                              ALUo;</span><br><span class="line">					<span class="comment">//reg_A &lt;= ALUo;</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))  </span><br><span class="line">                    reg_A &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))  </span><br><span class="line">                    reg_A &lt;= reg_C1;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    reg_A &lt;= gr[(id_ir[<span class="number">10</span>:<span class="number">8</span>])];   <span class="comment">//取出r1 #############</span></span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">               </span><br><span class="line">          <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="comment">//↓[type:R]  r1  r2  r3 形 </span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `STORE) ||</span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC) || </span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `AND) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `OR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `XOR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLA) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRA) ||</span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_ENCRYPT))</span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">           <span class="comment">// hazard 避免</span></span><br><span class="line">                <span class="keyword">if</span> ((id_ir[<span class="number">6</span>:<span class="number">4</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_A &lt;= ALUo;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">6</span>:<span class="number">4</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_A &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">6</span>:<span class="number">4</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_A &lt;= reg_C1;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">                    reg_A &lt;= gr[(id_ir[<span class="number">6</span>:<span class="number">4</span>])];   <span class="comment">//取出r2 #############</span></span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) &amp;&amp; (zf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) &amp;&amp; (nf == <span class="number">1&#x27;b1</span>)) ||  </span><br><span class="line">                  ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) &amp;&amp; (zf == <span class="number">1&#x27;b0</span>))|| ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) &amp;&amp; (nf == <span class="number">1&#x27;b0</span>))||  </span><br><span class="line">                  ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) &amp;&amp; (cf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC) &amp;&amp; (cf == <span class="number">1&#x27;b0</span>))||   </span><br><span class="line">                    mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR)  </span><br><span class="line">            reg_A &lt;= <span class="number">16&#x27;b0000_0000_0000_0000</span>;  </span><br><span class="line">         <span class="keyword">else</span>   ; </span><br><span class="line">        </span><br><span class="line">         <span class="comment">/********************* </span></span><br><span class="line"><span class="comment">            reg_B赋予：第二个操作数***************************************************************************************************************</span></span><br><span class="line"><span class="comment">         ******************** */</span></span><br><span class="line">         <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD)</span><br><span class="line">             reg_B &lt;= &#123;<span class="number">12&#x27;b000000000000</span>, id_ir[<span class="number">3</span>:<span class="number">0</span>]&#125;;   <span class="comment">//r1,r2,val3形：只取val3,需要在前面补12位0 ###########</span></span><br><span class="line">             </span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `STORE)</span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">			   reg_B &lt;= &#123;<span class="number">12&#x27;b000000000000</span>, id_ir[<span class="number">3</span>:<span class="number">0</span>]&#125;;   <span class="comment">//r1,r2,val3形：只取val3,需要在前面补12位0 ###########</span></span><br><span class="line">			   <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">			   <span class="comment">//smdr的赋值也需要：hazard 避免</span></span><br><span class="line">			   <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">					smdr &lt;= ALUo;</span><br><span class="line">			   <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">					smdr &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">			   <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">					smdr &lt;= reg_C1;</span><br><span class="line">			   <span class="keyword">else</span></span><br><span class="line">			   <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">					smdr  &lt;= gr[id_ir[<span class="number">10</span>:<span class="number">8</span>]];   <span class="comment">//STORE #############</span></span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">		 <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLA) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRA))</span><br><span class="line">			 reg_B &lt;= &#123;<span class="number">12&#x27;b000000000000</span>, id_ir[<span class="number">3</span>:<span class="number">0</span>]&#125;;   <span class="comment">//r1,r2,val3形：只取val3,需要在前面补12位0 ###########</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) || </span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) ||</span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC))              </span><br><span class="line">             reg_B &lt;= &#123;<span class="number">8&#x27;b00000000</span>, id_ir[<span class="number">7</span>:<span class="number">0</span>]&#125;;     <span class="comment">// r1 val2 val3, 取出&#123;val2,val3&#125;的组合,需要在前面补8位0 ###########</span></span><br><span class="line">	     <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH))   </span><br><span class="line">			 reg_B &lt;= &#123;id_ir[<span class="number">7</span>:<span class="number">0</span>], <span class="number">8&#x27;b00000000</span>&#125;;</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC) || </span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `AND) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `OR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `XOR) || </span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_ENCRYPT))   </span><br><span class="line">               <span class="keyword">begin</span></span><br><span class="line">               <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">               <span class="comment">// hazard 避免</span></span><br><span class="line">               <span class="keyword">if</span> ((id_ir[<span class="number">2</span>:<span class="number">0</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_B &lt;= ALUo;</span><br><span class="line">               <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">2</span>:<span class="number">0</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_B &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">               <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">2</span>:<span class="number">0</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_B &lt;= reg_C1;</span><br><span class="line">               <span class="keyword">else</span></span><br><span class="line">                    <span class="comment">// r1 r2 r3，取出r3； #############</span></span><br><span class="line">                    reg_B &lt;= gr[id_ir[<span class="number">2</span>:<span class="number">0</span>]];   </span><br><span class="line">               <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">               <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) &amp;&amp; (zf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) &amp;&amp; (nf == <span class="number">1&#x27;b1</span>))||  </span><br><span class="line">			      ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) &amp;&amp; (zf == <span class="number">1&#x27;b0</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) &amp;&amp; (nf == <span class="number">1&#x27;b0</span>))||  </span><br><span class="line">			      ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) &amp;&amp; (cf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC) &amp;&amp; (cf == <span class="number">1&#x27;b0</span>))||   </span><br><span class="line">				    mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR)  </span><br><span class="line">            reg_B &lt;= <span class="number">16&#x27;b0000_0000_0000_0000</span>;  </span><br><span class="line">         <span class="keyword">else</span>   ;</span><br><span class="line">         </span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// EX Block (3rd Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         mem_ir &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_C &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         smdr1 &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         zf &lt;= <span class="number">1&#x27;b0</span> ; </span><br><span class="line">         nf &lt;= <span class="number">1&#x27;b0</span> ; </span><br><span class="line">         dw &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         mem_ir &lt;= ex_ir;</span><br><span class="line">         reg_C  &lt;= ALUo;    <span class="comment">//reg_C转存ALUo运算结果</span></span><br><span class="line">		 smdr1 &lt;= smdr;</span><br><span class="line">         </span><br><span class="line">         <span class="comment">//flag更新</span></span><br><span class="line">         <span class="keyword">if</span> ((ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH) ||</span><br><span class="line">             (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC))  <span class="comment">// || (ex_ir[15:11] == `AND) || (ex_ir[15:11] == `OR) || (ex_ir[15:11] == `XOR) || (ex_ir[15:11] == `SLL) || (ex_ir[15:11] == `SRL) || (ex_ir[15:11] == `SLA) || (ex_ir[15:11] == `SRA)</span></span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">             <span class="keyword">if</span> (ALUo == <span class="number">16&#x27;b0000000000000000</span>)</span><br><span class="line">                zf &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">             <span class="keyword">else</span></span><br><span class="line">                zf &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">             <span class="keyword">if</span> (ALUo [<span class="number">15</span>] == <span class="number">1&#x27;b1</span>)</span><br><span class="line">                nf &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">             <span class="keyword">else</span></span><br><span class="line">                nf &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">		 <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">				zf &lt;= zf;</span><br><span class="line">				nf &lt;= nf;</span><br><span class="line">		 <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">         <span class="keyword">if</span> (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `STORE)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              dw &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">              <span class="comment">//smdr1 &lt;= smdr;</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span></span><br><span class="line">            dw &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// MEM Block (4th Stege)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         wb_ir  &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_C1 &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state == `interrupt)</span><br><span class="line">       <span class="keyword">begin</span>	     </span><br><span class="line">         wb_ir  &lt;= mem_ir;</span><br><span class="line">         <span class="keyword">if</span> (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD)</span><br><span class="line">            <span class="comment">//**** `LOAD回路：从dmem取得的数据在d_datain中，先给到reg_C1,然后转存到cpu内部存储gr。程序运行其他操作时，时再从gr取数据。</span></span><br><span class="line">            <span class="comment">//其实reg_C一直作为dmem的地址索引，但只有LOAD指令时，cpu才会从dmem中取出数据存入regC_1；其余时候reg_C1转存运算结果reg_C。</span></span><br><span class="line">            reg_C1 &lt;= d_datain;      </span><br><span class="line">	     <span class="keyword">else</span></span><br><span class="line">            reg_C1 &lt;= reg_C;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// WB Block (5th Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         gr[<span class="number">0</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">1</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">2</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">3</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">4</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">5</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">6</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">7</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (wb_ir[<span class="number">10</span>:<span class="number">8</span>] != <span class="number">3&#x27;b000</span>)</span><br><span class="line">            <span class="keyword">if</span> ((wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ||</span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH) ||</span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC) || </span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `AND) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `OR) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `XOR) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLL) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRL) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLA) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRA) ||</span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_ENCRYPT))</span><br><span class="line">                    gr[wb_ir[<span class="number">10</span>:<span class="number">8</span>]] &lt;= reg_C1;</span><br><span class="line">			<span class="keyword">else</span>  </span><br><span class="line">					gr[wb_ir[<span class="number">10</span>:<span class="number">8</span>]] &lt;= gr[wb_ir[<span class="number">10</span>:<span class="number">8</span>]];  </span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ALU module</span></span><br><span class="line"><span class="keyword">always</span> @(reg_A <span class="keyword">or</span> reg_B <span class="keyword">or</span> ex_ir[<span class="number">15</span>:<span class="number">11</span>])</span><br><span class="line">    <span class="keyword">case</span> (ex_ir[<span class="number">15</span>:<span class="number">11</span>])</span><br><span class="line">     `LOAD   : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `STORE  : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `ADD    : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B;</span><br><span class="line">     `CMP    : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B;</span><br><span class="line">     `BZ     : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BN     : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">     <span class="comment">// Basic operations</span></span><br><span class="line">     `ADDC   : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B + cf;</span><br><span class="line">     `SUB    : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B;</span><br><span class="line">     `SUBC   : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B - cf;</span><br><span class="line">     `ADDI   : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B;</span><br><span class="line">     `SUBI   : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B;</span><br><span class="line">     `LDIH   : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B;</span><br><span class="line">     <span class="comment">// Logical/Shift operations</span></span><br><span class="line">     `AND    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A &amp; reg_B;  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">     `OR     :  <span class="keyword">begin</span>   ALUo &lt;= reg_A | reg_B;  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">     `XOR    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A ^ reg_B;  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">     `SLL    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A &lt;&lt; reg_B[<span class="number">3</span>:<span class="number">0</span>];  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span>  </span><br><span class="line">     `SRL    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A &gt;&gt; reg_B[<span class="number">3</span>:<span class="number">0</span>];  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">	 <span class="comment">//[注]老版本iverilog编译器不认识&gt;&gt;&gt;和&lt;&lt;&lt;运算符，必须手动实现算数左右移。 2025.2.7</span></span><br><span class="line">     <span class="comment">//`SLA    :  begin  	ALUo &lt;= reg_A &lt;&lt;&lt; reg_B[3:0];  cf &lt;= 1&#x27;b0;  end</span></span><br><span class="line">     <span class="comment">//`SRA    :  begin   ALUo &lt;= reg_A &gt;&gt;&gt; reg_B[3:0];  cf &lt;= 1&#x27;b0;  end</span></span><br><span class="line">	 `SLA    :  <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b1</span>)</span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;h8000</span> | (reg_A &lt;&lt; reg_B[<span class="number">3</span>:<span class="number">0</span>]);  <span class="comment">//8000 = 1000_0000_0000_0000 </span></span><br><span class="line">				    <span class="keyword">else</span> <span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b0</span>)</span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;h7FFF</span> &amp; (reg_A &lt;&lt; reg_B[<span class="number">3</span>:<span class="number">0</span>]);  <span class="comment">//7FFF = 0111_1111_1111_1111</span></span><br><span class="line">				    <span class="keyword">else</span></span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;bx</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">	 `SRA   :   <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b1</span>)</span><br><span class="line">						ALUo &lt;= (&#123;<span class="number">16</span>&#123;<span class="number">1&#x27;b1</span>&#125;&#125; &lt;&lt; (<span class="number">16</span> - reg_B[<span class="number">3</span>:<span class="number">0</span>])) | (reg_A &gt;&gt; reg_B[<span class="number">3</span>:<span class="number">0</span>]);   <span class="comment">//(&#123;16&#123;1&#x27;b1&#125;&#125; &lt;&lt; (16 - reg_B[3:0]))生成高位全1的掩码</span></span><br><span class="line">				    <span class="keyword">else</span> <span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b0</span>)</span><br><span class="line">						ALUo &lt;= reg_A &gt;&gt; reg_B[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">					<span class="keyword">else</span></span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;bx</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">     `LWC_ENCRYPT:  ALUo &lt;= &#123;reg_A[<span class="number">15</span>:<span class="number">8</span>]^reg_B[<span class="number">7</span>:<span class="number">0</span>], reg_A[<span class="number">7</span>:<span class="number">4</span>]^reg_B[<span class="number">11</span>:<span class="number">8</span>], reg_A[<span class="number">3</span>:<span class="number">0</span>]^reg_B[<span class="number">15</span>:<span class="number">12</span>]&#125;;</span><br><span class="line">     </span><br><span class="line">     <span class="comment">// Control operations</span></span><br><span class="line">     `JMPR   :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BNZ    :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BNN    :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BC     :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BNC    :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">     <span class="keyword">default</span> : <span class="keyword">begin</span></span><br><span class="line">            ALUo &lt;= ALUo;</span><br><span class="line">            cf &lt;= cf;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// Debug</span></span><br><span class="line"><span class="keyword">always</span> @(select_y <span class="keyword">or</span> gr[<span class="number">1</span>] <span class="keyword">or</span> gr[<span class="number">2</span>] <span class="keyword">or</span> gr[<span class="number">3</span>] <span class="keyword">or</span> gr[<span class="number">4</span>] <span class="keyword">or</span> gr[<span class="number">5</span>] <span class="keyword">or</span> gr[<span class="number">6</span>]</span><br><span class="line">         <span class="keyword">or</span> gr[<span class="number">7</span>] <span class="keyword">or</span> reg_A <span class="keyword">or</span> reg_B <span class="keyword">or</span> reg_C <span class="keyword">or</span> reg_C1 <span class="keyword">or</span> smdr <span class="keyword">or</span> id_ir</span><br><span class="line">         <span class="keyword">or</span> dw <span class="keyword">or</span> zf <span class="keyword">or</span> nf <span class="keyword">or</span> pc)</span><br><span class="line">   <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">case</span> (select_y)</span><br><span class="line">       <span class="number">4&#x27;b0000</span> : y = &#123;<span class="number">3&#x27;b000</span>, dw, <span class="number">2&#x27;b00</span>, zf, nf, pc&#125;;</span><br><span class="line">       <span class="number">4&#x27;b0001</span> : y = gr[<span class="number">1</span>];</span><br><span class="line">       <span class="number">4&#x27;b0010</span> : y = gr[<span class="number">2</span>];</span><br><span class="line">       <span class="number">4&#x27;b0011</span> : y = gr[<span class="number">3</span>];</span><br><span class="line">       <span class="number">4&#x27;b0100</span> : y = gr[<span class="number">4</span>];</span><br><span class="line">       <span class="number">4&#x27;b0101</span> : y = gr[<span class="number">5</span>];</span><br><span class="line">       <span class="number">4&#x27;b0110</span> : y = gr[<span class="number">6</span>];</span><br><span class="line">       <span class="number">4&#x27;b0111</span> : y = gr[<span class="number">7</span>];</span><br><span class="line">       <span class="number">4&#x27;b1000</span> : y = reg_A;</span><br><span class="line">       <span class="number">4&#x27;b1001</span> : y = reg_B;</span><br><span class="line">       <span class="number">4&#x27;b1011</span> : y = reg_C;</span><br><span class="line">       <span class="number">4&#x27;b1100</span> : y = reg_C1;</span><br><span class="line">       <span class="number">4&#x27;b1101</span> : y = smdr;</span><br><span class="line">       <span class="number">4&#x27;b1110</span> : y = id_ir;</span><br><span class="line">       <span class="keyword">default</span> : y = <span class="number">16&#x27;bXXXXXXXXXXXXXXXX</span> ;</span><br><span class="line">     <span class="keyword">endcase</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="代码（创新版：可以实现中断和回调）"><a href="#代码（创新版：可以实现中断和回调）" class="headerlink" title="代码（创新版：可以实现中断和回调）"></a>代码（创新版：可以实现中断和回调）</h2><p>中断和回调的实现方法在报告中已经详细说明，这里直接粘贴报告中的文字描述和图片进行解释。</p>
<img src="https://s2.loli.net/2025/02/08/RBPqUnTdNI4Mzbj.png">

<img src="https://s2.loli.net/2025/02/08/Vxslntjry7BGapz.png">

<img src="https://s2.loli.net/2025/02/08/K8flRSgxsWIuwNG.png">

<img src="https://s2.loli.net/2025/02/08/LbjfucnRyEiJwZ4.png">


<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br><span class="line">342</span><br><span class="line">343</span><br><span class="line">344</span><br><span class="line">345</span><br><span class="line">346</span><br><span class="line">347</span><br><span class="line">348</span><br><span class="line">349</span><br><span class="line">350</span><br><span class="line">351</span><br><span class="line">352</span><br><span class="line">353</span><br><span class="line">354</span><br><span class="line">355</span><br><span class="line">356</span><br><span class="line">357</span><br><span class="line">358</span><br><span class="line">359</span><br><span class="line">360</span><br><span class="line">361</span><br><span class="line">362</span><br><span class="line">363</span><br><span class="line">364</span><br><span class="line">365</span><br><span class="line">366</span><br><span class="line">367</span><br><span class="line">368</span><br><span class="line">369</span><br><span class="line">370</span><br><span class="line">371</span><br><span class="line">372</span><br><span class="line">373</span><br><span class="line">374</span><br><span class="line">375</span><br><span class="line">376</span><br><span class="line">377</span><br><span class="line">378</span><br><span class="line">379</span><br><span class="line">380</span><br><span class="line">381</span><br><span class="line">382</span><br><span class="line">383</span><br><span class="line">384</span><br><span class="line">385</span><br><span class="line">386</span><br><span class="line">387</span><br><span class="line">388</span><br><span class="line">389</span><br><span class="line">390</span><br><span class="line">391</span><br><span class="line">392</span><br><span class="line">393</span><br><span class="line">394</span><br><span class="line">395</span><br><span class="line">396</span><br><span class="line">397</span><br><span class="line">398</span><br><span class="line">399</span><br><span class="line">400</span><br><span class="line">401</span><br><span class="line">402</span><br><span class="line">403</span><br><span class="line">404</span><br><span class="line">405</span><br><span class="line">406</span><br><span class="line">407</span><br><span class="line">408</span><br><span class="line">409</span><br><span class="line">410</span><br><span class="line">411</span><br><span class="line">412</span><br><span class="line">413</span><br><span class="line">414</span><br><span class="line">415</span><br><span class="line">416</span><br><span class="line">417</span><br><span class="line">418</span><br><span class="line">419</span><br><span class="line">420</span><br><span class="line">421</span><br><span class="line">422</span><br><span class="line">423</span><br><span class="line">424</span><br><span class="line">425</span><br><span class="line">426</span><br><span class="line">427</span><br><span class="line">428</span><br><span class="line">429</span><br><span class="line">430</span><br><span class="line">431</span><br><span class="line">432</span><br><span class="line">433</span><br><span class="line">434</span><br><span class="line">435</span><br><span class="line">436</span><br><span class="line">437</span><br><span class="line">438</span><br><span class="line">439</span><br><span class="line">440</span><br><span class="line">441</span><br><span class="line">442</span><br><span class="line">443</span><br><span class="line">444</span><br><span class="line">445</span><br><span class="line">446</span><br><span class="line">447</span><br><span class="line">448</span><br><span class="line">449</span><br><span class="line">450</span><br><span class="line">451</span><br><span class="line">452</span><br><span class="line">453</span><br><span class="line">454</span><br><span class="line">455</span><br><span class="line">456</span><br><span class="line">457</span><br><span class="line">458</span><br><span class="line">459</span><br><span class="line">460</span><br><span class="line">461</span><br><span class="line">462</span><br><span class="line">463</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> NOP   5&#x27;b00000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> HALT  5&#x27;b00001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LOAD  5&#x27;b00010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> STORE 5&#x27;b00011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADD   5&#x27;b01000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> CMP   5&#x27;b01100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BZ    5&#x27;b11010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BN    5&#x27;b11100</span></span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"><span class="comment">// Basic operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUB   5&#x27;b01010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUBC  5&#x27;b10010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADDC  5&#x27;b10001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADDI  5&#x27;b01001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUBI  5&#x27;b01011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LDIH  5&#x27;b10000</span></span><br><span class="line"><span class="comment">// Logical/Shift operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> AND   5&#x27;b01101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> OR    5&#x27;b01110</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> XOR   5&#x27;b01111</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SLL   5&#x27;b00100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SRL   5&#x27;b00101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SLA   5&#x27;b00110</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SRA   5&#x27;b00111</span></span><br><span class="line"><span class="comment">// Control operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JUMP  5&#x27;b11000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JMPR  5&#x27;b11001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BNZ   5&#x27;b11011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BNN   5&#x27;b11101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BC    5&#x27;b11110</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BNC   5&#x27;b11111 </span></span><br><span class="line"><span class="comment">//** LWC original operations</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_CLEAR       5&#x27;b10011   </span><span class="comment">//clear: clear one data in rg[val3] 【CLEAR null null val3】</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_CA          5&#x27;b10100   </span><span class="comment">//CA: celete all data in rg  【no op1op2op3, like NOP &amp; HALT】</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_ENCRYPT     5&#x27;b10101   </span><span class="comment">//encrypt: 数据加密  【LWC_ENCRYPT r1 r2 r3】  秘钥：r3; 源码：r2；加密结果存放在r1，秘钥存放在r1+1.</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_INTERRUPT   5&#x27;b10110   </span><span class="comment">//Interrupt: 中断 (Control operation)  </span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LWC_CALLBACK    5&#x27;b10111   </span><span class="comment">//CallBack: 中断回调</span></span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// FSM for CPU controler</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> idle 2&#x27;b00</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> exec 2&#x27;b01</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> interrupt 2&#x27;b10</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> pcpu (reset, clock, enable, start, i_addr, i_datain, i_datain_interrupt, d_addr,</span><br><span class="line">             d_datain, d_dataout, d_we, select_y, y);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> reset, clock, enable, start;   <span class="comment">//由顶层于外部连接，由外部(仿真时)控制</span></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] i_datain;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] i_datain_interrupt;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]  i_addr;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]  d_addr;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] d_datain;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] d_dataout;</span><br><span class="line"><span class="keyword">output</span> d_we;</span><br><span class="line"></span><br><span class="line"><span class="comment">// for Debug ------------ 只是用y看一下内部各个线上的数据</span></span><br><span class="line"><span class="keyword">input</span>  [<span class="number">3</span>:<span class="number">0</span>] select_y;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] y; </span><br><span class="line"></span><br><span class="line"><span class="comment">// Definition of F/Fs</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]  pc ;                              <span class="comment">//pc:  取指令的指针，指向imem内下一条要执行的指令。</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] id_ir, ex_ir, mem_ir, wb_ir;      <span class="comment">//xx_ir: 指令链，不同阶段对指令instruction进行流水线式的存储。</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] gr [<span class="number">0</span>:<span class="number">7</span>];                         <span class="comment">//gr: General Register。它是CPU内部的存储器(寄存器堆)。</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] reg_A, reg_B, reg_C, reg_C1;      <span class="comment">//reg_X: 数据寄存器，用于CPU内部运算数据的暂存。 [reg_A,reg_B] --&gt; ALU --&gt; [reg_C]</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] smdr, smdr1;                      <span class="comment">//smdr: 直接存储数据</span></span><br><span class="line"><span class="keyword">reg</span> zf, nf, dw;       <span class="comment">//flags:  zf(zero flag);  nf(negative flag);  dw(data write):与d_we相连，是CPU-&gt;dmem写使能。</span></span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"><span class="keyword">reg</span> cf;                  <span class="comment">//carry flag: 进位信号</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] pc_interrupt;   <span class="comment">//记录中断前的pc值，中断回调后pc置为 pc_interrupt+1</span></span><br><span class="line"><span class="keyword">reg</span> inter_flag;</span><br><span class="line"><span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] state;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Definition of temporary variables</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] ALUo;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] y;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] next_state;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> i_addr = pc;  <span class="comment">//pc给到i_addr，i_addr输出到imem，取出一条指令</span></span><br><span class="line"><span class="keyword">assign</span> d_we  = dw;</span><br><span class="line"><span class="keyword">assign</span> d_addr = reg_C[<span class="number">7</span>:<span class="number">0</span>];   <span class="comment">//从dmem中取data的地址，地址始终存在reg_C中</span></span><br><span class="line"><span class="keyword">assign</span> d_dataout = smdr1;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">// CPU Control (FSM)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!reset)</span><br><span class="line">         state &lt;= `idle;</span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">         state &lt;= next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(state <span class="keyword">or</span> enable <span class="keyword">or</span> start <span class="keyword">or</span> wb_ir[<span class="number">15</span>:<span class="number">11</span>])</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">       <span class="keyword">case</span> (state)</span><br><span class="line">        `idle : <span class="keyword">if</span> ((enable == <span class="number">1&#x27;b1</span>) &amp;&amp; (start == <span class="number">1&#x27;b1</span>))</span><br><span class="line">                   next_state &lt;= `exec;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                   next_state &lt;= `idle;</span><br><span class="line">        `exec : <span class="keyword">if</span> ((enable == <span class="number">1&#x27;b0</span>) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `HALT))</span><br><span class="line">                   next_state &lt;= `idle;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((enable == <span class="number">1&#x27;b0</span>) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_INTERRUPT))</span><br><span class="line">                   next_state &lt;= `interrupt;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                   next_state &lt;= `exec;</span><br><span class="line">         `interrupt: <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CALLBACK)</span><br><span class="line">                        next_state &lt;= `exec;</span><br><span class="line">                     <span class="keyword">else</span></span><br><span class="line">                        next_state &lt;= `interrupt;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// IF Block (1st Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         id_ir &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         pc    &lt;= <span class="number">8&#x27;b00000000</span>;</span><br><span class="line">         pc_interrupt &lt;= <span class="number">8&#x27;b00000000</span>;</span><br><span class="line">         inter_flag &lt;= <span class="number">0</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         <span class="comment">// id_ir &lt;= i_datain;     //从imem取指令</span></span><br><span class="line">         id_ir &lt;= (state == `interrupt) ? i_datain_interrupt : i_datain;</span><br><span class="line">        <span class="comment">//主要任务：pc指针控制</span></span><br><span class="line">         <span class="keyword">if</span> ( ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) &amp;&amp; (zf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) &amp;&amp; (nf == <span class="number">1&#x27;b1</span>)) ||</span><br><span class="line">              (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) ||</span><br><span class="line">              ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) &amp;&amp; (zf == <span class="number">1&#x27;b0</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) &amp;&amp; (nf == <span class="number">1&#x27;b0</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) &amp;&amp; (cf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC) &amp;&amp; (cf == <span class="number">1&#x27;b0</span>)) )      </span><br><span class="line">            <span class="comment">//特殊指令跳转： jump to reg_C[7:0]，跳转到ALU运算出来的指令地址。</span></span><br><span class="line">            pc &lt;= reg_C[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JUMP)    </span><br><span class="line">            <span class="comment">//JUMP指令跳转: jump to &#123;val2,val3&#125;, 中括号的意思是[7:4]与[3:0]组合为[7:0]</span></span><br><span class="line">            pc &lt;= id_ir[<span class="number">7</span>:<span class="number">0</span>];          </span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------] </span></span><br><span class="line">         <span class="comment">//interrupt &amp; callback</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_INTERRUPT)  <span class="keyword">begin</span></span><br><span class="line">            pc &lt;= <span class="number">0</span>;                                         <span class="comment">//转到imem_interrupt,从0开始</span></span><br><span class="line">            <span class="keyword">if</span>(inter_flag == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">                pc_interrupt &lt;= pc;                           <span class="comment">//记录中断前的pc值</span></span><br><span class="line">                inter_flag &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CALLBACK)  <span class="keyword">begin</span></span><br><span class="line">            pc &lt;= pc_interrupt;                                <span class="comment">//回到imem</span></span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">          <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="keyword">else</span></span><br><span class="line">            pc &lt;= pc + <span class="number">1</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`idle)   <span class="comment">//pc停止</span></span><br><span class="line">        pc &lt;= pc;</span><br><span class="line">     <span class="keyword">else</span> ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// ID Block (2nd Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         ex_ir &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_A &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_B &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         smdr  &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         ex_ir &lt;= id_ir;   <span class="comment">//ir传递（id -&gt; ex）</span></span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="comment">//The general register clearing operations LWC_CLEAR and LWC_CA are executed </span></span><br><span class="line">         <span class="comment">//directly in the ID stage, no need to wait until the WB</span></span><br><span class="line">         <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CA)   <span class="keyword">begin</span></span><br><span class="line">            gr[<span class="number">0</span>] = <span class="number">16&#x27;b0000000000000000</span>;   </span><br><span class="line">            gr[<span class="number">1</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">2</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">3</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">4</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">5</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">6</span>] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">            gr[<span class="number">7</span>] = <span class="number">16&#x27;b0000000000000000</span>;           </span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_CLEAR) <span class="keyword">begin</span>  <span class="comment">//clear: clear one data in rg[val3] 【CLEAR null null val3】</span></span><br><span class="line">            gr[id_ir[<span class="number">3</span>:<span class="number">0</span>]] = <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>   ;</span><br><span class="line">         <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="comment">/******************** </span></span><br><span class="line"><span class="comment">            reg_A 赋予：第一个操作数  ***************************************************************************************************************</span></span><br><span class="line"><span class="comment">         *********************/</span></span><br><span class="line">         <span class="comment">//↓[type:I]  r1  val2  val3 形 </span></span><br><span class="line">         <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH) ||</span><br><span class="line">             (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) ||</span><br><span class="line">             (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC)) </span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">           <span class="comment">// hazard 避免</span></span><br><span class="line">                <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))   <span class="comment">//无目的寄存器(operand1 = null)</span></span><br><span class="line">                    reg_A &lt;= ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC)) ? </span><br><span class="line">                              gr[(id_ir[<span class="number">10</span>:<span class="number">8</span>])]: </span><br><span class="line">                              ALUo;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))  </span><br><span class="line">                    reg_A &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))  </span><br><span class="line">                    reg_A &lt;= reg_C1;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    reg_A &lt;= gr[(id_ir[<span class="number">10</span>:<span class="number">8</span>])];   <span class="comment">//取出r1 #############</span></span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">               </span><br><span class="line">          <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">         <span class="comment">//↓[type:R]  r1  r2  r3 形 </span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `STORE) ||</span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC) || </span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `AND) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `OR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `XOR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLA) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRA) ||</span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_ENCRYPT))</span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">           <span class="comment">// hazard 避免</span></span><br><span class="line">                <span class="keyword">if</span> ((id_ir[<span class="number">6</span>:<span class="number">4</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_A &lt;= ALUo;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">6</span>:<span class="number">4</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_A &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">6</span>:<span class="number">4</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_A &lt;= reg_C1;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">                    reg_A &lt;= gr[(id_ir[<span class="number">6</span>:<span class="number">4</span>])];   <span class="comment">//取出r2 #############</span></span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) &amp;&amp; (zf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) &amp;&amp; (nf == <span class="number">1&#x27;b1</span>)) ||  </span><br><span class="line">                  ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) &amp;&amp; (zf == <span class="number">1&#x27;b0</span>))|| ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) &amp;&amp; (nf == <span class="number">1&#x27;b0</span>))||  </span><br><span class="line">                  ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) &amp;&amp; (cf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC) &amp;&amp; (cf == <span class="number">1&#x27;b0</span>))||   </span><br><span class="line">                    mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR)  </span><br><span class="line">            reg_A &lt;= <span class="number">16&#x27;b0000_0000_0000_0000</span>;  </span><br><span class="line">         <span class="keyword">else</span>   ; </span><br><span class="line">        </span><br><span class="line">         <span class="comment">/********************* </span></span><br><span class="line"><span class="comment">            reg_B赋予：第二个操作数***************************************************************************************************************</span></span><br><span class="line"><span class="comment">         ******************** */</span></span><br><span class="line">         <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD)</span><br><span class="line">             reg_B &lt;= &#123;<span class="number">12&#x27;b000000000000</span>, id_ir[<span class="number">3</span>:<span class="number">0</span>]&#125;;   <span class="comment">//val3 #############</span></span><br><span class="line">             </span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `STORE)</span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">             reg_B &lt;= &#123;<span class="number">12&#x27;b000000000000</span>, id_ir[<span class="number">3</span>:<span class="number">0</span>]&#125;;  </span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">           <span class="comment">//smdr的赋值也需要：hazard 避免</span></span><br><span class="line">           <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                smdr &lt;= ALUo;</span><br><span class="line">           <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                smdr &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">           <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">10</span>:<span class="number">8</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                smdr &lt;= reg_C1;</span><br><span class="line">           <span class="keyword">else</span></span><br><span class="line">           <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">                smdr  &lt;= gr[id_ir[<span class="number">10</span>:<span class="number">8</span>]];   <span class="comment">//STORE #############</span></span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRL) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLA) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRA))</span><br><span class="line">			 reg_B &lt;= &#123;<span class="number">12&#x27;b000000000000</span>, id_ir[<span class="number">3</span>:<span class="number">0</span>]&#125;;   <span class="comment">//r1,r2,val3形：只取val3,需要在前面补12位0 ###########  </span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) ||</span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) ||</span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC))   </span><br><span class="line">             reg_B &lt;= &#123;<span class="number">8&#x27;b00000000</span>, id_ir[<span class="number">7</span>:<span class="number">0</span>]&#125;;   <span class="comment">// r1 val2 val3, 取出&#123;val2,val3&#125;的组合,需要在前面补8位0 ###########</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH)</span><br><span class="line">             reg_B &lt;= &#123;id_ir[<span class="number">7</span>:<span class="number">0</span>], <span class="number">8&#x27;b00000000</span>&#125;;   <span class="comment">//LDIH较为特殊，取出&#123;val2,val3&#125;的组合后，在后面补8个0 ###########</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC) || </span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `AND) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `OR) || (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `XOR) || </span><br><span class="line">                  (id_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_ENCRYPT))   </span><br><span class="line">               <span class="keyword">begin</span></span><br><span class="line">               <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">               <span class="comment">// hazard 避免</span></span><br><span class="line">               <span class="keyword">if</span> ((id_ir[<span class="number">2</span>:<span class="number">0</span>] == ex_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`LOAD) &amp;&amp; (ex_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_B &lt;= ALUo;</span><br><span class="line">               <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">2</span>:<span class="number">0</span>] == mem_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (mem_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_B &lt;= (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ? d_datain : reg_C;</span><br><span class="line">               <span class="keyword">else</span> <span class="keyword">if</span> ((id_ir[<span class="number">2</span>:<span class="number">0</span>] == wb_ir[<span class="number">10</span>:<span class="number">8</span>]) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`NOP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`CMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`JUMP) &amp;&amp; (wb_ir[<span class="number">15</span>:<span class="number">11</span>]!=`HALT))</span><br><span class="line">                    reg_B &lt;= reg_C1;</span><br><span class="line">               <span class="keyword">else</span></span><br><span class="line">                    <span class="comment">// r1 r2 r3，取出r3； #############</span></span><br><span class="line">                    reg_B &lt;= gr[id_ir[<span class="number">2</span>:<span class="number">0</span>]];   </span><br><span class="line">               <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">               <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> <span class="keyword">if</span> (((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BZ) &amp;&amp; (zf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BN) &amp;&amp; (nf == <span class="number">1&#x27;b1</span>))||  </span><br><span class="line">			      ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNZ) &amp;&amp; (zf == <span class="number">1&#x27;b0</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNN) &amp;&amp; (nf == <span class="number">1&#x27;b0</span>))||  </span><br><span class="line">			      ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BC) &amp;&amp; (cf == <span class="number">1&#x27;b1</span>)) || ((mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `BNC) &amp;&amp; (cf == <span class="number">1&#x27;b0</span>))||   </span><br><span class="line">				    mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `JMPR)  </span><br><span class="line">            reg_B &lt;= <span class="number">16&#x27;b0000_0000_0000_0000</span>;  </span><br><span class="line">         <span class="keyword">else</span>   ;</span><br><span class="line">         </span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// EX Block (3rd Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         mem_ir &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_C &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         smdr1 &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         zf &lt;= <span class="number">1&#x27;b0</span> ; </span><br><span class="line">         nf &lt;= <span class="number">1&#x27;b0</span> ; </span><br><span class="line">         dw &lt;= <span class="number">1&#x27;b0</span> ;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         mem_ir &lt;= ex_ir;</span><br><span class="line">         reg_C  &lt;= ALUo;    <span class="comment">//reg_C转存ALUo运算结果</span></span><br><span class="line">         smdr1 &lt;= smdr;</span><br><span class="line">         <span class="comment">//flag更新</span></span><br><span class="line">         <span class="keyword">if</span> ((ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH) ||</span><br><span class="line">             (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC) || </span><br><span class="line">             (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `AND) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `OR) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `XOR) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLL) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRL) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLA) || (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRA))</span><br><span class="line">           <span class="keyword">begin</span></span><br><span class="line">             <span class="keyword">if</span> (ALUo == <span class="number">16&#x27;b0000000000000000</span>)</span><br><span class="line">                zf &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">             <span class="keyword">else</span></span><br><span class="line">                zf &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">             <span class="keyword">if</span> (ALUo [<span class="number">15</span>] == <span class="number">1&#x27;b1</span>)</span><br><span class="line">                nf &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">             <span class="keyword">else</span></span><br><span class="line">                nf &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">           <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">         <span class="keyword">if</span> (ex_ir[<span class="number">15</span>:<span class="number">11</span>] == `STORE)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">              dw &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">              <span class="comment">//smdr1 &lt;= smdr;</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span></span><br><span class="line">            dw &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// MEM Block (4th Stege)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         wb_ir  &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         reg_C1 &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state == `interrupt)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         wb_ir  &lt;= mem_ir;</span><br><span class="line">         <span class="keyword">if</span> (mem_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD)</span><br><span class="line">            <span class="comment">//**** `LOAD回路：从dmem取得的数据在d_datain中，先给到reg_C1,然后转存到cpu内部存储gr。程序运行其他操作时，时再从gr取数据。</span></span><br><span class="line">            <span class="comment">//其实reg_C一直作为dmem的地址索引，但只有LOAD指令时，cpu才会从dmem中取出数据存入regC_1；其余时候reg_C1转存运算结果reg_C。</span></span><br><span class="line">            reg_C1 &lt;= d_datain;      </span><br><span class="line">	     <span class="keyword">else</span></span><br><span class="line">            reg_C1 &lt;= reg_C;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">// WB Block (5th Stage)</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clock <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span> (!reset)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         gr[<span class="number">0</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">1</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">2</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">3</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">4</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">5</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">6</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">         gr[<span class="number">7</span>] &lt;= <span class="number">16&#x27;b0000000000000000</span>;</span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span> <span class="keyword">if</span>(state==`exec||state==`interrupt)</span><br><span class="line">       <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (wb_ir[<span class="number">10</span>:<span class="number">8</span>] != <span class="number">3&#x27;b000</span>)</span><br><span class="line">            <span class="keyword">if</span> ((wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `LOAD) ||</span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDI) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBI) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `LDIH) ||</span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADD) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `CMP) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `ADDC) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUB) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SUBC) || </span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `AND) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `OR) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `XOR) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLL) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRL) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SLA) || (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `SRA) ||</span><br><span class="line">                (wb_ir[<span class="number">15</span>:<span class="number">11</span>] == `LWC_ENCRYPT))</span><br><span class="line">                    gr[wb_ir[<span class="number">10</span>:<span class="number">8</span>]] &lt;= reg_C1;</span><br><span class="line">            <span class="keyword">else</span>  </span><br><span class="line">					gr[wb_ir[<span class="number">10</span>:<span class="number">8</span>]] &lt;= gr[wb_ir[<span class="number">10</span>:<span class="number">8</span>]];  </span><br><span class="line">       <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// ALU module</span></span><br><span class="line"><span class="keyword">always</span> @(reg_A <span class="keyword">or</span> reg_B <span class="keyword">or</span> ex_ir[<span class="number">15</span>:<span class="number">11</span>])</span><br><span class="line">    <span class="keyword">case</span> (ex_ir[<span class="number">15</span>:<span class="number">11</span>])</span><br><span class="line">     `LOAD   : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `STORE  : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `ADD    : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B;</span><br><span class="line">     `CMP    : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B;</span><br><span class="line">     `BZ     : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BN     : ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">     <span class="comment">// Basic operations</span></span><br><span class="line">     `ADDC   : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B + cf;</span><br><span class="line">     `SUB    : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B;</span><br><span class="line">     `SUBC   : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B - cf;</span><br><span class="line">     `ADDI   : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B;</span><br><span class="line">     `SUBI   : &#123;cf,ALUo&#125; &lt;= reg_A - reg_B;</span><br><span class="line">     `LDIH   : &#123;cf,ALUo&#125; &lt;= reg_A + reg_B;</span><br><span class="line">     <span class="comment">// Logical/Shift operations</span></span><br><span class="line">     `AND    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A &amp; reg_B;  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">     `OR     :  <span class="keyword">begin</span>   ALUo &lt;= reg_A | reg_B;  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">     `XOR    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A ^ reg_B;  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">     `SLL    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A &lt;&lt; reg_B[<span class="number">3</span>:<span class="number">0</span>];  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span>  <span class="comment">//reg_B[3:0]存放的是val3，也就是ir[3:0]</span></span><br><span class="line">     `SRL    :  <span class="keyword">begin</span>   ALUo &lt;= reg_A &gt;&gt; reg_B[<span class="number">3</span>:<span class="number">0</span>];  cf &lt;= <span class="number">1&#x27;b0</span>;     <span class="keyword">end</span></span><br><span class="line">     `SLA    :  <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b1</span>)</span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;h8000</span> | (reg_A &lt;&lt; reg_B[<span class="number">3</span>:<span class="number">0</span>]);  <span class="comment">//8000 = 1000_0000_0000_0000 </span></span><br><span class="line">				    <span class="keyword">else</span> <span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b0</span>)</span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;h7FFF</span> &amp; (reg_A &lt;&lt; reg_B[<span class="number">3</span>:<span class="number">0</span>]);  <span class="comment">//7FFF = 0111_1111_1111_1111</span></span><br><span class="line">				    <span class="keyword">else</span></span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;bx</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">	 `SRA   :   <span class="keyword">begin</span></span><br><span class="line">					<span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b1</span>)</span><br><span class="line">						ALUo &lt;= (&#123;<span class="number">16</span>&#123;<span class="number">1&#x27;b1</span>&#125;&#125; &lt;&lt; (<span class="number">16</span> - reg_B[<span class="number">3</span>:<span class="number">0</span>])) | (reg_A &gt;&gt; reg_B[<span class="number">3</span>:<span class="number">0</span>]);   <span class="comment">//(&#123;16&#123;1&#x27;b1&#125;&#125; &lt;&lt; (16 - reg_B[3:0]))生成高位全1的掩码</span></span><br><span class="line">				    <span class="keyword">else</span> <span class="keyword">if</span>(reg_A[<span class="number">15</span>] == <span class="number">1&#x27;b0</span>)</span><br><span class="line">						ALUo &lt;= reg_A &gt;&gt; reg_B[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">					<span class="keyword">else</span></span><br><span class="line">						ALUo &lt;= <span class="number">16&#x27;bx</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">     `LWC_ENCRYPT:  ALUo &lt;= &#123;reg_A[<span class="number">15</span>:<span class="number">8</span>]^reg_B[<span class="number">7</span>:<span class="number">0</span>], reg_A[<span class="number">7</span>:<span class="number">4</span>]^reg_B[<span class="number">11</span>:<span class="number">8</span>], reg_A[<span class="number">3</span>:<span class="number">0</span>]^reg_B[<span class="number">15</span>:<span class="number">12</span>]&#125;;</span><br><span class="line">     </span><br><span class="line">     <span class="comment">// Control operations</span></span><br><span class="line">     `JMPR   :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BNZ    :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BNN    :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BC     :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     `BNC    :  ALUo &lt;= reg_A + reg_B;</span><br><span class="line">     <span class="comment">//[------------- LUWEICHENG -------------]</span></span><br><span class="line">     <span class="keyword">default</span> : <span class="keyword">begin</span></span><br><span class="line">            ALUo &lt;= ALUo;</span><br><span class="line">            cf &lt;= cf;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// Debug</span></span><br><span class="line"><span class="keyword">always</span> @(select_y <span class="keyword">or</span> gr[<span class="number">1</span>] <span class="keyword">or</span> gr[<span class="number">2</span>] <span class="keyword">or</span> gr[<span class="number">3</span>] <span class="keyword">or</span> gr[<span class="number">4</span>] <span class="keyword">or</span> gr[<span class="number">5</span>] <span class="keyword">or</span> gr[<span class="number">6</span>]</span><br><span class="line">         <span class="keyword">or</span> gr[<span class="number">7</span>] <span class="keyword">or</span> reg_A <span class="keyword">or</span> reg_B <span class="keyword">or</span> reg_C <span class="keyword">or</span> reg_C1 <span class="keyword">or</span> smdr <span class="keyword">or</span> id_ir</span><br><span class="line">         <span class="keyword">or</span> dw <span class="keyword">or</span> zf <span class="keyword">or</span> nf <span class="keyword">or</span> pc)</span><br><span class="line">   <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">case</span> (select_y)</span><br><span class="line">       <span class="number">4&#x27;b0000</span> : y = &#123;<span class="number">3&#x27;b000</span>, dw, <span class="number">2&#x27;b00</span>, zf, nf, pc&#125;;</span><br><span class="line">       <span class="number">4&#x27;b0001</span> : y = gr[<span class="number">1</span>];</span><br><span class="line">       <span class="number">4&#x27;b0010</span> : y = gr[<span class="number">2</span>];</span><br><span class="line">       <span class="number">4&#x27;b0011</span> : y = gr[<span class="number">3</span>];</span><br><span class="line">       <span class="number">4&#x27;b0100</span> : y = gr[<span class="number">4</span>];</span><br><span class="line">       <span class="number">4&#x27;b0101</span> : y = gr[<span class="number">5</span>];</span><br><span class="line">       <span class="number">4&#x27;b0110</span> : y = gr[<span class="number">6</span>];</span><br><span class="line">       <span class="number">4&#x27;b0111</span> : y = gr[<span class="number">7</span>];</span><br><span class="line">       <span class="number">4&#x27;b1000</span> : y = reg_A;</span><br><span class="line">       <span class="number">4&#x27;b1001</span> : y = reg_B;</span><br><span class="line">       <span class="number">4&#x27;b1011</span> : y = reg_C;</span><br><span class="line">       <span class="number">4&#x27;b1100</span> : y = reg_C1;</span><br><span class="line">       <span class="number">4&#x27;b1101</span> : y = smdr;</span><br><span class="line">       <span class="number">4&#x27;b1110</span> : y = id_ir;</span><br><span class="line">       <span class="keyword">default</span> : y = <span class="number">16&#x27;bXXXXXXXXXXXXXXXX</span> ;</span><br><span class="line">     <span class="keyword">endcase</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
      
    </div>
    <footer class="article-footer">
      <blockquote class="article-copyright">
    <p><strong>本文作者：</strong>ロ　ユイセー(Lu Weicheng) @ デジタル旅の休暇所</p>
    <p><strong>本文链接：</strong><a href="https://shinononome-enana.github.io/2025/02/08/slsi-pcpu-project/">https://shinononome-enana.github.io/2025/02/08/slsi-pcpu-project/</a></p>
    <p><strong>本文标题：</strong>Pipline-CPU的Verilog实现与仿真：SystemLSI Project#2 留档</p>
    
    
    <p><strong>本文版权：</strong>本博客所有文章除特别声明外，均采用 <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh"><span class="icon-creative-commons"></span>BY-NC-SA</a> 许可协议。转载请注明出处！</p>
    <span class="icon-creative-commons article-copyright-bg"></span>
  </blockquote>
      
      
        <a data-aos="zoom-in" href="/2025/02/08/slsi-pcpu-project/#comments" class="article-comment-link">
          <span class="post-comments-count waline-comment-count" data-path="/2025/02/08/slsi-pcpu-project/" itemprop="commentCount"></span>
          Comments
        </a>
      
      
      
      
        <span data-aos="zoom-in" class="article-visitor-link">
          <span class="waline-pageview-count" data-path="/2025/02/08/slsi-pcpu-project/">0</span>
          <em class="post-meta-item-text">Readings</em>
        </span>
      
      
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item" data-aos="zoom-in"><a class="article-tag-list-link" href="/tags/Verilog/" rel="tag">Verilog</a></li></ul>


    </footer>
  </div>
  
    
  <nav id="article-nav" data-aos="fade-up">
    
      <div class="article-nav-link-wrap article-nav-link-left">
        
          
          
            <img data-src="/covers/jiangjiang.jpg" data-sizes="auto" alt="Calculator的Verilog实现与上板验证：SystemLSI Project#1 留档" class="lazyload">
          
        
        <a href="/2025/02/08/slsi-calculator-project/"></a>
        <div class="article-nav-caption">Newer</div>
        <h3 class="article-nav-title">
          
            Calculator的Verilog实现与上板验证：SystemLSI Project#1 留档
          
        </h3>
      </div>
    
    
    <div class="article-nav-link-wrap article-nav-link-right">
      
        
        
          <img data-src="/covers/airi_mzk_ena.png" data-sizes="auto" alt="四国跨年之旅：2024.12.27~2025.1.3" class="lazyload">
        
      
      <a href="/2025/01/03/2025travel/"></a>
      <div class="article-nav-caption">Older</div>
      <h3 class="article-nav-title">
        
          四国跨年之旅：2024.12.27~2025.1.3
        
      </h3>
    </div>
    
  </nav>


  
</article>


  <div id="comments" class="wcomment"></div>





</section>
          
            <aside id="sidebar">
  <div class="sidebar-wrapper wrap-sticky">
    <div class="sidebar-wrap" data-aos="fade-up">
      
        <div class="sidebar-toc-sidebar"><div class="sidebar-toc">
  <h3 class="toc-title">Contents</h3>
  <div class="sidebar-toc-wrapper toc-div-class" >
      
        <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%99%E6%8E%88%E7%9A%846%E4%B8%AA%E5%9F%BA%E7%A1%80test-pattern%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95"><span class="toc-number">1.</span> <span class="toc-text">教授的6个基础test pattern仿真测试</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9"><span class="toc-number">1.1.</span> <span class="toc-text">注意事项</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%EF%BC%88%E5%9F%BA%E7%A1%80%E7%89%88%EF%BC%9A%E8%83%BD%E5%A4%9F%E9%80%9A%E8%BF%87%E6%95%99%E6%8E%88%E6%89%80%E6%9C%89%E7%9A%84test-pattern%EF%BC%89"><span class="toc-number">2.</span> <span class="toc-text">代码（基础版：能够通过教授所有的test pattern）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%EF%BC%88%E5%88%9B%E6%96%B0%E7%89%88%EF%BC%9A%E5%8F%AF%E4%BB%A5%E5%AE%9E%E7%8E%B0%E4%B8%AD%E6%96%AD%E5%92%8C%E5%9B%9E%E8%B0%83%EF%BC%89"><span class="toc-number">3.</span> <span class="toc-text">代码（创新版：可以实现中断和回调）</span></a></li></ol>
      
  </div>
</div>
</div>
        <div class="sidebar-common-sidebar hidden"><div class="sidebar-author">
  <img data-src="/avatar/avatar.webp" data-sizes="auto" alt="ロ　ユイセー(Lu Weicheng)" class="lazyload">
  <div class="sidebar-author-name">ロ　ユイセー(Lu Weicheng)</div>
  <div class="sidebar-description"></div>
</div>
<div class="sidebar-state">
  <div class="sidebar-state-article">
    <div>Posts</div>
    <div class="sidebar-state-number">13</div>
  </div>
  <div class="sidebar-state-category">
    <div>Categories</div>
    <div class="sidebar-state-number">7</div>
  </div>
  <div class="sidebar-state-tag">
    <div>Tags</div>
    <div class="sidebar-state-number">7</div>
  </div>
</div>
<div class="sidebar-social">
  
    <div class="icon-instagram sidebar-social-icon">
      <a href=https://www.instagram.com/shinonome_enana130/ itemprop="url" target="_blank" aria-label="instagram"></a>
    </div>
  
    <div class="icon-bilibili sidebar-social-icon">
      <a href=https://space.bilibili.com/123245199?spm_id_from=333.1007.0.0 itemprop="url" target="_blank" aria-label="bilibili"></a>
    </div>
  
    <div class="icon-steam sidebar-social-icon">
      <a href=https://steamcommunity.com/profiles/76561199078853055/ itemprop="url" target="_blank" aria-label="steam"></a>
    </div>
  
</div>
<div class="sidebar-menu">
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/" aria-label="Home"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">Home</div>
    </div>
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/archives" aria-label="Archives"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">Archives</div>
    </div>
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/about" aria-label="About"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">About</div>
    </div>
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/friend" aria-label="Friend"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">Friend</div>
    </div>
  
</div>
</div>
      
      
        <div class="sidebar-btn-wrapper" style="position:static">
          <div class="sidebar-toc-btn current"></div>
          <div class="sidebar-common-btn"></div>
        </div>
      
    </div>
  </div>

  
</aside>

          
        </div>
        <footer id="footer">
  <div style="width: 100%; overflow: hidden">
    <div class="footer-line"></div>
  </div>
  <div id="footer-info">
    
    <div>
      <span class="icon-copyright"></span>
      2020-2025
      <span class="footer-info-sep"></span>
      ロ　ユイセー(Lu Weicheng)
    </div>
    
      <div>
        Powered by&nbsp;<a href="https://hexo.io/" target="_blank">Hexo</a>&nbsp;
        Theme.<a href="https://github.com/D-Sketon/hexo-theme-reimu" target="_blank">Reimu</a>
      </div>
    
    
      <div>
        <span class="icon-brush"></span>
        36.4k
        &nbsp;|&nbsp;
        <span class="icon-coffee"></span>
        02:57
      </div>
    
    
      <div>
        <span class="icon-eye"></span>
        <span id="busuanzi_container_site_pv">Number of visits&nbsp;<span id="busuanzi_value_site_pv"></span></span>
        &nbsp;|&nbsp;
        <span class="icon-user"></span>
        <span id="busuanzi_container_site_uv">Number of visitors&nbsp;<span id="busuanzi_value_site_uv"></span></span>
      </div>
    
  </div>
</footer>

        <div class="sidebar-top">
          <img src="/images/taichi.png" height="50" width="50" alt="backtop" />
          <div class="arrow-up"></div>
        </div>
        <div id="mask"></div>
      </div>
      <nav id="mobile-nav">
  <div class="sidebar-wrap">
    
      <div class="sidebar-toc-sidebar"><div class="sidebar-toc">
  <h3 class="toc-title">Contents</h3>
  <div class="sidebar-toc-wrapper toc-div-class" >
      
        <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%99%E6%8E%88%E7%9A%846%E4%B8%AA%E5%9F%BA%E7%A1%80test-pattern%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95"><span class="toc-number">1.</span> <span class="toc-text">教授的6个基础test pattern仿真测试</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9"><span class="toc-number">1.1.</span> <span class="toc-text">注意事项</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%EF%BC%88%E5%9F%BA%E7%A1%80%E7%89%88%EF%BC%9A%E8%83%BD%E5%A4%9F%E9%80%9A%E8%BF%87%E6%95%99%E6%8E%88%E6%89%80%E6%9C%89%E7%9A%84test-pattern%EF%BC%89"><span class="toc-number">2.</span> <span class="toc-text">代码（基础版：能够通过教授所有的test pattern）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%EF%BC%88%E5%88%9B%E6%96%B0%E7%89%88%EF%BC%9A%E5%8F%AF%E4%BB%A5%E5%AE%9E%E7%8E%B0%E4%B8%AD%E6%96%AD%E5%92%8C%E5%9B%9E%E8%B0%83%EF%BC%89"><span class="toc-number">3.</span> <span class="toc-text">代码（创新版：可以实现中断和回调）</span></a></li></ol>
      
  </div>
</div>
</div>
      <div class="sidebar-common-sidebar hidden"><div class="sidebar-author">
  <img data-src="/avatar/avatar.webp" data-sizes="auto" alt="ロ　ユイセー(Lu Weicheng)" class="lazyload">
  <div class="sidebar-author-name">ロ　ユイセー(Lu Weicheng)</div>
  <div class="sidebar-description"></div>
</div>
<div class="sidebar-state">
  <div class="sidebar-state-article">
    <div>Posts</div>
    <div class="sidebar-state-number">13</div>
  </div>
  <div class="sidebar-state-category">
    <div>Categories</div>
    <div class="sidebar-state-number">7</div>
  </div>
  <div class="sidebar-state-tag">
    <div>Tags</div>
    <div class="sidebar-state-number">7</div>
  </div>
</div>
<div class="sidebar-social">
  
    <div class="icon-instagram sidebar-social-icon">
      <a href=https://www.instagram.com/shinonome_enana130/ itemprop="url" target="_blank" aria-label="instagram"></a>
    </div>
  
    <div class="icon-bilibili sidebar-social-icon">
      <a href=https://space.bilibili.com/123245199?spm_id_from=333.1007.0.0 itemprop="url" target="_blank" aria-label="bilibili"></a>
    </div>
  
    <div class="icon-steam sidebar-social-icon">
      <a href=https://steamcommunity.com/profiles/76561199078853055/ itemprop="url" target="_blank" aria-label="steam"></a>
    </div>
  
</div>
<div class="sidebar-menu">
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/" aria-label="Home"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">Home</div>
    </div>
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/archives" aria-label="Archives"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">Archives</div>
    </div>
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/about" aria-label="About"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">About</div>
    </div>
  
    <div class="sidebar-menu-link-wrap">
      <a class="sidebar-menu-link-dummy" href="/friend" aria-label="Friend"></a>
      <div class="sidebar-menu-icon icon-taichi"></div>
      <div class="sidebar-menu-link">Friend</div>
    </div>
  
</div>
</div>
    
  </div>
  
    <div class="sidebar-btn-wrapper">
      <div class="sidebar-toc-btn current"></div>
      <div class="sidebar-common-btn"></div>
    </div>
  
</nav>

    </div>
    
      <div class="site-search">
        <div class="reimu-popup popup">
          <div class="reimu-search">
            <div class="reimu-search-input-icon"></div>
            <div class="reimu-search-input" id="reimu-search-input"></div>
            <div class="popup-btn-close"></div>
          </div>
          <div class="reimu-results">
            <div id="reimu-stats"></div>
            <div id="reimu-hits"></div>
            <div id="reimu-pagination" class="reimu-pagination"></div>
          </div>
          <img class="reimu-bg" src="/images/reimu.png"/>
        </div>
      </div>
    
    
<script src="https://npm.webcache.cn/lazysizes@5.3.2/lazysizes.min.js"></script>


<script src="https://npm.webcache.cn/clipboard@2.0.11/dist/clipboard.min.js"></script>



<script src="/js/script.js"></script>



  
<script src="/js/aos.js"></script>

  <script>
    var aosInit = () => {
      AOS.init({
        duration: 1000,
        easing: "ease",
        once: true,
        offset: 50,
      });
    };
    if (document.readyState === 'loading') {
      document.addEventListener('DOMContentLoaded', aosInit);
    } else {
      aosInit();
    }
  </script>



<script src="/js/pjax_script.js" data-pjax></script>


<script type="module" data-pjax>
  import PhotoSwipeLightbox from "https://npm.webcache.cn/photoswipe@5.4.4/dist/photoswipe-lightbox.esm.min.js";
  
  const pswp = () => {
    if (_$$('.article-entry a.article-gallery-item').length > 0) {
      new PhotoSwipeLightbox({
        gallery: '.article-entry',
        children: 'a.article-gallery-item',
        pswpModule: () => import("https://npm.webcache.cn/photoswipe@5.4.4/dist/photoswipe.esm.min.js")
      }).init();
    }
    if(_$$('.article-gallery a.article-gallery-item').length > 0) {
      new PhotoSwipeLightbox({
        gallery: '.article-gallery',
        children: 'a.article-gallery-item',
        pswpModule: () => import("https://npm.webcache.cn/photoswipe@5.4.4/dist/photoswipe.esm.min.js")
      }).init();
    }
    window.lightboxStatus = 'done';
    window.removeEventListener('lightbox:ready', pswp);
  }
  if(window.lightboxStatus === 'ready') {
    pswp()
  } else {
    window.addEventListener('lightbox:ready', pswp);
  }
</script>




  <script data-pjax type="module">
    import { init } from "https://npm.webcache.cn/@waline/client@2.15.8/dist/waline.mjs";
    if(_$('.wcomment')) {
      window.walineInstance = init({
        el: '.wcomment',
        serverURL: 'https://waline-lime-six.vercel.app/',
        lang: 'zh-CN',
        locale: {},
        emoji: ["https://unpkg.com/@waline/emojis@1.2.0/weibo","https://unpkg.com/@waline/emojis@1.2.0/alus","https://unpkg.com/@waline/emojis@1.2.0/bilibili","https://unpkg.com/@waline/emojis@1.2.0/qq","https://unpkg.com/@waline/emojis@1.2.0/tieba","https://unpkg.com/@waline/emojis@1.2.0/tw-emoji"],
        meta: ["nick","mail"],
        requiredMeta: ["nick","mail"],
        wordLimit: JSON.parse('0'),
        comment: true,
        pageSize: JSON.parse('10'),
        dark: 'html[data-theme="dark"]',
        pageview: JSON.parse('true'),
    });
    }
  </script>











  <script>
    var CONFIG = {
      root: '/',
      algolia: {
        applicationID: "H0ZF9MNC8O",
        apiKey: "4e44841a24c848ab928ba8fd6141217e",
        indexName: "hexo",
        hits: {
          "per_page": parseInt("10")
        },
        labels: {
          "input_placeholder": "搜索.....",
          "hits_empty": "未发现与 「${query}」相关内容",
          "hits_stats": "找到${hits}条结果（用时 ${time} ms）"
        }
      }
    };
  </script>
  
<script src="https://npm.webcache.cn/algoliasearch@4.17.1/dist/algoliasearch-lite.umd.js"></script>

  
<script src="https://npm.webcache.cn/instantsearch.js@4.56.1/dist/instantsearch.production.min.js" defer></script>

  
<script src="/js/algolia_search.js" defer></script>




  
<script src="https://npm.webcache.cn/mouse-firework@0.0.4/dist/index.umd.js"></script>

  <script>
    firework(JSON.parse('{"excludeElements":["a","button"],"particles":[{"shape":"circle","move":["emit"],"easing":"easeOutExpo","colors":["#ff5252","#ff7c7c","#ffafaf","#ffd0d0"],"number":20,"duration":[1200,1800],"shapeOptions":{"radius":[16,32],"alpha":[0.3,0.5]}},{"shape":"circle","move":["diffuse"],"easing":"easeOutExpo","colors":["#ff0000"],"number":1,"duration":[1200,1800],"shapeOptions":{"radius":20,"alpha":[0.2,0.5],"lineWidth":6}}]}'))
  </script>







  
<script src="https://npm.webcache.cn/quicklink@2.3.0/dist/quicklink.umd.js"></script>

  <script data-pjax>
    quicklink.listen({
      timeout: 3000,
      priority: true,
      ignores: []
    });
  </script>


<div id="lazy-script">
  <div>
    
  </div>
</div>


  <script>
    console.log(String.raw`%c 
 ______     ______     __     __    __     __  __    
/\  == \   /\  ___\   /\ \   /\ "-./  \   /\ \/\ \   
\ \  __<   \ \  __\   \ \ \  \ \ \-./\ \  \ \ \_\ \  
 \ \_\ \_\  \ \_____\  \ \_\  \ \_\ \ \_\  \ \_____\ 
  \/_/ /_/   \/_____/   \/_/   \/_/  \/_/   \/_____/ 
                                                  
`,'color: #ff5252;')
    console.log('%c Theme.Reimu v' + '0.3.0-alpha.1' + ' %c https://github.com/D-Sketon/hexo-theme-reimu ', 'color: white; background: #ff5252; padding:5px 0;', 'padding:4px;border:1px solid #ff5252;')
  </script>
  



  
<script src="https://npm.webcache.cn/busuanzi@2.3.0/bsz.pure.mini.js" async></script>




<script>
  if ('serviceWorker' in navigator) {
    navigator.serviceWorker.getRegistrations().then((registrations) => {
      for (let registration of registrations) {
        registration.unregister();
      }
    });
  }
</script>

  <!-- hexo injector body_end start -->
<script src="/js/insert_highlight.js" data-pjax></script>
<!-- hexo injector body_end end --><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({"log":false,"pluginJsPath":"lib/","pluginModelPath":"assets/","pluginRootPath":"live2dw/","tagMode":false});</script></body>
  </html>

