Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sun May 30 20:01:50 2021
| Host             : Pavis-Surface running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.190        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.039        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.7         |
| Junction Temperature (C) | 50.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.093 |       20 |       --- |             --- |
| Slice Logic             |     0.044 |    40571 |       --- |             --- |
|   LUT as Logic          |     0.030 |    14181 |     53200 |           26.66 |
|   Register              |     0.008 |    16600 |    106400 |           15.60 |
|   CARRY4                |     0.006 |     1902 |     13300 |           14.30 |
|   F7/F8 Muxes           |    <0.001 |     1888 |     53200 |            3.55 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   Others                |     0.000 |     1476 |       --- |             --- |
| Signals                 |     0.070 |    32770 |       --- |             --- |
| MMCM                    |     0.313 |        3 |         4 |           75.00 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.518 |        1 |       --- |             --- |
| Static Power            |     0.151 |          |           |                 |
| Total                   |     2.190 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.228 |       0.210 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.190 |       0.173 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.754 |       0.717 |      0.037 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                           | Constraint (ns) |
+------------------------------------+------------------------------------------------------------------+-----------------+
| clk10_100MHz_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0 |            10.0 |
| clk10_10MHz_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1   |           100.0 |
| clk30_100MHz_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0 |            10.0 |
| clk30_10MHz_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1   |           100.0 |
| clk30_200MHz_design_1_clk_wiz_0_2  | design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2 |             5.0 |
| clk70_10MHz_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1   |           100.0 |
| clk70_200MHz_design_1_clk_wiz_0_2  | design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2 |             5.0 |
| clk80_100MHz_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0 |            10.0 |
| clk90_100MHz_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0 |            10.0 |
| clk90_10MHz_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1   |           100.0 |
| clk_fpga_0                         | design_1_i/processing_system7_0/inst/FCLK_CLK0                   |            10.0 |
| clk_fpga_0                         | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]      |            10.0 |
| clk_fpga_1                         | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]      |            20.0 |
| clk_fpga_2                         | design_1_i/processing_system7_0/inst/FCLK_CLK2                   |             4.0 |
| clkfbout_design_1_clk_wiz_0_0      | design_1_i/clk_wiz_100MHz/inst/clkfbout_design_1_clk_wiz_0_0     |            10.0 |
| clkfbout_design_1_clk_wiz_0_1_1    | design_1_i/clk_wiz_10MHz/inst/clkfbout_design_1_clk_wiz_0_1      |            10.0 |
| clkfbout_design_1_clk_wiz_0_2      | design_1_i/clk_wiz_200MHz/inst/clkfbout_design_1_clk_wiz_0_2     |             4.0 |
+------------------------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     2.039 |
|   design_1_i             |     2.039 |
|     BTI_RO1              |     0.014 |
|       inst               |     0.014 |
|     BTI_RO2              |     0.013 |
|       inst               |     0.013 |
|     HCI_0                |     0.013 |
|       inst               |     0.013 |
|     HCI_1                |     0.012 |
|       inst               |     0.012 |
|     HCI_2                |     0.003 |
|       inst               |     0.003 |
|     HCI_3                |     0.003 |
|       inst               |     0.003 |
|     HCI_4                |     0.025 |
|       inst               |     0.025 |
|     HCI_5                |     0.027 |
|       inst               |     0.027 |
|     HCI_6                |     0.052 |
|       inst               |     0.052 |
|     LowFreq_100Hz        |     0.002 |
|       inst               |     0.002 |
|     RO0                  |     0.004 |
|       inst               |     0.004 |
|     RO1_BTI0             |     0.004 |
|       inst               |     0.004 |
|     RO2_BTI1             |     0.004 |
|       inst               |     0.004 |
|     RO3                  |     0.004 |
|       inst               |     0.004 |
|     RO4                  |     0.004 |
|       inst               |     0.004 |
|     clk_wiz_100MHz       |     0.108 |
|       inst               |     0.108 |
|     clk_wiz_10MHz        |     0.098 |
|       inst               |     0.098 |
|     clk_wiz_200MHz       |     0.111 |
|       inst               |     0.111 |
|     heater               |     0.003 |
|       inst               |     0.003 |
|     processing_system7_0 |     1.520 |
|       inst               |     1.520 |
|     ps7_0_axi_periph     |     0.010 |
|       s00_couplers       |     0.005 |
|       tier2_xbar_0       |     0.001 |
|       tier2_xbar_1       |     0.001 |
|       tier2_xbar_2       |     0.001 |
|       xbar               |     0.001 |
|     xadc_wiz_0           |     0.004 |
|       inst               |     0.004 |
+--------------------------+-----------+


