Analysis & Synthesis report for hello_world
Sat Jan 30 17:38:02 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|m_next
 10. State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|m_state
 11. State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|i_next
 12. State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|i_state
 13. State Machine - |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated
 21. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated
 22. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated
 23. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated
 24. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated
 25. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated
 26. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated
 27. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated
 28. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 30. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 35. Source assignments for cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 36. Source assignments for cpu:inst|cpu_sdram:sdram
 37. Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux
 38. Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 39. Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux
 40. Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001
 41. Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 42. Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003
 43. Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 44. Source assignments for cpu:inst|altera_reset_controller:rst_controller
 45. Source assignments for cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data
 48. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag
 50. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht
 52. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a
 54. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b
 56. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag
 58. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data
 60. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim
 62. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 64. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram
 65. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 67. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 68. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 69. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 70. Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy
 71. Parameter Settings for User Entity Instance: cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo
 72. Parameter Settings for User Entity Instance: cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo
 73. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 74. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 75. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 76. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 77. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 78. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator
 79. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 80. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 81. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 82. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 83. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 86. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 89. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent
 92. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 95. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 98. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_006:router_006|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
106. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
107. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
108. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
109. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
110. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
111. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
112. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
113. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
118. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
120. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
121. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
122. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
123. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
124. Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
125. Parameter Settings for User Entity Instance: cpu:inst|altera_reset_controller:rst_controller
126. Parameter Settings for User Entity Instance: cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
127. Parameter Settings for User Entity Instance: cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
128. altsyncram Parameter Settings by Entity Instance
129. scfifo Parameter Settings by Entity Instance
130. Port Connectivity Checks: "cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
131. Port Connectivity Checks: "cpu:inst|altera_reset_controller:rst_controller"
132. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
133. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
134. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
135. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
136. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
137. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
138. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_006:router_006|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode"
139. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode"
140. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
141. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode"
142. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode"
143. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
144. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
146. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo"
147. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent"
148. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
149. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
150. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
151. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
152. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
153. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
154. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
155. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
156. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
157. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
158. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
159. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
160. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
161. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
162. Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
163. Port Connectivity Checks: "cpu:inst|cpu_sdram:sdram|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module"
164. Port Connectivity Checks: "cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic"
165. Port Connectivity Checks: "cpu:inst|cpu_jtag_uart:jtag_uart"
166. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy"
167. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
168. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
169. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_pib:the_cpu_cpu_cpu_nios2_oci_pib"
170. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo|cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc"
171. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace|cpu_cpu_cpu_nios2_oci_td_mode:cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
172. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace"
173. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk"
174. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk"
175. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug"
176. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci"
177. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"
178. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_test_bench:the_cpu_cpu_cpu_test_bench"
179. Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu"
180. Post-Synthesis Netlist Statistics for Top Partition
181. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
182. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
183. Elapsed Time Per Partition
184. Analysis & Synthesis Messages
185. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 30 17:38:01 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; hello_world                                 ;
; Top-level Entity Name              ; hello_world                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,514                                       ;
;     Total combinational functions  ; 3,621                                       ;
;     Dedicated logic registers      ; 2,656                                       ;
; Total registers                    ; 2656                                        ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 64,896                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; hello_world        ; hello_world        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; hello_world.bdf                                                                                                                             ; yes             ; User Block Diagram/Schematic File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.bdf                                                                     ;             ;
; pll_sdram/pll_sdram_0002.v                                                                                                                  ; yes             ; User Verilog HDL File                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram/pll_sdram_0002.v                                                          ; pll_sdram   ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v                                                                     ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v                                        ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv                                    ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv                                 ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv                            ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_agent.sv                                  ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_translator.sv                             ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv                                   ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_translator.sv                              ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv                               ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv                                 ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv                                ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v                                      ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_synchronizer.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_synchronizer.v                                    ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v                                                      ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v                                                  ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v                               ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v                                  ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v                              ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v                                       ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_irq_mapper.sv                                              ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v                                                ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v                                        ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v                      ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v                  ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv                             ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv                         ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv                               ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv                           ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv                                ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv                            ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv                            ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv                            ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv                            ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv                             ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv                         ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv                               ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv                           ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v                                                    ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v                                            ; cpu         ;
; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sysid.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sysid.v                                                    ; cpu         ;
; altsyncram.tdf                                                                                                                              ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                                                                                                       ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_mux.inc                                                                                                                                 ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; lpm_decode.inc                                                                                                                              ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; aglobal201.inc                                                                                                                              ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                 ;             ;
; a_rdenreg.inc                                                                                                                               ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                                                                                                  ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                                                                                                  ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; altdpram.inc                                                                                                                                ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; db/altsyncram_2uc1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_2uc1.tdf                                                              ;             ;
; db/altsyncram_rkc1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_rkc1.tdf                                                              ;             ;
; db/altsyncram_vhc1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_vhc1.tdf                                                              ;             ;
; db/altsyncram_5tb1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_5tb1.tdf                                                              ;             ;
; db/altsyncram_ltb1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_ltb1.tdf                                                              ;             ;
; db/altsyncram_aoe1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_aoe1.tdf                                                              ;             ;
; db/altsyncram_hec1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_hec1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                                                                                   ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                      ;             ;
; db/altsyncram_0n61.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_0n61.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                                                                    ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; scfifo.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;             ;
; a_regfifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;             ;
; a_dpfifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;             ;
; a_i2fifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;             ;
; a_fffifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;             ;
; a_f2fifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;             ;
; db/scfifo_9621.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/scfifo_9621.tdf                                                                  ;             ;
; db/a_dpfifo_bb01.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_vg7.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/cntr_vg7.tdf                                                                     ;             ;
; db/altsyncram_dtn1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_dtn1.tdf                                                              ;             ;
; db/cntr_n2b.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/cntr_n2b.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                            ;             ;
; pzdyqx.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                     ;             ;
; sld_hub.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/slded954572/alt_sld_fab.v                                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                            ; yes             ; Encrypted Megafunction                       ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
; sld_rom_sr.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 4,514         ;
;                                             ;               ;
; Total combinational functions               ; 3621          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2090          ;
;     -- 3 input functions                    ; 944           ;
;     -- <=2 input functions                  ; 587           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3405          ;
;     -- arithmetic mode                      ; 216           ;
;                                             ;               ;
; Total registers                             ; 2656          ;
;     -- Dedicated logic registers            ; 2656          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 47            ;
; Total memory bits                           ; 64896         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; iCLK_50~input ;
; Maximum fan-out                             ; 2654          ;
; Total fan-out                               ; 26110         ;
; Average fan-out                             ; 3.93          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |hello_world                                                                                                                            ; 3621 (0)            ; 2656 (0)                  ; 64896       ; 0          ; 0            ; 0       ; 0         ; 47   ; 0            ; 0          ; |hello_world                                                                                                                                                                                                                                                                                                                                            ; hello_world                         ; work         ;
;    |cpu:inst|                                                                                                                           ; 3334 (0)            ; 2492 (0)                  ; 64896       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst                                                                                                                                                                                                                                                                                                                                   ; cpu                                 ; cpu          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                            ; altera_reset_controller             ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                             ; altera_reset_synchronizer           ; cpu          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                 ; altera_reset_synchronizer           ; cpu          ;
;       |cpu_cpu:cpu|                                                                                                                     ; 2175 (0)            ; 1582 (0)                  ; 63872       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                       ; cpu_cpu                             ; cpu          ;
;          |cpu_cpu_cpu:cpu|                                                                                                              ; 2175 (1806)         ; 1582 (1304)               ; 63872       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                       ; cpu_cpu_cpu                         ; cpu          ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                ; 76 (76)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                            ; altera_nios2_gen2_rtl_module        ; cpu          ;
;             |cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|                                                                                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht                                                                                                                                                                                                                                                                ; cpu_cpu_cpu_bht_module              ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                      ; altsyncram                          ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                       ; altsyncram_vhc1                     ; work         ;
;             |cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data                                                                                                                                                                                                                                                        ; cpu_cpu_cpu_dc_data_module          ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                          ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                               ; altsyncram_aoe1                     ; work         ;
;             |cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag                                                                                                                                                                                                                                                          ; cpu_cpu_cpu_dc_tag_module           ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; altsyncram                          ; work         ;
;                   |altsyncram_ltb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated                                                                                                                                                                                                 ; altsyncram_ltb1                     ; work         ;
;             |cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|                                                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim                                                                                                                                                                                                                                                    ; cpu_cpu_cpu_dc_victim_module        ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                          ; altsyncram                          ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                           ; altsyncram_hec1                     ; work         ;
;             |cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|                                                                            ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data                                                                                                                                                                                                                                                        ; cpu_cpu_cpu_ic_data_module          ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                          ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                                               ; altsyncram_2uc1                     ; work         ;
;             |cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|                                                                              ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag                                                                                                                                                                                                                                                          ; cpu_cpu_cpu_ic_tag_module           ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; altsyncram                          ; work         ;
;                   |altsyncram_rkc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated                                                                                                                                                                                                 ; altsyncram_rkc1                     ; work         ;
;             |cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|                                                                           ; 291 (33)            ; 269 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                       ; cpu_cpu_cpu_nios2_oci               ; cpu          ;
;                |cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|                                                    ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                   ; cpu_cpu_cpu_debug_slave_wrapper     ; cpu          ;
;                   |cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|                                                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk                                                                                                                 ; cpu_cpu_cpu_debug_slave_sysclk      ; cpu          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                            ; altera_std_synchronizer             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                            ; altera_std_synchronizer             ; work         ;
;                   |cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|                                                         ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck                                                                                                                       ; cpu_cpu_cpu_debug_slave_tck         ; cpu          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                  ; altera_std_synchronizer             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                  ; altera_std_synchronizer             ; work         ;
;                   |sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy|                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy                                                                                                                                ; sld_virtual_jtag_basic              ; work         ;
;                |cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|                                                          ; 11 (11)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                         ; cpu_cpu_cpu_nios2_avalon_reg        ; cpu          ;
;                |cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break|                                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break                                                                                                                                                                                           ; cpu_cpu_cpu_nios2_oci_break         ; cpu          ;
;                |cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|                                                            ; 8 (8)               ; 8 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug                                                                                                                                                                                           ; cpu_cpu_cpu_nios2_oci_debug         ; cpu          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                       ; altera_std_synchronizer             ; work         ;
;                |cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|                                                                  ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem                                                                                                                                                                                                 ; cpu_cpu_cpu_nios2_ocimem            ; cpu          ;
;                   |cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|                                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram                                                                                                                                      ; cpu_cpu_cpu_ociram_sp_ram_module    ; cpu          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                            ; altsyncram                          ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                                                                             ; altsyncram_0n61                     ; work         ;
;             |cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a                                                                                                                                                                                                                                        ; cpu_cpu_cpu_register_bank_a_module  ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                          ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                               ; altsyncram_5tb1                     ; work         ;
;             |cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b                                                                                                                                                                                                                                        ; cpu_cpu_cpu_register_bank_b_module  ; cpu          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                          ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                               ; altsyncram_5tb1                     ; work         ;
;       |cpu_jtag_uart:jtag_uart|                                                                                                         ; 139 (36)            ; 112 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                           ; cpu_jtag_uart                       ; cpu          ;
;          |alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|                                                                            ; 52 (52)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                   ; work         ;
;          |cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|                                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r                                                                                                                                                                                                                                                         ; cpu_jtag_uart_scfifo_r              ; cpu          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                            ; scfifo                              ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                 ; scfifo_9621                         ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                            ; a_dpfifo_bb01                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                            ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                    ; altsyncram_dtn1                     ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                      ; cntr_n2b                            ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                            ; cntr_n2b                            ; work         ;
;          |cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|                                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w                                                                                                                                                                                                                                                         ; cpu_jtag_uart_scfifo_w              ; cpu          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                            ; scfifo                              ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                 ; scfifo_9621                         ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                            ; a_dpfifo_bb01                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                            ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                    ; altsyncram_dtn1                     ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                      ; cntr_n2b                            ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                            ; cntr_n2b                            ; work         ;
;       |cpu_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 621 (0)             ; 424 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; cpu_mm_interconnect_0               ; cpu          ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 68 (68)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                        ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo               ; cpu          ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent          ; cpu          ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent           ; cpu          ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 16 (8)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent           ; cpu          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor    ; cpu          ;
;          |altera_merlin_slave_agent:sys_clk_timer_s1_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent           ; cpu          ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent           ; cpu          ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 11 (11)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                   ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator      ; cpu          ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 19 (19)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter       ; cpu          ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 15 (15)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter       ; cpu          ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 43 (43)             ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter         ; cpu          ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter         ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                 ; cpu_mm_interconnect_0_cmd_demux     ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                         ; cpu_mm_interconnect_0_cmd_demux_001 ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                             ; cpu_mm_interconnect_0_cmd_mux_002   ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator            ; cpu          ;
;          |cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                                ; 49 (45)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                             ; cpu_mm_interconnect_0_cmd_mux_002   ; cpu          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator            ; cpu          ;
;          |cpu_mm_interconnect_0_router:router|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                                                                                       ; cpu_mm_interconnect_0_router        ; cpu          ;
;          |cpu_mm_interconnect_0_router_001:router_001|                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                               ; cpu_mm_interconnect_0_router_001    ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                         ; cpu_mm_interconnect_0_rsp_demux_002 ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                         ; cpu_mm_interconnect_0_rsp_demux_002 ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 86 (86)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                     ; cpu_mm_interconnect_0_rsp_mux       ; cpu          ;
;          |cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                             ; cpu_mm_interconnect_0_rsp_mux_001   ; cpu          ;
;       |cpu_sdram:sdram|                                                                                                                 ; 263 (212)           ; 238 (152)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_sdram:sdram                                                                                                                                                                                                                                                                                                                   ; cpu_sdram                           ; cpu          ;
;          |cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module|                                                                ; 51 (51)             ; 86 (86)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_sdram:sdram|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module                                                                                                                                                                                                                                                     ; cpu_sdram_input_efifo_module        ; cpu          ;
;       |cpu_sys_clk_timer:sys_clk_timer|                                                                                                 ; 130 (130)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|cpu:inst|cpu_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                   ; cpu_sys_clk_timer                   ; cpu          ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)             ; 75 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (13)            ; 75 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                         ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; GHVD5181                            ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; JEQQ5299                            ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; JEQQ5299                            ; work         ;
;          |JEQQ5299:\ULTF4989:LCFH1028|                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:\ULTF4989:LCFH1028                                                                                                                                                                                                                                                                     ; JEQQ5299                            ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; JKWY9152                            ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; PUDL0439                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)             ; 89 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)             ; 89 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)             ; 89 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (1)             ; 89 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 164 (0)             ; 82 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 164 (120)           ; 82 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                                                              ;
+--------+---------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                              ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                              ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                              ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                              ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                              ;
; N/A    ; Qsys                                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst                                                                                                                                                                                                                                                            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_nios2_gen2                           ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_cpu:cpu                                                                                                                                                                                                                                                ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_nios2_gen2_unit                      ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu                                                                                                                                                                                                                                ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; Nios II Embedded Processor Encrypted output ; N/A     ; N/A          ; OpenCore Plus ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                     ;                                                                              ;
; Altera ; altera_irq_mapper                           ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_jtag_uart                     ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart                                                                                                                                                                                                                                    ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_mm_interconnect                      ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                          ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; error_adapter                               ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                          ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                          ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                          ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_master_agent                  ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                   ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_traffic_limiter               ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_master_translator             ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                         ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                           ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_master_agent                  ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_traffic_limiter               ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                       ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_master_translator             ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                   ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router                                                                                                                                                                                ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001                                                                                                                                                                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002                                                                                                                                                                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003                                                                                                                                                                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004                                                                                                                                                                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005                                                                                                                                                                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_router                        ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_006:router_006                                                                                                                                                                        ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                          ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                  ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                           ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                    ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_burst_adapter                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                 ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_width_adapter                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                             ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_width_adapter                 ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                             ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                 ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                   ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                              ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                         ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                           ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_merlin_slave_translator              ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                      ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_reset_controller                     ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                     ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_new_sdram_controller          ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_sdram:sdram                                                                                                                                                                                                                                            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_timer                         ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
; Altera ; altera_avalon_sysid_qsys                    ; 20.1    ; N/A          ; N/A           ; |hello_world|cpu:inst|cpu_sysid:sysid                                                                                                                                                                                                                                            ; /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys ;
+--------+---------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|m_next                                 ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|m_state                                                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|i_next   ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |hello_world|cpu:inst|cpu_sdram:sdram|i_state                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,3,6,7,9,10,13,14,17,19,21..28,31]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_sdram:sdram|i_addr[4,5]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_pc[0..22]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[2..15,17..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[25..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_im:the_cpu_cpu_cpu_nios2_oci_im|trc_wrap                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_im:the_cpu_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0,2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                              ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                              ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                           ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                           ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                   ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                   ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                               ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][102]                                                                                                              ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][67]                                                                                                               ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                               ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                               ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                               ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                           ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                           ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                    ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                   ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                    ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                    ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                    ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                    ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,4,5,8,11,12,15,16,18,20,29]                                                                  ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                              ;
; cpu:inst|cpu_sdram:sdram|i_addr[0..3,6..10]                                                                                                                                                                                     ; Merged with cpu:inst|cpu_sdram:sdram|i_addr[11]                                                                                                                                                                                             ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_badaddr_reg_baddr[0..23]                                                                                                                                                                 ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                    ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                         ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                              ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                       ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                       ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                               ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                                          ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                       ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[2]                                                                                                          ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[1]                                                                                                          ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                    ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                   ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                    ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                    ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                    ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                    ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                           ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                            ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                           ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                               ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][102]                                                                                                              ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][67]                                                                                                               ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                               ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                               ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                          ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                           ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                           ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                       ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..15,17..24]                                                                                                                                                   ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                   ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][80]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break|trigger_state                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break|trigbrktype                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                       ; Merged with cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][101]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][101]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_sdram:sdram|m_next~9                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|m_next~10                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|m_next~13                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|m_next~14                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|m_next~16                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|i_next~4                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|i_next~5                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|i_next~6                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|i_state~14                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|i_state~15                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|i_state~16                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize.001 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_sdram:sdram|m_count[2]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 734                                                                                                                                                                                         ;                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                     ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],                                                                                                        ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23],                                                                                                        ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                            ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                     ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                  ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                  ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                  ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                  ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                   ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                               ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                               ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                               ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                               ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                       ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                       ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                       ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54],                                                                                                                      ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                   ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                     ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                  ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61],                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                    ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                     ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                          ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61],                                                                                                           ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                            ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                            ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                          ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                           ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                            ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                            ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                             ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61],                                                                                                              ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                               ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                               ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                               ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                                                               ; due to stuck port clock_enable ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                                                               ;                                ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                               ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                         ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                    ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                           ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                               ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break|trigbrktype                                                                    ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                             ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                              ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                             ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                              ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                   ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                   ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                             ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                               ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                   ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                     ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                             ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                               ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                             ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                               ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                          ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                          ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                          ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                            ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                  ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                    ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                  ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                    ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                  ; Lost Fanouts                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                    ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                        ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                       ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                 ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                         ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                           ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][101]                                                                                                            ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][101]                                                                                                              ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                         ; Stuck at GND                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                           ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                          ; Stuck at VCC                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                          ; Stuck at VCC                   ; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|DRsize.101 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                    ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                              ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                          ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                            ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                         ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                           ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break|trigger_state                                                                  ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                    ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                   ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                     ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                      ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                   ; Stuck at GND                   ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                     ;
;                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2656  ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 220   ;
; Number of registers using Asynchronous Clear ; 1989  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1923  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                                    ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                                    ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                                    ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                                    ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                                    ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                                    ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                                    ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                                   ; 3       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                                   ; 3       ;
; cpu:inst|cpu_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                               ; 1       ;
; cpu:inst|cpu_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                                             ; 10      ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                             ; 26      ;
; cpu:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                             ; 1       ;
; cpu:inst|cpu_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                    ; 2       ;
; cpu:inst|cpu_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                     ; 2       ;
; cpu:inst|cpu_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                     ; 2       ;
; cpu:inst|cpu_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                                     ; 2       ;
; cpu:inst|cpu_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                     ; 11      ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                 ; 2       ;
; cpu:inst|cpu_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                 ; 5       ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                               ; 17      ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                          ; 1       ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; 4       ;
; cpu:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                             ; 2       ;
; cpu:inst|cpu_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                          ; 3       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                 ; 2       ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; 1       ;
; cpu:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                             ; 1       ;
; cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                         ; 3       ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                               ; 2       ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                              ; 2       ;
; cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                          ; 2       ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                      ; 1       ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_pipe_flush_waddr[21]                                                                                                                                                                                                                                                                     ; 1       ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; 1       ;
; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                        ; 1       ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                              ; 1       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                                   ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                                   ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                                   ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                                   ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                                   ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                                   ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                                   ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                                  ; 2       ;
; cpu:inst|cpu_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                                  ; 2       ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; 1       ;
; cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 58                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|sr[37]                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|sr[34]                                                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|sr[2]                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|sr[16]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_pipe_flush_waddr[20]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|active_addr[6]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |hello_world|cpu:inst|cpu_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_dst_regnum                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|E_logic_result[20]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|dc_data_wr_port_data[5]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_dst_regnum                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_wr_data_unfiltered[26]                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|D_src2_reg[21]                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |hello_world|cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |hello_world|cpu:inst|cpu_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |hello_world|cpu:inst|cpu_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |hello_world|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |hello_world|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_sdram:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for cpu:inst|altera_reset_controller:rst_controller    ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_2uc1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 21                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 21                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_rkc1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_vhc1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5tb1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5tb1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ltb1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_aoe1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_hec1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                  ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_003|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_005|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_006:router_006|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 83    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 78    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 79    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 80    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 45    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 101   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 96    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 97    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 98    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 100   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 63    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 101   ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 83    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                               ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                        ;
; Entity Instance                           ; cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------+
; Port           ; Type  ; Severity ; Details                                 ;
+----------------+-------+----------+-----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                            ;
+----------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_006:router_006|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_sdram:sdram|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module"     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic"                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_pib:the_cpu_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo|cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace|cpu_cpu_cpu_nios2_oci_td_mode:cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace"                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci"              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_exc_shadow_active ; Input  ; Info     ; Stuck at GND                                                                        ;
; D_ctrl_rdprs        ; Input  ; Info     ; Stuck at GND                                                                        ;
; E_ctrl_a_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_ctrl_b_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src1_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src2_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_exc_handler_mode  ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_crs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_prs    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_test_bench:the_cpu_cpu_cpu_test_bench"                        ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_exc_highest_pri_exc_id[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; A_exc_inst_fetch                ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_badaddr_reg[31..25]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_bstatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_estatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_exception_reg[31..7]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_exception_reg[1..0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg[31..1]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0]                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst|cpu_cpu:cpu"                 ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 2492                        ;
;     CLR               ; 464                         ;
;     CLR SCLR          ; 11                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 390                         ;
;     ENA CLR           ; 1257                        ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SCLR SLD  ; 19                          ;
;     ENA CLR SLD       ; 132                         ;
;     ENA SLD           ; 13                          ;
;     SLD               ; 11                          ;
;     plain             ; 139                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3340                        ;
;     arith             ; 203                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 75                          ;
;     normal            ; 3137                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 305                         ;
;         3 data inputs ; 809                         ;
;         4 data inputs ; 1961                        ;
; cycloneiii_ram_block  ; 247                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.44                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 75                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 16                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 29                                    ;
;     plain             ; 15                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 21                                    ;
;         3 data inputs ; 18                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.98                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 166                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 157                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 33                                       ;
;         3 data inputs ; 42                                       ;
;         4 data inputs ; 75                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.05                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jan 30 17:36:14 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12248): Elaborating Platform Designer system entity "cpu.qsys"
Info (12250): 2021.01.30.17:36:44 Progress: Loading qsys_system/cpu.qsys
Info (12250): 2021.01.30.17:36:45 Progress: Reading input file
Info (12250): 2021.01.30.17:36:45 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2021.01.30.17:36:47 Progress: Parameterizing module clk_0
Info (12250): 2021.01.30.17:36:47 Progress: Adding cpu [altera_nios2_gen2 20.1]
Info (12250): 2021.01.30.17:36:48 Progress: Parameterizing module cpu
Info (12250): 2021.01.30.17:36:48 Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Info (12250): 2021.01.30.17:36:48 Progress: Parameterizing module jtag_uart
Info (12250): 2021.01.30.17:36:48 Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Info (12250): 2021.01.30.17:36:48 Progress: Parameterizing module sdram
Info (12250): 2021.01.30.17:36:48 Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Info (12250): 2021.01.30.17:36:48 Progress: Parameterizing module sys_clk_timer
Info (12250): 2021.01.30.17:36:48 Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Info (12250): 2021.01.30.17:36:49 Progress: Parameterizing module sysid
Info (12250): 2021.01.30.17:36:49 Progress: Building connections
Info (12250): 2021.01.30.17:36:49 Progress: Parameterizing connections
Info (12250): 2021.01.30.17:36:49 Progress: Validating
Info (12250): 2021.01.30.17:36:50 Progress: Done reading input file
Info (12250): Cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Cpu.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2 "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=/tmp/alt8657_3794018396948338188.dir/0002_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_3794018396948338188.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'cpu_jtag_uart'
Info (12250): Jtag_uart: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Sdram: Starting RTL generation for module 'cpu_sdram'
Info (12250): Sdram:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=/tmp/alt8657_3794018396948338188.dir/0003_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_3794018396948338188.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'cpu_sdram'
Info (12250): Sdram: "cpu" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer'
Info (12250): Sys_clk_timer:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=/tmp/alt8657_3794018396948338188.dir/0004_sys_clk_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8657_3794018396948338188.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer'
Info (12250): Sys_clk_timer: "cpu" instantiated altera_avalon_timer "sys_clk_timer"
Info (12250): Sysid: "cpu" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'cpu_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_cpu_cpu --dir=/tmp/alt8657_3794018396948338188.dir/0008_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8657_3794018396948338188.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2021.01.30 17:37:08 (*) Starting Nios II generation
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)     Testbench
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)     Instruction decoding
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)       Instruction fields
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)       Instruction decodes
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)       Instruction controls
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)     Pipeline frontend
Info (12250): Cpu: # 2021.01.30 17:37:08 (*)     Pipeline backend
Info (12250): Cpu: # 2021.01.30 17:37:10 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2021.01.30 17:37:10 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2021.01.30 17:37:12 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'cpu_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info (12250): Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): Cpu: Done "cpu" with 35 modules, 62 files
Info (12249): Finished elaborating Platform Designer system entity "cpu.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file hello_world.bdf
    Info (12023): Found entity 1: hello_world
Info (12021): Found 1 design units, including 1 entities, in source file pll_sdram.v
    Info (12023): Found entity 1: pll_sdram File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_sdram/pll_sdram_0002.v
    Info (12023): Found entity 1: pll_sdram_0002 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/pll_sdram/pll_sdram_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v
    Info (12023): Found entity 1: cpu File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv
    Info (12023): Found entity 1: altera_nios2_gen2_rtl_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_nios2_gen2_rtl_module.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu.v
    Info (12023): Found entity 1: cpu_cpu File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu.v
    Info (12023): Found entity 1: cpu_cpu_cpu_ic_data_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: cpu_cpu_cpu_ic_tag_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: cpu_cpu_cpu_bht_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: cpu_cpu_cpu_register_bank_a_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: cpu_cpu_cpu_register_bank_b_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: cpu_cpu_cpu_dc_tag_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: cpu_cpu_cpu_dc_data_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: cpu_cpu_cpu_dc_victim_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: cpu_cpu_cpu_nios2_oci_debug File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: cpu_cpu_cpu_nios2_oci_break File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: cpu_cpu_cpu_nios2_oci_xbrk File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: cpu_cpu_cpu_nios2_oci_dbrk File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: cpu_cpu_cpu_nios2_oci_itrace File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: cpu_cpu_cpu_nios2_oci_td_mode File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: cpu_cpu_cpu_nios2_oci_dtrace File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: cpu_cpu_cpu_nios2_oci_fifo_cnt_inc File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: cpu_cpu_cpu_nios2_oci_fifo File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: cpu_cpu_cpu_nios2_oci_pib File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: cpu_cpu_cpu_nios2_oci_im File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: cpu_cpu_cpu_nios2_performance_monitors File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: cpu_cpu_cpu_nios2_avalon_reg File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: cpu_cpu_cpu_ociram_sp_ram_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: cpu_cpu_cpu_nios2_ocimem File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: cpu_cpu_cpu_nios2_oci File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: cpu_cpu_cpu File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: cpu_cpu_cpu_debug_slave_sysclk File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: cpu_cpu_cpu_debug_slave_tck File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: cpu_cpu_cpu_debug_slave_wrapper File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: cpu_cpu_cpu_test_bench File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv
    Info (12023): Found entity 1: cpu_irq_mapper File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart.v
    Info (12023): Found entity 1: cpu_jtag_uart_sim_scfifo_w File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 21
    Info (12023): Found entity 2: cpu_jtag_uart_scfifo_w File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 78
    Info (12023): Found entity 3: cpu_jtag_uart_sim_scfifo_r File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 164
    Info (12023): Found entity 4: cpu_jtag_uart_scfifo_r File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 243
    Info (12023): Found entity 5: cpu_jtag_uart File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_demux_001 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_cmd_mux_002 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_default_decode File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_001_default_decode File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_001 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_002_default_decode File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_002 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_004_default_decode File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_004 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_router_006_default_decode File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: cpu_mm_interconnect_0_router_006 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_demux_002 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: cpu_mm_interconnect_0_rsp_mux_001 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v
    Info (12023): Found entity 1: cpu_sdram_input_efifo_module File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v Line: 21
    Info (12023): Found entity 2: cpu_sdram File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sys_clk_timer.v
    Info (12023): Found entity 1: cpu_sys_clk_timer File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v
    Info (12023): Found entity 1: cpu_sysid File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sysid.v Line: 34
Info (12127): Elaborating entity "hello_world" for the top level hierarchy
Warning (275043): Pin "oLEDG[7..0]" is missing source
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst"
Info (12128): Elaborating entity "cpu_cpu" for hierarchy "cpu:inst|cpu_cpu:cpu" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 100
Info (12128): Elaborating entity "cpu_cpu_cpu" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu.v Line: 69
Info (12128): Elaborating entity "cpu_cpu_cpu_test_bench" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_test_bench:the_cpu_cpu_cpu_test_bench" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 5925
Info (12128): Elaborating entity "cpu_cpu_cpu_ic_data_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 6927
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_2uc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_data_module:cpu_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_cpu_ic_tag_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 6993
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf
    Info (12023): Found entity 1: altsyncram_rkc1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_rkc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rkc1" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_ic_tag_module:cpu_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_cpu_bht_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 7191
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_vhc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_cpu_register_bank_a_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 8131
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_5tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_a_module:cpu_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_cpu_register_bank_b_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_register_bank_b_module:cpu_cpu_cpu_register_bank_b" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 8149
Info (12128): Elaborating entity "cpu_cpu_cpu_dc_tag_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 8986
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ltb1.tdf
    Info (12023): Found entity 1: altsyncram_ltb1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_ltb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ltb1" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_tag_module:cpu_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_cpu_dc_data_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 9052
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_aoe1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_data_module:cpu_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_cpu_dc_victim_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 9164
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_hec1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_nios2_gen2_rtl_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 9743
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 10000
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_debug" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_debug:the_cpu_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_break" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_break:the_cpu_cpu_cpu_nios2_oci_break" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_xbrk" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_xbrk:the_cpu_cpu_cpu_nios2_oci_xbrk" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_dbrk" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dbrk:the_cpu_cpu_cpu_nios2_oci_dbrk" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_itrace" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_itrace:the_cpu_cpu_cpu_nios2_oci_itrace" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_dtrace" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_td_mode" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_dtrace:the_cpu_cpu_cpu_nios2_oci_dtrace|cpu_cpu_cpu_nios2_oci_td_mode:cpu_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_fifo" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo|cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo|cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_fifo:the_cpu_cpu_cpu_nios2_oci_fifo|cpu_cpu_cpu_nios2_oci_fifo_cnt_inc:the_cpu_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_pib" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_pib:the_cpu_cpu_cpu_nios2_oci_pib" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_oci_im" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_oci_im:the_cpu_cpu_cpu_nios2_oci_im" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_avalon_reg" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_avalon_reg:the_cpu_cpu_cpu_nios2_avalon_reg" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "cpu_cpu_cpu_nios2_ocimem" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "cpu_cpu_cpu_ociram_sp_ram_module" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_0n61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_nios2_ocimem:the_cpu_cpu_cpu_nios2_ocimem|cpu_cpu_cpu_ociram_sp_ram_module:cpu_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_cpu_cpu_debug_slave_wrapper" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "cpu_cpu_cpu_debug_slave_tck" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_tck:the_cpu_cpu_cpu_debug_slave_tck" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "cpu_cpu_cpu_debug_slave_sysclk" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|cpu_cpu_cpu_debug_slave_sysclk:the_cpu_cpu_cpu_debug_slave_sysclk" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "cpu:inst|cpu_cpu:cpu|cpu_cpu_cpu:cpu|cpu_cpu_cpu_nios2_oci:the_cpu_cpu_cpu_nios2_oci|cpu_cpu_cpu_debug_slave_wrapper:the_cpu_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "cpu_jtag_uart" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 113
Info (12128): Elaborating entity "cpu_jtag_uart_scfifo_w" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/scfifo_9621.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/scfifo_9621.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/altsyncram_dtn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_w:the_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/a_dpfifo_bb01.tdf Line: 45
Info (12128): Elaborating entity "cpu_jtag_uart_scfifo_r" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|cpu_jtag_uart_scfifo_r:the_cpu_jtag_uart_scfifo_r" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "cpu:inst|cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "cpu_sdram" for hierarchy "cpu:inst|cpu_sdram:sdram" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 136
Info (12128): Elaborating entity "cpu_sdram_input_efifo_module" for hierarchy "cpu:inst|cpu_sdram:sdram|cpu_sdram_input_efifo_module:the_cpu_sdram_input_efifo_module" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v Line: 298
Info (12128): Elaborating entity "cpu_sys_clk_timer" for hierarchy "cpu:inst|cpu_sys_clk_timer:sys_clk_timer" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 147
Info (12128): Elaborating entity "cpu_sysid" for hierarchy "cpu:inst|cpu_sysid:sysid" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 154
Info (12128): Elaborating entity "cpu_mm_interconnect_0" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 204
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 528
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 588
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 652
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 716
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 780
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 844
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 908
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 989
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1070
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1154
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1654
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1695
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1752
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_default_decode" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router:router|cpu_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_001" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1768
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_001_default_decode" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_001:router_001|cpu_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1784
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_002_default_decode" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_002:router_002|cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_004" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1816
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_004_default_decode" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_004:router_004|cpu_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_006" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_006:router_006" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1848
Info (12128): Elaborating entity "cpu_mm_interconnect_0_router_006_default_decode" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_router_006:router_006|cpu_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1898
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 1998
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2039
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_demux_001" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2062
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2079
Info (12128): Elaborating entity "cpu_mm_interconnect_0_cmd_mux_002" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2119
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2176
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_demux_002" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2216
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2297
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cpu_mm_interconnect_0_rsp_mux_001" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2320
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2386
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2452
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2481
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0.v Line: 2597
Info (12128): Elaborating entity "cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|cpu_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|cpu_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "cpu_irq_mapper" for hierarchy "cpu:inst|cpu_irq_mapper:irq_mapper" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 212
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu:inst|altera_reset_controller:rst_controller" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/cpu.v Line: 275
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.01.30.17:37:30 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "cpu:inst|cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Embedded Processor Encrypted output" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): Nios II Processor will be deactivated when the evaluation time expires.
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/e2/Documents/DSD_Material_Students/jtag-uart-test/db/ip/cpu/submodules/cpu_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oDRAM_CKE" is stuck at VCC
    Warning (13410): Pin "oLEDG[7]" is stuck at GND
    Warning (13410): Pin "oLEDG[6]" is stuck at GND
    Warning (13410): Pin "oLEDG[5]" is stuck at GND
    Warning (13410): Pin "oLEDG[4]" is stuck at GND
    Warning (13410): Pin "oLEDG[3]" is stuck at GND
    Warning (13410): Pin "oLEDG[2]" is stuck at GND
    Warning (13410): Pin "oLEDG[1]" is stuck at GND
    Warning (13410): Pin "oLEDG[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 300 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: /home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 16 assignments for entity "pll_sdram" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored
Warning (20013): Ignored 317 assignments for entity "pll_sdram_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5191 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4892 logic cells
    Info (21064): Implemented 247 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 567 megabytes
    Info: Processing ended: Sat Jan 30 17:38:02 2021
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/e2/Documents/DSD_Material_Students/jtag-uart-test/hello_world.map.smsg.


