<p><strong>module_name</strong></p><div class="page view"><div class="wiki-content"><p>arb_rr2</p><h1 id="OBSOLETE-DELETEHW-SYMarb_rr2-parameters"><strong>parameters</strong></h1><h2 id="OBSOLETE-DELETEHW-SYMarb_rr2-java_script:"><strong>java_script:</strong></h2><pre>{
	&quot;width&quot; : any positive integer</pre><pre><span>}</span></pre><h2 id="OBSOLETE-DELETEHW-SYMarb_rr2-verilog:"><strong>verilog:</strong></h2><p style="margin-left: 30.0px;">none.</p><h1 id="OBSOLETE-DELETEHW-SYMarb_rr2-I/O"><strong>I/O</strong></h1><p>input  [width-1:0] in_req;</p><p>input next;   // move to next state</p><p>output [width-1:0] out_gnt;</p><p>input [width-1:0] in_state;</p><p>output [width-1:0] out_state;</p><p><strong>Functions Used</strong></p><p>N/A</p><h1 id="OBSOLETE-DELETEHW-SYMarb_rr2-ModulesUsed"><strong>Modules Used</strong></h1><p>logic_tree</p><p>logic_tree_bus</p><h1 id="OBSOLETE-DELETEHW-SYMarb_rr2-Description"><strong>Description</strong></h1><p>Round Robin arbiter. Every time there is a winner, the highest priority shifts +1 and wraps through 0.</p><p>Next indicates to move to next state.</p><p>out_gnt indicates the winner of the arbitration and is one hot.</p><p>in_state and out_state are used to maintain state in an external register. in_state an out_state are one hot, but the most significant bit is inverted. This inversion means that an in_state of all 0s means in_req[0] has the highest priority.</p><p>in_state is the request with the highest priority and out_state is a left shift with wrap if next is asserted, otherwise it's just in_state.</p><p>At reset, in_req[0] has highest priority followed by the remaining bits in ascending order.</p><p>When a out_get[n] wins and next is asserted, then out_state will be a shift left from in_state.</p></div></div>