// Seed: 2913659467
module module_0;
  logic [7:0][-1 'd0 : ""] id_1;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output wand id_2,
    output supply0 id_3,
    input wor id_4,
    output tri id_5
);
  assign id_2 = 1 == -1;
  logic [7:0] id_7;
  module_0 modCall_1 ();
  assign id_7[1] = -1;
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    output logic id_3,
    output wire id_4,
    input tri0 id_5,
    output tri1 id_6
);
  reg id_8;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_3 <= -1;
    id_8 <= id_2;
  end
endmodule
