
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 
 *  TP-Link Archer C25 v1 board support
 *
 *  Copyright (C) 2017 Ludwig Thomeczek <ledesrc@wxorx.net>
 *  based on mach-archer-c60/C59-v1.c
 *  Copyright (C) 2016 Henryk Heisig <hyniu@o2.pl>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
  OE,   Output Enable  DS,   Data Serial Input  SHCP, Shift Reg Clock Input  MR,   Master Reset  STCP, Storage Reg Clock Input  WAN port  LAN ports 