// $Id: $
// File name:   rcv_block.sv
// Created:     2/7/2017
// Author:      Kunwar Digraj Singh Jain
// Lab Section: 5
// Version:     1.0  Initial Design Entry
// Description: Receiver block

module rcv_block
(
	input wire 	clk,
			n_rst,
			serial_in,
			data_read,
	output wire	[7:0] rx_data,
	output wire	data_ready,
			overrun_error,
			framing_error
);

	wire enable_timer, shift_strobe, packet_done, stop_bit, sbc_enable, sbc_clear, start_bit_detected, load_buffer  ;
	wire [7:0] packet_data ;

	timer		tim	(	.clk(clk), 
					.n_rst(n_rst), 
					.enable_timer(enable_timer), 
					.shift_strobe(shift_strobe), 
					.packet_done(packet_done)
				);		
	rcu		rcu	(	.clk(clk),
					.n_rst(n_rst),
					.start_bit_detected(start_bit_detected),
					.packet_done(packet_done),
					.framing_error(framing_error),
					.sbc_clear(sbc_clear),
					.sbc_enable(sbc_enable),
					.load_buffer(load_buffer),
					.enable_timer(enable_timer)
				);
	sr_9bit		sr9	(	.clk(clk),
					.n_rst(n_rst),
					.shift_strobe(shift_strobe),
					.serial_in(serial_in),
					.stop_bit(stop_bit),
					.packet_data(packet_data)	
				);	
	rx_data_buff	rx_buf	(
					.ckl(clk),
					.n_rst(n_rst),
					.load_buffer(load_buffer),
					.packet_data(packet_data),
					.data_read(data_read),
					.rx_data(rx_data),
					.data_ready(data_ready),
					.overrun_error(overrun_error)
				);	
	start_bit_det 	strtdet	(
					.clk(clk),
					.n_rst(n_rst),
					.serial_in(serial_in),
					.start_bit_detected(start_bit_detected)
				);	
	stop_bit_chk	stopchk	(
					.clk(clk),
					.n_rst(n_rst),
					.sbc_clear(sbc_clear),
					.sbc_enable(sbc_enable),
					.stop_bit(stop_bit),
					.framing_error(framing_error)
				);

endmodule
