# do fulladder.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 02:16:06 on Jan 01,2024
# vlog fulladder.sv 
# -- Compiling module testbench
# -- Compiling module fulladder
# 
# Top level modules:
# 	testbench
# End time: 02:16:06 on Jan 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 02:16:06 on Jan 01,2024
# vopt "+acc" work.testbench -o workopt 
# 
# Top level modules:
# 	testbench
# 
# Analyzing design...
# -- Loading module testbench
# -- Loading module fulladder
# Incremental compilation check found 1 design-unit (out of 2) may be reused.
# Optimizing 1 design-unit (inlining 0/2 module instances):
# -- Optimizing module testbench(fast)
# Optimized design name is workopt
# End time: 02:16:07 on Jan 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim workopt 
# Start time: 02:16:07 on Jan 01,2024
# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.fulladder(fast)
#          8 tests completed with          0 errors
# ** Note: $stop    : fulladder.sv(51)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at fulladder.sv line 51
# Stopped at fulladder.sv line 51
# End time: 02:16:09 on Jan 01,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
