Analysis & Synthesis report for Eth_max10
Thu Aug 02 16:01:01 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state
 11. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state
 12. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state
 13. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state
 14. State Machine - |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 15. State Machine - |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 16. State Machine - |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 17. State Machine - |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state
 18. State Machine - |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|ps
 19. State Machine - |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state
 20. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state
 21. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state
 22. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state
 23. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state
 24. State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state
 25. Registers Protected by Synthesis
 26. User-Specified and Inferred Latches
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Packed Into Inferred Megafunctions
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Source assignments for gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 34. Source assignments for qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|altsyncram_so91:altsyncram2
 35. Source assignments for qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|altsyncram_sl91:altsyncram2
 36. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 37. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 38. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 39. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 40. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 41. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 42. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 43. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 44. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 45. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 46. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 49. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 50. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 51. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 52. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 53. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 54. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
 55. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
 56. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
 57. Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 58. Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux
 59. Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux
 60. Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_001
 61. Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_002
 62. Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_003
 63. Source assignments for qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated
 66. Source assignments for qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_87g1:auto_generated
 67. Source assignments for qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0|shift_taps_4vl:auto_generated|altsyncram_gca1:altsyncram2
 68. Parameter Settings for User Entity Instance: Top-level Entity: |top
 69. Parameter Settings for User Entity Instance: debounce:debounce_inst
 70. Parameter Settings for User Entity Instance: gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst
 71. Parameter Settings for User Entity Instance: gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
 72. Parameter Settings for User Entity Instance: pll:i_pll|altpll:altpll_component
 73. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|error_adapter2:error_adapter2_0
 74. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0
 75. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0
 76. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1
 77. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst
 78. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0
 79. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0
 80. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u0
 81. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0
 82. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg
 83. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr
 84. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a
 85. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b
 86. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c
 87. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d
 88. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u1
 89. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc_checksum_aligner:crc_checksum_aligner_u0
 90. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component
 91. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component
 92. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst
 93. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0
 94. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0
 95. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u0
 96. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0
 97. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg
 98. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr
 99. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a
100. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b
101. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c
102. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d
103. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u1
104. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0
105. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_checksum_aligner:crc_aligner_u0
106. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0
107. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
108. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
109. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
110. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
111. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
112. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
113. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
114. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
115. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
116. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
117. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
118. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
119. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
120. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
121. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
122. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
123. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
124. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo
125. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
126. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
127. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto
128. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
129. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller
130. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
131. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
132. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component
133. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0
134. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
135. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
136. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
137. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
138. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0
139. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
140. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0
141. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
142. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
143. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
144. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
145. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0
146. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
147. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
148. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator
149. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator
150. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator
151. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator
152. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
153. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent
154. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent
157. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent
160. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent
163. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_002|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_003|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_004|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
171. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
174. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
175. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
176. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
177. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter
178. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo
179. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|altera_reset_controller:rst_controller
180. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
181. Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
182. Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
183. Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0
184. Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0
185. Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0
186. altpll Parameter Settings by Entity Instance
187. altshift_taps Parameter Settings by Entity Instance
188. altsyncram Parameter Settings by Entity Instance
189. Port Connectivity Checks: "qsys_top:qsys_top_0|altera_reset_controller:rst_controller"
190. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo"
191. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
192. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode"
193. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode"
194. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo"
195. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent"
196. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo"
197. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent"
198. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo"
199. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent"
200. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo"
201. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent"
202. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
203. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator"
204. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator"
205. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator"
206. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator"
207. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
208. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
209. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0"
210. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i"
211. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i"
212. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i"
213. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
214. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0"
215. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
216. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0"
217. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i"
218. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i"
219. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i"
220. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"
221. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0"
222. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac"
223. Port Connectivity Checks: "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0"
224. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
225. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller"
226. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo"
227. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
228. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
229. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
230. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
231. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
232. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
233. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
234. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
235. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
236. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
237. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
238. Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0"
239. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0"
240. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0"
241. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst"
242. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst"
243. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst"
244. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x0i"
245. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x1i"
246. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x10i"
247. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x14i"
248. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x16i"
249. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x17i"
250. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x18i"
251. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x19i"
252. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x21i"
253. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x22i"
254. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x23i"
255. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x24i"
256. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x25i"
257. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x28i"
258. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x29i"
259. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x30i"
260. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x573i"
261. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x577i"
262. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x586i"
263. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x587i"
264. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x590i"
265. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x596i"
266. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x609i"
267. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x617i"
268. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x618i"
269. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x619i"
270. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x620i"
271. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x621i"
272. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x622i"
273. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x623i"
274. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x624i"
275. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x625i"
276. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x626i"
277. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x627i"
278. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x628i"
279. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x629i"
280. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x630i"
281. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x631i"
282. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x24i"
283. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x25i"
284. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x26i"
285. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x27i"
286. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x29i"
287. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x0i"
288. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x1i"
289. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x2i"
290. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x3i"
291. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x4i"
292. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x6i"
293. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x9i"
294. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x17i"
295. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x18i"
296. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x22i"
297. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x23i"
298. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x89i"
299. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x90i"
300. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x91i"
301. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x92i"
302. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x93i"
303. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x94i"
304. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x95i"
305. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x96i"
306. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x97i"
307. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x98i"
308. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x99i"
309. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x100i"
310. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x101i"
311. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x102i"
312. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x103i"
313. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x104i"
314. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x105i"
315. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x106i"
316. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x107i"
317. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x108i"
318. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x109i"
319. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x110i"
320. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x111i"
321. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x112i"
322. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x113i"
323. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x114i"
324. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x115i"
325. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x116i"
326. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x117i"
327. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x118i"
328. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x119i"
329. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x120i"
330. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x121i"
331. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x122i"
332. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x123i"
333. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x124i"
334. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x125i"
335. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x126i"
336. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x127i"
337. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x128i"
338. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x129i"
339. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x130i"
340. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x131i"
341. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x132i"
342. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x133i"
343. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x134i"
344. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x135i"
345. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x136i"
346. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x137i"
347. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x138i"
348. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x139i"
349. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x140i"
350. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x141i"
351. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x142i"
352. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x16i"
353. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x17i"
354. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x18i"
355. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x19i"
356. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x21i"
357. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x22i"
358. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x23i"
359. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x24i"
360. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x25i"
361. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x26i"
362. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x27i"
363. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x28i"
364. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x29i"
365. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x30i"
366. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x31i"
367. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x0i"
368. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x1i"
369. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x5i"
370. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x7i"
371. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x8i"
372. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x9i"
373. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x10i"
374. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x11i"
375. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x12i"
376. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x13i"
377. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x14i"
378. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x15i"
379. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x32i"
380. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x33i"
381. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x34i"
382. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x35i"
383. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x36i"
384. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x37i"
385. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x38i"
386. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x39i"
387. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x40i"
388. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x41i"
389. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x42i"
390. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x43i"
391. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x44i"
392. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x45i"
393. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x46i"
394. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x47i"
395. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x48i"
396. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x49i"
397. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x50i"
398. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x51i"
399. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x52i"
400. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x53i"
401. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x54i"
402. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x55i"
403. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x57i"
404. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x58i"
405. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x59i"
406. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x60i"
407. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x61i"
408. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x62i"
409. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x63i"
410. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x64i"
411. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x8i"
412. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x9i"
413. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x10i"
414. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x11i"
415. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x12i"
416. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x13i"
417. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x14i"
418. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x15i"
419. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x16i"
420. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x17i"
421. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x18i"
422. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x19i"
423. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x20i"
424. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x21i"
425. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x22i"
426. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x23i"
427. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x24i"
428. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x26i"
429. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x27i"
430. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x28i"
431. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x29i"
432. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x30i"
433. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x31i"
434. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x0i"
435. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x1i"
436. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x2i"
437. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x3i"
438. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x4i"
439. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x5i"
440. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x6i"
441. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x7i"
442. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x32i"
443. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x33i"
444. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x34i"
445. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x35i"
446. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x36i"
447. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x37i"
448. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x38i"
449. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x39i"
450. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x42i"
451. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x43i"
452. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x44i"
453. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg"
454. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0"
455. Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst"
456. Port Connectivity Checks: "qsys_top:qsys_top_0"
457. Port Connectivity Checks: "gtx_clk:gtx_clk_inst"
458. Port Connectivity Checks: "clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component"
459. Port Connectivity Checks: "debounce:debounce_inst"
460. Post-Synthesis Netlist Statistics for Top Partition
461. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
462. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
463. Elapsed Time Per Partition
464. Analysis & Synthesis Messages
465. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 02 16:01:00 2018           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; Eth_max10                                       ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 10,447                                          ;
;     Total combinational functions  ; 7,371                                           ;
;     Dedicated logic registers      ; 5,988                                           ;
; Total registers                    ; 6000                                            ;
; Total pins                         ; 26                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 608,769                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; top                ; Eth_max10          ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library     ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; platform/pll.v                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v                                                                                         ;             ;
; platform/debounce.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/debounce.v                                                                                    ;             ;
; platform/gtx_clk.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk.v                                                                                     ; gtx_clk     ;
; platform/gtx_clk/altera_gpio_lite.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv                                                                   ; gtx_clk     ;
; platform/qsys_top/synthesis/qsys_top.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v                                                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_controller.v                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v                                     ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv                  ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv                  ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv             ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v                  ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv                           ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv                         ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv                           ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv                         ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv                            ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv                                   ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv                               ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv                              ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v                              ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv                                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v                                            ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v                                           ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v                                      ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v                                            ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v                                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_host_control.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_host_control.v                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v                                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_register_map.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v                                            ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v                                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v                                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v                                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mdio.v                                               ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio.v                                               ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v                                           ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v                                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v                                         ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v                                         ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                             ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v                               ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v                               ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v                                      ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v                                           ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                                ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v                                            ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v                                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v                                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/st_mux.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v                                                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_master_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v                                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v                               ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v                               ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                             ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v                               ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v                               ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v                                      ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v                                      ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v                                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v                                         ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/eth_mon.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v                                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crcchk_dat32.v                                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcchk_dat32.v                                                  ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_gen.v                                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_gen.v                                                     ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_chk.v                                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_chk.v                                                     ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_calculator.v                                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v                                              ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/byte_endian_converter.v                                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/byte_endian_converter.v                                         ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc_comparator.v                                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_comparator.v                                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc_ethernet.v                                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_ethernet.v                                                  ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc_register.v                                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_register.v                                                  ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_dat8.v                                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v                                                    ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_dat16.v                                                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v                                                   ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_dat24.v                                                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v                                                   ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_dat32.v                                                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v                                                   ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/xor6.v                                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/xor6.v                                                          ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/eth_gen.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v                                                       ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/crcgen_dat32.v                                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcgen_dat32.v                                                  ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/prbs23.v                                                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v                                                        ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v                                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/shiftreg_data.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v                                                 ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/error_adapter2.v                                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/error_adapter2.v                                                ; qsys_top    ;
; platform/qsys_top/synthesis/submodules/aso_splitter.v                                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/aso_splitter.v                                                  ; qsys_top    ;
; platform/clkctrl/synthesis/clkctrl.v                                                                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/clkctrl.v                                                                   ; clkctrl     ;
; platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v                                           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v                                           ; clkctrl     ;
; top.v                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA/Max10tse/max10tse(2)_project/top.v                                                                                                  ;             ;
; altpll.tdf                                                                                             ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                                        ;             ;
; aglobal160.inc                                                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                    ;             ;
; stratix_pll.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                   ;             ;
; stratixii_pll.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                 ;             ;
; cycloneii_pll.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                 ;             ;
; db/pll_altpll.v                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v                                                                                        ;             ;
; altshift_taps.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                 ;             ;
; altdpram.inc                                                                                           ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; lpm_counter.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                   ;             ;
; lpm_compare.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                   ;             ;
; lpm_constant.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                  ;             ;
; db/shift_taps_euu.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf                                                                                  ;             ;
; db/altsyncram_so91.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_so91.tdf                                                                                 ;             ;
; db/cntr_s3f.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_s3f.tdf                                                                                        ;             ;
; db/cmpr_erb.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/cmpr_erb.tdf                                                                                        ;             ;
; db/shift_taps_usu.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_usu.tdf                                                                                  ;             ;
; db/altsyncram_sl91.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_sl91.tdf                                                                                 ;             ;
; sld_virtual_jtag_basic.v                                                                               ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; altera_std_synchronizer.v                                                                              ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                         ;             ;
; lpm_mux.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                       ;             ;
; muxlut.inc                                                                                             ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                                        ;             ;
; bypassff.inc                                                                                           ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;             ;
; altshift.inc                                                                                           ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                                                                                      ;             ;
; db/mux_g7c.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/mux_g7c.tdf                                                                                         ;             ;
; altsyncram.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                                                            ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; a_rdenreg.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                                                             ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                                                             ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; db/altsyncram_a5l1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_a5l1.tdf                                                                                 ;             ;
; db/altsyncram_a2l1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_a2l1.tdf                                                                                 ;             ;
; db/altsyncram_83f1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_83f1.tdf                                                                                 ;             ;
; db/altsyncram_feh1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf                                                                                 ;             ;
; db/altsyncram_1eh1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf                                                                                 ;             ;
; db/altsyncram_t7h1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_t7h1.tdf                                                                                 ;             ;
; db/altsyncram_peh1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_peh1.tdf                                                                                 ;             ;
; db/altsyncram_rah1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_rah1.tdf                                                                                 ;             ;
; pzdyqx.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                        ;             ;
; sld_hub.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sldfd84a76f/alt_sld_fab.v                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/alt_sld_fab.v                                                                        ; alt_sld_fab ;
; db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v                                                 ; alt_sld_fab ;
; db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                          ; alt_sld_fab ;
; db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                       ; alt_sld_fab ;
; db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                     ; alt_sld_fab ;
; db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; db/altsyncram_m4g1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_m4g1.tdf                                                                                 ;             ;
; db/altsyncram_87g1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_87g1.tdf                                                                                 ;             ;
; db/shift_taps_k1m.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_k1m.tdf                                                                                  ;             ;
; db/altsyncram_2o71.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_2o71.tdf                                                                                 ;             ;
; db/cntr_g4f.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_g4f.tdf                                                                                        ;             ;
; db/cmpr_gqb.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/cmpr_gqb.tdf                                                                                        ;             ;
; db/shift_taps_4vl.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_4vl.tdf                                                                                  ;             ;
; db/altsyncram_gca1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_gca1.tdf                                                                                 ;             ;
; db/cntr_q3f.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_q3f.tdf                                                                                        ;             ;
; db/cntr_hjg.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_hjg.tdf                                                                                        ;             ;
; lpm_divide.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                    ;             ;
; abs_divider.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                   ;             ;
; sign_div_unsign.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                               ;             ;
; db/lpm_divide_4nl.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/lpm_divide_4nl.tdf                                                                                  ;             ;
; db/sign_div_unsign_3nh.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/sign_div_unsign_3nh.tdf                                                                             ;             ;
; db/alt_u_div_gke.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/alt_u_div_gke.tdf                                                                                   ;             ;
; db/add_sub_t3c.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/add_sub_t3c.tdf                                                                                     ;             ;
; db/add_sub_u3c.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA/Max10tse/max10tse(2)_project/db/add_sub_u3c.tdf                                                                                     ;             ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 10,447                                                                       ;
;                                             ;                                                                              ;
; Total combinational functions               ; 7371                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 3761                                                                         ;
;     -- 3 input functions                    ; 1394                                                                         ;
;     -- <=2 input functions                  ; 2216                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 5829                                                                         ;
;     -- arithmetic mode                      ; 1542                                                                         ;
;                                             ;                                                                              ;
; Total registers                             ; 6000                                                                         ;
;     -- Dedicated logic registers            ; 5988                                                                         ;
;     -- I/O registers                        ; 24                                                                           ;
;                                             ;                                                                              ;
; I/O pins                                    ; 26                                                                           ;
; Total memory bits                           ; 608769                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:i_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3085                                                                         ;
; Total fan-out                               ; 51429                                                                        ;
; Average fan-out                             ; 3.73                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |top                                                                                                                                    ; 7371 (76)         ; 5988 (70)    ; 608769      ; 0          ; 0            ; 0       ; 0         ; 26   ; 0            ; 0          ; |top                                                                                                                                                                                                                                                                                                                                                                    ; top                                              ; work         ;
;    |clkctrl:clkctrl_inst0|                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl_inst0                                                                                                                                                                                                                                                                                                                                              ; clkctrl                                          ; clkctrl      ;
;       |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                            ; clkctrl_altclkctrl_0                             ; clkctrl      ;
;          |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                                ; clkctrl_altclkctrl_0_sub                         ; clkctrl      ;
;    |clkctrl:clkctrl_inst1|                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl_inst1                                                                                                                                                                                                                                                                                                                                              ; clkctrl                                          ; clkctrl      ;
;       |clkctrl_altclkctrl_0:altclkctrl_0|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl_inst1|clkctrl_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                            ; clkctrl_altclkctrl_0                             ; clkctrl      ;
;          |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clkctrl:clkctrl_inst1|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                                                                                                                                                                                                                                                ; clkctrl_altclkctrl_0_sub                         ; clkctrl      ;
;    |debounce:debounce_inst|                                                                                                             ; 24 (24)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                                             ; debounce                                         ; work         ;
;    |gtx_clk:gtx_clk_inst|                                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|gtx_clk:gtx_clk_inst                                                                                                                                                                                                                                                                                                                                               ; gtx_clk                                          ; gtx_clk      ;
;       |altera_gpio_lite:gtx_clk_inst|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst                                                                                                                                                                                                                                                                                                                 ; altera_gpio_lite                                 ; gtx_clk      ;
;          |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                                                                            ; altgpio_one_bit                                  ; gtx_clk      ;
;    |pll:i_pll|                                                                                                                          ; 1 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:i_pll                                                                                                                                                                                                                                                                                                                                                          ; pll                                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:i_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                  ; altpll                                           ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:i_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                        ; pll_altpll                                       ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)           ; 72 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx                                           ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (12)          ; 72 (9)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                         ; pzdyqx_impl                                      ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)           ; 28 (8)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                           ; GHVD5181                                         ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                         ; LQYT7093                                         ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                       ; KIFI3548                                         ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                       ; LQYT7093                                         ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                       ; PUDL0439                                         ; work         ;
;    |qsys_top:qsys_top_0|                                                                                                                ; 6999 (0)          ; 5742 (0)     ; 608769      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0                                                                                                                                                                                                                                                                                                                                                ; qsys_top                                         ; qsys_top     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                          ; qsys_top     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                        ; qsys_top     ;
;       |eth_gen:eth_gen_0|                                                                                                               ; 1386 (742)        ; 563 (441)    ; 177         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0                                                                                                                                                                                                                                                                                                                              ; eth_gen                                          ; qsys_top     ;
;          |crcgen_dat32:crcgen_inst|                                                                                                     ; 440 (0)           ; 74 (0)       ; 66          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst                                                                                                                                                                                                                                                                                                     ; crcgen_dat32                                     ; qsys_top     ;
;             |crc32_gen:crc32_gen_inst|                                                                                                  ; 440 (0)           ; 74 (0)       ; 66          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst                                                                                                                                                                                                                                                                            ; crc32_gen                                        ; qsys_top     ;
;                |crc32_calculator:crc32_calculator_u0|                                                                                   ; 440 (0)           ; 74 (0)       ; 66          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0                                                                                                                                                                                                                                       ; crc32_calculator                                 ; qsys_top     ;
;                   |avalon_st_to_crc_if_bridge:crc_bridge_u0|                                                                            ; 10 (6)            ; 42 (38)      ; 66          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0                                                                                                                                                                                              ; avalon_st_to_crc_if_bridge                       ; qsys_top     ;
;                      |altshift_taps:CRC_OUT_LATCH_rtl_0|                                                                                ; 4 (0)             ; 4 (0)        ; 66          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0                                                                                                                                                            ; altshift_taps                                    ; work         ;
;                         |shift_taps_4vl:auto_generated|                                                                                 ; 4 (0)             ; 4 (1)        ; 66          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0|shift_taps_4vl:auto_generated                                                                                                                              ; shift_taps_4vl                                   ; work         ;
;                            |altsyncram_gca1:altsyncram2|                                                                                ; 0 (0)             ; 0 (0)        ; 66          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0|shift_taps_4vl:auto_generated|altsyncram_gca1:altsyncram2                                                                                                  ; altsyncram_gca1                                  ; work         ;
;                            |cntr_hjg:cntr3|                                                                                             ; 3 (3)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0|shift_taps_4vl:auto_generated|cntr_hjg:cntr3                                                                                                               ; cntr_hjg                                         ; work         ;
;                            |cntr_q3f:cntr1|                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0|shift_taps_4vl:auto_generated|cntr_q3f:cntr1                                                                                                               ; cntr_q3f                                         ; work         ;
;                   |crc_ethernet:crc32_u0|                                                                                               ; 430 (0)           ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0                                                                                                                                                                                                                 ; crc_ethernet                                     ; qsys_top     ;
;                      |crc32_dat32_any_byte:cr|                                                                                          ; 398 (64)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr                                                                                                                                                                                         ; crc32_dat32_any_byte                             ; qsys_top     ;
;                         |crc32_dat16:b|                                                                                                 ; 60 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b                                                                                                                                                                           ; crc32_dat16                                      ; qsys_top     ;
;                            |crc32_dat16_factor:cc|                                                                                      ; 60 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc                                                                                                                                                     ; crc32_dat16_factor                               ; qsys_top     ;
;                               |xor6:x0i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x0i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x10i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x11i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x12i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x13i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x14i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x15i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x16i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x17i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x18i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x19i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x1i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x20i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x21i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x22i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x23i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x24i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x25i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x25i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x26i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x27i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x28i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x29i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x2i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x30i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x31i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x32i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x32i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x33i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x33i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x35i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x35i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x37i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x37i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x38i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x38i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x3i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x40i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x40i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x41i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x41i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x43i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x43i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x44i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x44i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x49i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x49i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x4i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x5i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x6i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x7i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x8i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x9i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                         |crc32_dat24:c|                                                                                                 ; 103 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c                                                                                                                                                                           ; crc32_dat24                                      ; qsys_top     ;
;                            |crc32_dat24_factor:cc|                                                                                      ; 103 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc                                                                                                                                                     ; crc32_dat24_factor                               ; qsys_top     ;
;                               |xor6:x0i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x0i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x100i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x100i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x101i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x101i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x102i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x102i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x103i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x103i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x104i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x104i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x10i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x118i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x118i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x11i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x12i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x13i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x14i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x15i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x16i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x17i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x18i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x19i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x1i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x20i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x21i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x22i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x23i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x24i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x25i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x25i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x26i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x27i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x28i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x29i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x2i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x30i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x31i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x3i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x4i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x5i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x6i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x7i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x89i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x89i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x8i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x90i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x90i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x91i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x91i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x92i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x92i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x93i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x93i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x94i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x94i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x95i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x95i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x96i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x96i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x98i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x98i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x9i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                         |crc32_dat32:d|                                                                                                 ; 133 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d                                                                                                                                                                           ; crc32_dat32                                      ; qsys_top     ;
;                            |crc32_dat32_factor:cc|                                                                                      ; 133 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc                                                                                                                                                     ; crc32_dat32_factor                               ; qsys_top     ;
;                               |xor6:x0i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x0i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x10i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x11i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x12i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x13i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x14i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x15i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x16i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x17i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x18i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x19i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x1i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x20i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x21i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x22i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x23i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x24i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x25i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x25i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x26i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x27i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x28i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x29i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x2i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x30i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x31i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x3i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x4i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x556i|                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x556i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x557i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x557i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x558i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x558i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x559i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x559i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x560i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x560i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x561i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x561i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x562i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x562i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x563i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x563i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x565i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x565i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x566i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x566i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x567i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x567i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x568i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x568i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x569i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x569i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x571i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x571i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x572i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x572i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x573i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x573i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x574i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x574i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x575i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x575i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x576i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x576i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x577i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x577i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x578i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x578i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x579i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x579i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x582i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x582i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x583i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x583i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x584i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x584i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x587i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x587i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x588i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x588i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x592i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x592i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x595i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x595i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x596i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x596i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x5i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x6i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x7i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x8i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x9i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                         |crc32_dat8:a|                                                                                                  ; 38 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a                                                                                                                                                                            ; crc32_dat8                                       ; qsys_top     ;
;                            |crc32_dat8_factor:cc|                                                                                       ; 38 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc                                                                                                                                                       ; crc32_dat8_factor                                ; qsys_top     ;
;                               |xor6:x0i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x0i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x10i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x11i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x12i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x13i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x14i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x15i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x16i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x17i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x18i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x19i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x1i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x20i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x21i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x22i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x23i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x24i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x26i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x27i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x28i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x29i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x2i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x30i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x31i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x33i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x33i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x35i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x35i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x3i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x42i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x42i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x4i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x5i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x6i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x7i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x8i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x9i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                      |crc_register:rg|                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg                                                                                                                                                                                                 ; crc_register                                     ; qsys_top     ;
;          |lpm_divide:Mod0|                                                                                                              ; 17 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                              ; lpm_divide                                       ; work         ;
;             |lpm_divide_4nl:auto_generated|                                                                                             ; 17 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0|lpm_divide_4nl:auto_generated                                                                                                                                                                                                                                                                                ; lpm_divide_4nl                                   ; work         ;
;                |sign_div_unsign_3nh:divider|                                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                                                    ; sign_div_unsign_3nh                              ; work         ;
;                   |alt_u_div_gke:divider|                                                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0|lpm_divide_4nl:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_gke:divider                                                                                                                                                                                                                              ; alt_u_div_gke                                    ; work         ;
;          |prbs23:prbs_tx0|                                                                                                              ; 92 (92)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0                                                                                                                                                                                                                                                                                                              ; prbs23                                           ; qsys_top     ;
;          |prbs23:prbs_tx1|                                                                                                              ; 93 (93)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1                                                                                                                                                                                                                                                                                                              ; prbs23                                           ; qsys_top     ;
;          |shiftreg_ctrl:shiftreg_ctrl_inst|                                                                                             ; 2 (0)             ; 2 (0)        ; 15          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst                                                                                                                                                                                                                                                                                             ; shiftreg_ctrl                                    ; qsys_top     ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                                     ; 2 (0)             ; 2 (0)        ; 15          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                       ; altshift_taps                                    ; work         ;
;                |shift_taps_usu:auto_generated|                                                                                          ; 2 (0)             ; 2 (0)        ; 15          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated                                                                                                                                                                                                                         ; shift_taps_usu                                   ; work         ;
;                   |altsyncram_sl91:altsyncram2|                                                                                         ; 0 (0)             ; 0 (0)        ; 15          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|altsyncram_sl91:altsyncram2                                                                                                                                                                                             ; altsyncram_sl91                                  ; work         ;
;                   |cntr_s3f:cntr1|                                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|cntr_s3f:cntr1                                                                                                                                                                                                          ; cntr_s3f                                         ; work         ;
;          |shiftreg_data:shiftreg_data_inst|                                                                                             ; 0 (0)             ; 0 (0)        ; 96          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst                                                                                                                                                                                                                                                                                             ; shiftreg_data                                    ; qsys_top     ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                                     ; 0 (0)             ; 0 (0)        ; 96          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                       ; altshift_taps                                    ; work         ;
;                |shift_taps_euu:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 96          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated                                                                                                                                                                                                                         ; shift_taps_euu                                   ; work         ;
;                   |altsyncram_so91:altsyncram2|                                                                                         ; 0 (0)             ; 0 (0)        ; 96          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|altsyncram_so91:altsyncram2                                                                                                                                                                                             ; altsyncram_so91                                  ; work         ;
;       |eth_mon:eth_mon_0|                                                                                                               ; 1213 (760)        ; 371 (234)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0                                                                                                                                                                                                                                                                                                                              ; eth_mon                                          ; qsys_top     ;
;          |crcchk_dat32:crcchk_inst|                                                                                                     ; 453 (0)           ; 137 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst                                                                                                                                                                                                                                                                                                     ; crcchk_dat32                                     ; qsys_top     ;
;             |crc32_chk:crc32_chk_inst|                                                                                                  ; 453 (0)           ; 137 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst                                                                                                                                                                                                                                                                            ; crc32_chk                                        ; qsys_top     ;
;                |crc32_calculator:crc32_calculator_u0|                                                                                   ; 440 (0)           ; 101 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0                                                                                                                                                                                                                                       ; crc32_calculator                                 ; qsys_top     ;
;                   |avalon_st_to_crc_if_bridge:crc_bridge_u0|                                                                            ; 5 (5)             ; 37 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0                                                                                                                                                                                              ; avalon_st_to_crc_if_bridge                       ; qsys_top     ;
;                   |crc_ethernet:crc32_u0|                                                                                               ; 435 (0)           ; 64 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0                                                                                                                                                                                                                 ; crc_ethernet                                     ; qsys_top     ;
;                      |crc32_dat32_any_byte:cr|                                                                                          ; 403 (64)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr                                                                                                                                                                                         ; crc32_dat32_any_byte                             ; qsys_top     ;
;                         |crc32_dat16:b|                                                                                                 ; 64 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b                                                                                                                                                                           ; crc32_dat16                                      ; qsys_top     ;
;                            |crc32_dat16_factor:cc|                                                                                      ; 64 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc                                                                                                                                                     ; crc32_dat16_factor                               ; qsys_top     ;
;                               |xor6:x0i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x0i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x10i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x11i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x12i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x13i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x14i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x15i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x16i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x17i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x18i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x19i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x1i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x20i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x21i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x22i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x23i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x24i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x25i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x25i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x26i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x27i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x28i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x29i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x2i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x30i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x31i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x32i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x32i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x33i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x33i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x35i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x35i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x37i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x37i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x38i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x38i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x3i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x40i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x40i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x41i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x41i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x43i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x43i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x44i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x44i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x4i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x51i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x51i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x5i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x6i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x7i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x8i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x9i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                         |crc32_dat24:c|                                                                                                 ; 99 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c                                                                                                                                                                           ; crc32_dat24                                      ; qsys_top     ;
;                            |crc32_dat24_factor:cc|                                                                                      ; 99 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc                                                                                                                                                     ; crc32_dat24_factor                               ; qsys_top     ;
;                               |xor6:x0i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x0i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x100i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x100i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x101i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x101i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x102i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x102i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x103i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x103i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x104i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x104i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x10i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x118i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x118i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x11i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x12i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x13i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x14i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x15i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x16i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x17i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x18i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x19i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x1i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x20i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x21i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x22i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x23i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x24i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x25i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x25i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x26i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x27i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x28i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x29i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x2i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x30i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x31i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x3i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x4i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x5i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x6i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x7i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x89i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x89i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x8i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x90i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x90i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x91i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x91i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x92i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x92i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x93i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x93i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x94i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x94i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x95i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x95i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x96i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x96i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x98i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x98i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x99i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x99i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x9i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                         |crc32_dat32:d|                                                                                                 ; 137 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d                                                                                                                                                                           ; crc32_dat32                                      ; qsys_top     ;
;                            |crc32_dat32_factor:cc|                                                                                      ; 137 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc                                                                                                                                                     ; crc32_dat32_factor                               ; qsys_top     ;
;                               |xor6:x0i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x0i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x10i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x11i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x12i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x13i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x14i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x15i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x16i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x17i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x18i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x19i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x1i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x20i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x21i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x22i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x23i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x24i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x25i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x25i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x26i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x27i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x28i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x29i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x2i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x30i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x31i                                                                                                                                           ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x3i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x4i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x556i|                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x556i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x557i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x557i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x558i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x558i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x559i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x559i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x560i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x560i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x561i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x561i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x562i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x562i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x563i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x563i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x564i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x564i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x565i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x565i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x566i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x566i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x567i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x567i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x568i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x568i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x569i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x569i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x571i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x571i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x572i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x572i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x573i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x573i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x574i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x574i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x575i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x575i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x576i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x576i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x577i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x577i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x578i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x578i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x579i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x579i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x582i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x582i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x583i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x583i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x587i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x587i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x588i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x588i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x592i|                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x592i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x595i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x595i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x596i|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x596i                                                                                                                                          ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x5i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x6i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x7i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x8i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x9i                                                                                                                                            ; xor6                                             ; qsys_top     ;
;                         |crc32_dat8:a|                                                                                                  ; 39 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a                                                                                                                                                                            ; crc32_dat8                                       ; qsys_top     ;
;                            |crc32_dat8_factor:cc|                                                                                       ; 39 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc                                                                                                                                                       ; crc32_dat8_factor                                ; qsys_top     ;
;                               |xor6:x10i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x10i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x11i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x11i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x12i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x12i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x13i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x13i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x14i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x14i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x15i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x15i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x16i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x16i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x17i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x17i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x18i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x18i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x19i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x19i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x1i|                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x1i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x20i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x20i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x21i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x21i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x22i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x22i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x23i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x23i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x24i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x24i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x26i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x26i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x27i|                                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x27i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x28i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x28i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x29i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x29i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x2i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x2i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x30i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x30i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x31i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x31i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x33i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x33i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x35i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x35i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x3i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x3i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x42i|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x42i                                                                                                                                             ; xor6                                             ; qsys_top     ;
;                               |xor6:x4i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x4i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x5i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x5i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x6i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x6i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x7i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x7i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x8i|                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x8i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                               |xor6:x9i|                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x9i                                                                                                                                              ; xor6                                             ; qsys_top     ;
;                      |crc_register:rg|                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg                                                                                                                                                                                                 ; crc_register                                     ; qsys_top     ;
;                |crc_comparator:crc_comparator_u0|                                                                                       ; 13 (13)           ; 36 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0                                                                                                                                                                                                                                           ; crc_comparator                                   ; qsys_top     ;
;       |qsys_top_avalon_st_adapter:avalon_st_adapter|                                                                                    ; 27 (0)            ; 11 (0)       ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                   ; qsys_top_avalon_st_adapter                       ; qsys_top     ;
;          |qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                                 ; 27 (2)            ; 11 (0)       ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                      ; qsys_top_avalon_st_adapter_timing_adapter_0      ; qsys_top     ;
;             |qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|                         ; 25 (25)           ; 11 (11)      ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                                    ; qsys_top_avalon_st_adapter_timing_adapter_0_fifo ; qsys_top     ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)             ; 0 (0)        ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0                                                                                                               ; altsyncram                                       ; work         ;
;                   |altsyncram_87g1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 672         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_87g1:auto_generated                                                                                ; altsyncram_87g1                                  ; work         ;
;       |qsys_top_master_0:master_0|                                                                                                      ; 649 (0)           ; 441 (0)      ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0                                                                                                                                                                                                                                                                                                                     ; qsys_top_master_0                                ; qsys_top     ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 221 (0)           ; 124 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                           ; altera_avalon_packets_to_master                  ; qsys_top     ;
;             |packets_to_master:p2m|                                                                                                     ; 221 (221)         ; 124 (124)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                     ; packets_to_master                                ; qsys_top     ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)           ; 24 (24)      ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; qsys_top     ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                                       ; work         ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_m4g1                                  ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 13 (13)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                               ; altera_avalon_st_bytes_to_packets                ; qsys_top     ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 354 (0)           ; 263 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                    ; altera_avalon_st_jtag_interface                  ; qsys_top     ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 351 (0)           ; 263 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                  ; altera_jtag_dc_streaming                         ; qsys_top     ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15 (4)            ; 47 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; qsys_top     ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 11 (11)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                          ; altera_avalon_st_pipeline_base                   ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)             ; 27 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                           ; altera_jtag_src_crosser                          ; qsys_top     ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)             ; 9 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                ; altera_jtag_control_signal_crosser               ; qsys_top     ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                           ; altera_std_synchronizer                          ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 335 (320)         ; 186 (167)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                             ; altera_jtag_streaming                            ; qsys_top     ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                ; altera_avalon_st_idle_inserter                   ; qsys_top     ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                  ; altera_avalon_st_idle_remover                    ; qsys_top     ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                    ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                           ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                   ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                             ; altera_std_synchronizer                          ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                          ; altera_jtag_sld_node                             ; qsys_top     ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                        ; sld_virtual_jtag_basic                           ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                               ; altera_avalon_st_packets_to_bytes                ; qsys_top     ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                              ; altera_reset_controller                          ; qsys_top     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer                        ; qsys_top     ;
;       |qsys_top_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 158 (0)           ; 130 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                   ; qsys_top_mm_interconnect_0                       ; qsys_top     ;
;          |altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|                                                                  ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; qsys_top     ;
;          |altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|                                                                  ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; qsys_top     ;
;          |altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|                                                            ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; qsys_top     ;
;          |altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|                                                    ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; qsys_top     ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                       ; qsys_top     ;
;          |altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                        ; qsys_top     ;
;          |altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                        ; qsys_top     ;
;          |altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                        ; qsys_top     ;
;          |altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                        ; qsys_top     ;
;          |altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator|                                                             ; 25 (25)           ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                   ; qsys_top     ;
;          |altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator|                                                             ; 9 (9)             ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                   ; qsys_top     ;
;          |altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; qsys_top     ;
;          |altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator|                                               ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; qsys_top     ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                    ; qsys_top     ;
;          |qsys_top_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                    ; qsys_top_mm_interconnect_0_cmd_demux             ; qsys_top     ;
;          |qsys_top_mm_interconnect_0_router:router|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router                                                                                                                                                                                                                                                          ; qsys_top_mm_interconnect_0_router                ; qsys_top     ;
;          |qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 64 (64)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                        ; qsys_top_mm_interconnect_0_rsp_mux               ; qsys_top     ;
;       |qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|                                                                        ; 3542 (0)          ; 4222 (0)     ; 607408      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0                                                                                                                                                                                                                                                                                       ; qsys_top_triple_speed_ethernet_0                 ; qsys_top     ;
;          |altera_eth_tse_mac:i_tse_mac|                                                                                                 ; 3542 (56)         ; 4207 (0)     ; 607408      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                          ; altera_eth_tse_mac                               ; qsys_top     ;
;             |altera_tse_mac_control:U_MAC_CONTROL|                                                                                      ; 1152 (0)          ; 1513 (0)     ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                     ; altera_tse_mac_control                           ; qsys_top     ;
;                |altera_tse_host_control:U_CTRL|                                                                                         ; 35 (35)           ; 27 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                      ; altera_tse_host_control                          ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_tse_register_map:U_REG|                                                                                          ; 1117 (823)        ; 1486 (764)   ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                       ; altera_tse_register_map                          ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|                                                                      ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT                                                                                                                                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_3|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE                                                                                                                                    ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE                                                                                                                                    ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_EXCESS_COL|                                                                               ; 1 (1)             ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                                                                                 ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_LATE_COL|                                                                                 ; 1 (1)             ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                                                                                   ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_10|                                                                                  ; 3 (3)             ; 72 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                                                                                    ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_11|                                                                                  ; 3 (3)             ; 72 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                                                                                    ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_12|                                                                                  ; 3 (3)             ; 72 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                                                                                    ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_6|                                                                                   ; 3 (3)             ; 72 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                                                                                     ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_7|                                                                                   ; 3 (3)             ; 72 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                                                                                     ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_8|                                                                                   ; 2 (2)             ; 40 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                                                                                     ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_9|                                                                                   ; 3 (3)             ; 72 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9                                                                                                                                                     ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_rx_counter_cntl:U_RXCNT|                                                                                  ; 176 (168)         ; 142 (94)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                    ; altera_tse_rx_counter_cntl                       ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 8 (0)             ; 48 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                    ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[11].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[12].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[13].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[14].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[15].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_tse_dpram_16x32:CNT_ARRAY_1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                 ; altera_tse_dpram_16x32                           ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                 ; altsyncram                                       ; work         ;
;                            |altsyncram_a5l1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated                                                  ; altsyncram_a5l1                                  ; work         ;
;                      |altera_tse_dpram_16x32:CNT_ARRAY_2|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                 ; altera_tse_dpram_16x32                           ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                 ; altsyncram                                       ; work         ;
;                            |altsyncram_a5l1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated                                                  ; altsyncram_a5l1                                  ; work         ;
;                   |altera_tse_tx_counter_cntl:U_TXCNT|                                                                                  ; 95 (95)           ; 71 (71)      ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                    ; altera_tse_tx_counter_cntl                       ; qsys_top     ;
;                      |altera_tse_dpram_8x32:U_ARRAY_1|                                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                    ; altera_tse_dpram_8x32                            ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                    ; altsyncram                                       ; work         ;
;                            |altsyncram_a2l1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated                                                     ; altsyncram_a2l1                                  ; work         ;
;                      |altera_tse_dpram_8x32:U_ARRAY_2|                                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                    ; altera_tse_dpram_8x32                            ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                    ; altsyncram                                       ; work         ;
;                            |altsyncram_a2l1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated                                                     ; altsyncram_a2l1                                  ; work         ;
;             |altera_tse_nf_rgmii_module:U_RGMII|                                                                                        ; 17 (17)           ; 20 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII                                                                                                                                                                                                                       ; altera_tse_nf_rgmii_module                       ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                               ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                               ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_2|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                               ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_3|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                               ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_4|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                               ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_top_mdio:U_MDIO|                                                                                                ; 132 (1)           ; 152 (36)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                               ; altera_tse_top_mdio                              ; qsys_top     ;
;                |altera_tse_mdio:U_MDIO|                                                                                                 ; 81 (81)           ; 71 (71)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                        ; altera_tse_mdio                                  ; qsys_top     ;
;                |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                       ; 16 (16)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                              ; altera_tse_mdio_clk_gen                          ; qsys_top     ;
;                |altera_tse_mdio_cntl:U_CNTL|                                                                                            ; 34 (34)           ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                   ; altera_tse_mdio_cntl                             ; qsys_top     ;
;             |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                               ; 2185 (2)          ; 2507 (0)     ; 605872      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                              ; altera_tse_top_w_fifo_10_100_1000                ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_tse_clk_cntl:U_CLKCT|                                                                                            ; 3 (3)             ; 9 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                  ; altera_tse_clk_cntl                              ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE                                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE                                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_tse_gmii_io:U_GMIF|                                                                                              ; 10 (10)           ; 23 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                    ; altera_tse_gmii_io                               ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_tse_loopback_ff:U_LBFF|                                                                                          ; 75 (12)           ; 91 (19)      ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF                                                                                                                                                                                ; altera_tse_loopback_ff                           ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_tse_a_fifo_24:U_LBFF|                                                                                         ; 53 (33)           ; 58 (28)      ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF                                                                                                                                                    ; altera_tse_a_fifo_24                             ; qsys_top     ;
;                      |altera_tse_gray_cnt:U_RD|                                                                                         ; 10 (10)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD                                                                                                                           ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                                        ; 10 (10)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT                                                                                                                          ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_sdpm_altsyncram:U_RAM|                                                                                 ; 0 (0)             ; 0 (0)        ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM                                                                                                                   ; altera_tse_sdpm_altsyncram                       ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component                                                                                   ; altsyncram                                       ; work         ;
;                            |altsyncram_83f1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated                                                    ; altsyncram_83f1                                  ; work         ;
;                   |altera_tse_lb_read_cntl:U_LBR|                                                                                       ; 3 (3)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR                                                                                                                                                  ; altera_tse_lb_read_cntl                          ; qsys_top     ;
;                   |altera_tse_lb_wrt_cntl:U_LBW|                                                                                        ; 7 (7)             ; 7 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW                                                                                                                                                   ; altera_tse_lb_wrt_cntl                           ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_tse_mii_rx_if:U_MRX|                                                                                             ; 23 (23)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                   ; altera_tse_mii_rx_if                             ; qsys_top     ;
;                |altera_tse_mii_tx_if:U_MTX|                                                                                             ; 7 (7)             ; 10 (7)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                   ; altera_tse_mii_tx_if                             ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_tse_top_w_fifo:U_MAC|                                                                                            ; 2065 (0)          ; 2343 (0)     ; 605552      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                  ; altera_tse_top_w_fifo                            ; qsys_top     ;
;                   |altera_tse_rx_min_ff:U_RXFF|                                                                                         ; 347 (96)          ; 541 (72)     ; 305152      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                      ; altera_tse_rx_min_ff                             ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                         ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                      ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[11].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[12].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                      ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[11].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[12].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_tse_a_fifo_34:RX_STATUS|                                                                                   ; 67 (25)           ; 89 (34)      ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                       ; altera_tse_a_fifo_34                             ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)             ; 0 (0)        ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                  ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)             ; 0 (0)        ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                  ; altsyncram                                       ; work         ;
;                               |altsyncram_1eh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated                   ; altsyncram_1eh1                                  ; work         ;
;                         |altera_tse_bin_cnt:U_RD|                                                                                       ; 16 (16)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                               ; altera_tse_bin_cnt                               ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 26 (26)           ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                             ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                               ; 182 (122)         ; 290 (56)     ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                   ; altera_tse_a_fifo_opt_1246                       ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)             ; 0 (0)        ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                              ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)             ; 0 (0)        ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                              ; altsyncram                                       ; work         ;
;                               |altsyncram_feh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated               ; altsyncram_feh1                                  ; work         ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 30 (30)           ; 39 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                          ; altera_tse_gray_cnt                              ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 30 (30)           ; 39 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                         ; altera_tse_gray_cnt                              ; qsys_top     ;
;                   |altera_tse_top_1geth:U_GETH|                                                                                         ; 1166 (0)          ; 1172 (0)     ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                      ; altera_tse_top_1geth                             ; qsys_top     ;
;                      |altera_tse_mac_rx:U_RX|                                                                                           ; 317 (253)         ; 488 (412)    ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                               ; altera_tse_mac_rx                                ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_10|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_11|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_12|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_8|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_9|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA                                                                                ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB                                                                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                           ; 10 (0)            ; 4 (0)        ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                           ; altera_tse_altshifttaps                          ; qsys_top     ;
;                            |altshift_taps:shift_reg_rtl_0|                                                                              ; 10 (0)            ; 4 (0)        ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0                                                             ; altshift_taps                                    ; work         ;
;                               |shift_taps_k1m:auto_generated|                                                                           ; 10 (0)            ; 4 (0)        ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated                               ; shift_taps_k1m                                   ; work         ;
;                                  |altsyncram_2o71:altsyncram2|                                                                          ; 0 (0)             ; 0 (0)        ; 112         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|altsyncram_2o71:altsyncram2   ; altsyncram_2o71                                  ; work         ;
;                                  |cntr_g4f:cntr1|                                                                                       ; 10 (9)            ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1                ; cntr_g4f                                         ; work         ;
;                                     |cmpr_gqb:cmpr4|                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1|cmpr_gqb:cmpr4 ; cmpr_gqb                                         ; work         ;
;                         |altera_tse_crc328checker:U_CRC|                                                                                ; 54 (11)           ; 36 (4)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                ; altera_tse_crc328checker                         ; qsys_top     ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                             ; 43 (43)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                 ; altera_tse_crc32galois8                          ; qsys_top     ;
;                      |altera_tse_mac_tx:U_TX|                                                                                           ; 586 (544)         ; 448 (371)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                               ; altera_tse_mac_tx                                ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN                                                                                ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 0 (0)             ; 15 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                               ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_tse_crc328generator:U_CRC|                                                                              ; 42 (0)            ; 38 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                              ; altera_tse_crc328generator                       ; qsys_top     ;
;                            |altera_tse_crc32ctl8:U_CTL|                                                                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                   ; altera_tse_crc32ctl8                             ; qsys_top     ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                             ; 42 (42)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                               ; altera_tse_crc32galois8                          ; qsys_top     ;
;                      |altera_tse_rx_stat_extract:U_RXSTAT|                                                                              ; 111 (111)         ; 122 (119)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                                                                  ; altera_tse_rx_stat_extract                       ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_tse_tx_stat_extract:U_TXSTAT|                                                                              ; 152 (152)         ; 114 (114)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                  ; altera_tse_tx_stat_extract                       ; qsys_top     ;
;                   |altera_tse_tx_min_ff:U_TXFF|                                                                                         ; 552 (122)         ; 630 (81)     ; 300288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                      ; altera_tse_tx_min_ff                             ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|                                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16                                                                                                    ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                      ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[11].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[12].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u                                                           ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_tse_a_fifo_13:TX_STATUS|                                                                                   ; 67 (25)           ; 101 (13)     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                       ; altera_tse_a_fifo_13                             ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 0 (0)             ; 33 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                       ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                            ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                  ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                  ; altsyncram                                       ; work         ;
;                               |altsyncram_rah1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_rah1:auto_generated                   ; altsyncram_rah1                                  ; work         ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 16 (16)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                              ; altera_tse_gray_cnt                              ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 26 (26)           ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                             ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                               ; 173 (113)         ; 292 (58)     ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                   ; altera_tse_a_fifo_opt_1246                       ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                               ; 0 (0)             ; 39 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                   ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[11].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[12].u|                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)             ; 0 (0)        ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                              ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)             ; 0 (0)        ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                              ; altsyncram                                       ; work         ;
;                               |altsyncram_peh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_peh1:auto_generated               ; altsyncram_peh1                                  ; work         ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 30 (30)           ; 39 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                          ; altera_tse_gray_cnt                              ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 30 (30)           ; 39 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                         ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                            ; 0 (0)             ; 0 (0)        ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)             ; 0 (0)        ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                ; altsyncram                                       ; work         ;
;                            |altsyncram_t7h1:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 1280        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated                                                 ; altsyncram_t7h1                                  ; work         ;
;                      |altera_tse_retransmit_cntl:U_RETR|                                                                                ; 189 (152)         ; 111 (79)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                    ; altera_tse_retransmit_cntl                       ; qsys_top     ;
;                         |altera_tse_lfsr_10:U_LFSR|                                                                                     ; 37 (37)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                          ; altera_tse_lfsr_10                               ; qsys_top     ;
;          |altera_gpio_lite:rgmii_in1_0|                                                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0                                                                                                                                                                                                                                                          ; altera_gpio_lite                                 ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                     ; altgpio_one_bit                                  ; qsys_top     ;
;          |altera_gpio_lite:rgmii_in4_0|                                                                                                 ; 0 (0)             ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0                                                                                                                                                                                                                                                          ; altera_gpio_lite                                 ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                     ; altgpio_one_bit                                  ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i                                                                                                                                                                                                     ; altgpio_one_bit                                  ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i                                                                                                                                                                                                     ; altgpio_one_bit                                  ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i                                                                                                                                                                                                     ; altgpio_one_bit                                  ; qsys_top     ;
;          |altera_gpio_lite:rgmii_out1_0|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0                                                                                                                                                                                                                                                         ; altera_gpio_lite                                 ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                    ; altgpio_one_bit                                  ; qsys_top     ;
;          |altera_gpio_lite:rgmii_out4_0|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0                                                                                                                                                                                                                                                         ; altera_gpio_lite                                 ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i                                                                                                                                                                                                    ; altgpio_one_bit                                  ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i                                                                                                                                                                                                    ; altgpio_one_bit                                  ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i                                                                                                                                                                                                    ; altgpio_one_bit                                  ; qsys_top     ;
;             |altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i                                                                                                                                                                                                    ; altgpio_one_bit                                  ; qsys_top     ;
;       |st_mux_2_to_1:st_mux_2_to_1_0|                                                                                                   ; 24 (5)            ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0                                                                                                                                                                                                                                                                                                                  ; st_mux_2_to_1                                    ; qsys_top     ;
;          |st_mux:st_mux_0|                                                                                                              ; 19 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0                                                                                                                                                                                                                                                                                                  ; st_mux                                           ; qsys_top     ;
;             |lpm_mux:LPM_MUX_component|                                                                                                 ; 19 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                        ; lpm_mux                                          ; work         ;
;                |mux_g7c:auto_generated|                                                                                                 ; 19 (19)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component|mux_g7c:auto_generated                                                                                                                                                                                                                                                 ; mux_g7c                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)           ; 87 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)           ; 87 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)           ; 87 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)           ; 87 (6)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)           ; 81 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (107)         ; 81 (53)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0|shift_taps_4vl:auto_generated|altsyncram_gca1:altsyncram2|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 2            ; 33           ; 2            ; 33           ; 66     ; None ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|altsyncram_sl91:altsyncram2|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 3            ; 5            ; 3            ; 5            ; 15     ; None ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|altsyncram_so91:altsyncram2|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 3            ; 32           ; 3            ; 32           ; 96     ; None ;
; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_87g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 16           ; 42           ; 16           ; 42           ; 672    ; None ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 32           ; 10           ; 32           ; 10           ; 320    ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 23           ; 2048         ; 23           ; 47104  ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 8192         ; 40           ; 8192         ; 40           ; 327680 ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|altsyncram_2o71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 14           ; 8            ; 14           ; 8            ; 112    ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_rah1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 2            ; 2048         ; 2            ; 4096   ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_peh1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 8192         ; 36           ; 8192         ; 36           ; 294912 ; None ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------+--------------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                           ; IP Include File    ;
+--------+-----------------------------------+--------------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                  ;                    ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                              ;                    ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                    ;                    ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                  ;                    ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                    ;                    ;
; N/A    ; altclkctrl                        ; 15.1         ; N/A          ; N/A           ; |top|clkctrl:clkctrl_inst0                                                                                                                                                                                                                                                                                ; clkctrl.qsys       ;
; N/A    ; altclkctrl                        ; 15.1         ; N/A          ; N/A           ; |top|clkctrl:clkctrl_inst1                                                                                                                                                                                                                                                                                ; clkctrl.qsys       ;
; Altera ; altera_gpio_lite                  ; 15.1         ; N/A          ; N/A           ; |top|gtx_clk:gtx_clk_inst                                                                                                                                                                                                                                                                                 ; platform/gtx_clk.v ;
; Altera ; ALTPLL                            ; 15.1         ; N/A          ; N/A           ; |top|pll:i_pll                                                                                                                                                                                                                                                                                            ; platform/pll.v     ;
; N/A    ; Qsys                              ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0                                                                                                                                                                                                                                                                                  ; qsys_top.qsys      ;
; Altera ; altera_avalon_st_adapter          ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                     ; qsys_top.qsys      ;
; Altera ; timing_adapter                    ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                        ; qsys_top.qsys      ;
; Altera ; altera_jtag_avalon_master         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0                                                                                                                                                                                                                                                       ; qsys_top.qsys      ;
; Altera ; altera_avalon_st_bytes_to_packets ; 100.99.98.97 ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                 ; qsys_top.qsys      ;
; Altera ; channel_adapter                   ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                                             ; qsys_top.qsys      ;
; Altera ; altera_avalon_sc_fifo             ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                            ; qsys_top.qsys      ;
; Altera ; altera_jtag_dc_streaming          ; 100.99.98.97 ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; altera_avalon_st_packets_to_bytes ; 100.99.98.97 ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                 ; qsys_top.qsys      ;
; Altera ; channel_adapter                   ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                                             ; qsys_top.qsys      ;
; Altera ; altera_reset_controller           ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; qsys_top.qsys      ;
; Altera ; timing_adapter                    ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_timing_adt:timing_adt                                                                                                                                                                                                               ; qsys_top.qsys      ;
; Altera ; altera_avalon_packets_to_master   ; 100.99.98.97 ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                             ; qsys_top.qsys      ;
; Altera ; altera_mm_interconnect            ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                     ; qsys_top.qsys      ;
; Altera ; altera_avalon_st_adapter          ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; error_adapter                     ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                         ; qsys_top.qsys      ;
; Altera ; altera_avalon_st_adapter          ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                  ; qsys_top.qsys      ;
; Altera ; error_adapter                     ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                     ; qsys_top.qsys      ;
; Altera ; altera_avalon_st_adapter          ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                  ; qsys_top.qsys      ;
; Altera ; error_adapter                     ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                     ; qsys_top.qsys      ;
; Altera ; altera_avalon_st_adapter          ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                  ; qsys_top.qsys      ;
; Altera ; error_adapter                     ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                     ; qsys_top.qsys      ;
; Altera ; altera_merlin_demultiplexer       ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; altera_merlin_multiplexer         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                          ; qsys_top.qsys      ;
; Altera ; altera_merlin_multiplexer         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; altera_merlin_multiplexer         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; altera_merlin_multiplexer         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_agent         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent                                                                                                                                                                              ; qsys_top.qsys      ;
; Altera ; altera_avalon_sc_fifo             ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                         ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_translator    ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator                                                                                                                                                                    ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_agent         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent                                                                                                                                                                              ; qsys_top.qsys      ;
; Altera ; altera_avalon_sc_fifo             ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                         ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_translator    ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator                                                                                                                                                                    ; qsys_top.qsys      ;
; Altera ; altera_merlin_master_agent        ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                    ; qsys_top.qsys      ;
; Altera ; altera_merlin_traffic_limiter     ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                               ; qsys_top.qsys      ;
; Altera ; altera_merlin_master_translator   ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                                          ; qsys_top.qsys      ;
; Altera ; altera_merlin_router              ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router                                                                                                                                                                                            ; qsys_top.qsys      ;
; Altera ; altera_merlin_router              ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001                                                                                                                                                                                    ; qsys_top.qsys      ;
; Altera ; altera_merlin_router              ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_002                                                                                                                                                                                    ; qsys_top.qsys      ;
; Altera ; altera_merlin_router              ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_003                                                                                                                                                                                    ; qsys_top.qsys      ;
; Altera ; altera_merlin_router              ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_004                                                                                                                                                                                    ; qsys_top.qsys      ;
; Altera ; altera_merlin_demultiplexer       ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; altera_merlin_demultiplexer       ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                  ; qsys_top.qsys      ;
; Altera ; altera_merlin_demultiplexer       ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                  ; qsys_top.qsys      ;
; Altera ; altera_merlin_demultiplexer       ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                  ; qsys_top.qsys      ;
; Altera ; altera_merlin_multiplexer         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                          ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_agent         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent                                                                                                                                                                        ; qsys_top.qsys      ;
; Altera ; altera_avalon_sc_fifo             ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo                                                                                                                                                                   ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_translator    ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator                                                                                                                                                              ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_agent         ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent                                                                                                                                                                ; qsys_top.qsys      ;
; Altera ; altera_avalon_sc_fifo             ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo                                                                                                                                                           ; qsys_top.qsys      ;
; Altera ; altera_merlin_slave_translator    ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator                                                                                                                                                      ; qsys_top.qsys      ;
; Altera ; altera_reset_controller           ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                           ; qsys_top.qsys      ;
; Altera ; altera_eth_tse                    ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0                                                                                                                                                                                                                         ; qsys_top.qsys      ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                            ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                       ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                        ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                         ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                   ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                   ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                   ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                       ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                       ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                       ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9                                                                                       ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                    ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF                                                                                                                  ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF                                                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD                                                             ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT                                                            ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR                                                                                    ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW                                                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                    ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                        ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                 ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                  ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS   ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                             ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                    ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                 ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                    ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                        ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                            ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                           ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                         ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                 ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                        ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                            ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                           ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                         ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                      ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                            ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                  ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                 ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                     ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                          ;                    ;
; Altera ; Triple-Speed Ethernet             ; N/A          ; N/A          ; OpenCore Plus ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII                                                                                                                                                         ;                    ;
; Altera ; altera_gpio_lite                  ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0                                                                                                                                                                                            ; qsys_top.qsys      ;
; Altera ; altera_gpio_lite                  ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0                                                                                                                                                                                            ; qsys_top.qsys      ;
; Altera ; altera_gpio_lite                  ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0                                                                                                                                                                                           ; qsys_top.qsys      ;
; Altera ; altera_gpio_lite                  ; 15.1         ; N/A          ; N/A           ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0                                                                                                                                                                                           ; qsys_top.qsys      ;
+--------+-----------------------------------+--------------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state                                                                                                                                                                                                                                                                ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; Name                           ; state.STM_TYP_HOST_RD_END ; state.STM_TYP_HOST_RD_REG_WAIT ; state.STM_TYP_HOST_RD_REG ; state.STM_TYP_HOST_RD_WAIT2 ; state.STM_TYP_HOST_RD_WAIT1 ; state.STM_TYP_HOST_RD_WAIT ; state.STM_TYP_HOST_RD_WR_ADDR ; state.STM_TYP_HOST_WR_END ; state.STM_TYP_HOST_WR_WAIT ; state.STM_TYP_HOST_WR_WAIT2 ; state.STM_TYP_HOST_WR_WAIT1 ; state.STM_TYP_HOST_WR_WR_DATA ; state.STM_TYP_HOST_WR_WR_ADDR ; state.STM_TYP_IDLE ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; state.STM_TYP_IDLE             ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 0                  ;
; state.STM_TYP_HOST_WR_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 1                             ; 1                  ;
; state.STM_TYP_HOST_WR_WR_DATA  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 1                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 1                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT2    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 1                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 1                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_END      ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 1                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 1                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 1                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 1                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT2    ; 0                         ; 0                              ; 0                         ; 1                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG      ; 0                         ; 0                              ; 1                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG_WAIT ; 0                         ; 1                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_END      ; 1                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state                                       ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; Name                      ; state.STM_TYPE_STAT_READ ; state.STM_TYPE_WAIT_BUSY ; state.STM_TYPE_WAIT_CYCLE ; state.STM_TYPE_END_READ ; state.STM_TYPE_NEXT_CYCLE ; state.STM_TYPE_MDIO_WRITE ; state.STM_TYPE_MDIO_READ ; state.STM_TYPE_IDLE ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; state.STM_TYPE_IDLE       ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 0                   ;
; state.STM_TYPE_MDIO_READ  ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 1                        ; 1                   ;
; state.STM_TYPE_MDIO_WRITE ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 1                         ; 0                        ; 1                   ;
; state.STM_TYPE_NEXT_CYCLE ; 0                        ; 0                        ; 0                         ; 0                       ; 1                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_END_READ   ; 0                        ; 0                        ; 0                         ; 1                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_CYCLE ; 0                        ; 0                        ; 1                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_BUSY  ; 0                        ; 1                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_STAT_READ  ; 1                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------+
; Name                       ; state.STM_TYPE_WR_CNT_DONE ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT                                  ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------+
; state.STM_TYPE_RST_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                                                       ;
; state.STM_TYPE_RD_CNT      ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                                                       ;
; state.STM_TYPE_INC_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                                                       ;
; state.STM_TYPE_WR_CNT      ; 0                          ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                                                       ;
; state.STM_TYPE_IDLE        ; 0                          ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                                                       ;
; state.STM_TYPE_RST_DONE    ; 0                          ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                       ;
; state.STM_TYPE_WR_CNT_DONE ; 1                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                       ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_DELAY ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT                                           ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------+
; state.STM_TYPE_RST_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                                                                ;
; state.STM_TYPE_RD_CNT   ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                                                                ;
; state.STM_TYPE_INC_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                                                                ;
; state.STM_TYPE_WR_CNT   ; 0                    ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                                                                ;
; state.STM_TYPE_IDLE     ; 0                    ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                                                                ;
; state.STM_TYPE_RST_DONE ; 0                    ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                ;
; state.STM_TYPE_DELAY    ; 1                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                                                                ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                        ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                        ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                           ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                           ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                           ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                           ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                           ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state ;
+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; state.rst ; state.ready ; state.init                                                                                                                                               ;
+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.rst   ; 0         ; 0           ; 0                                                                                                                                                        ;
; state.init  ; 1         ; 0           ; 1                                                                                                                                                        ;
; state.ready ; 1         ; 1           ; 0                                                                                                                                                        ;
+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|ps                                                                                   ;
+---------------------+---------------------+---------------+------------------+--------------+-------------------+---------------+---------------+
; Name                ; ps.state_transition ; ps.state_data ; ps.state_len_seq ; ps.state_src ; ps.state_dest_src ; ps.state_dest ; ps.state_idle ;
+---------------------+---------------------+---------------+------------------+--------------+-------------------+---------------+---------------+
; ps.state_idle       ; 0                   ; 0             ; 0                ; 0            ; 0                 ; 0             ; 0             ;
; ps.state_dest       ; 0                   ; 0             ; 0                ; 0            ; 0                 ; 1             ; 1             ;
; ps.state_dest_src   ; 0                   ; 0             ; 0                ; 0            ; 1                 ; 0             ; 1             ;
; ps.state_src        ; 0                   ; 0             ; 0                ; 1            ; 0                 ; 0             ; 1             ;
; ps.state_len_seq    ; 0                   ; 0             ; 1                ; 0            ; 0                 ; 0             ; 1             ;
; ps.state_data       ; 0                   ; 1             ; 0                ; 0            ; 0                 ; 0             ; 1             ;
; ps.state_transition ; 1                   ; 0             ; 0                ; 0            ; 0                 ; 0             ; 1             ;
+---------------------+---------------------+---------------+------------------+--------------+-------------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state ;
+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; state.rst ; state.ready ; state.init                                                                                                                                               ;
+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.rst   ; 0         ; 0           ; 0                                                                                                                                                        ;
; state.init  ; 1         ; 0           ; 1                                                                                                                                                        ;
; state.ready ; 1         ; 1           ; 0                                                                                                                                                        ;
+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+------------------------------------+
; Name                           ; state.STM_TYP_WAIT_COL ; state.STM_TYP_BACK_OFF ; state.STM_TYP_RETRANSMIT_SHORT ; state.STM_TYP_RETRANSMIT ; state.STM_TYP_FLUSH ; state.STM_TYP_WAIT_END ; state.STM_TYP_COPY ; state.STM_TYP_IDLE ; state.STM_TYP_WAIT_COL_1           ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+------------------------------------+
; state.STM_TYP_IDLE             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 0                  ; 0                                  ;
; state.STM_TYP_COPY             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 1                  ; 1                  ; 0                                  ;
; state.STM_TYP_WAIT_END         ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 1                      ; 0                  ; 1                  ; 0                                  ;
; state.STM_TYP_FLUSH            ; 0                      ; 0                      ; 0                              ; 0                        ; 1                   ; 0                      ; 0                  ; 1                  ; 0                                  ;
; state.STM_TYP_RETRANSMIT       ; 0                      ; 0                      ; 0                              ; 1                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                  ;
; state.STM_TYP_RETRANSMIT_SHORT ; 0                      ; 0                      ; 1                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                  ;
; state.STM_TYP_BACK_OFF         ; 0                      ; 1                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                  ;
; state.STM_TYP_WAIT_COL         ; 1                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                  ;
; state.STM_TYP_WAIT_COL_1       ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 1                                  ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state                                                                               ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                               ; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; state.LOC_STATE_RST_DONE ; state.LOC_STATE_SHIFT_WAIT ; state.LOC_STATE_FF_FLUSH_WAIT ; state.LOC_STATE_FF_DATA_FLUSH ; state.LOC_STATE_END_FRM ; state.LOC_STATE_SHIFT ; state.LOC_STATE_WAIT ; state.LOC_STATE_DATA ; state.LOC_STATE_IDLE ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; state.LOC_STATE_IDLE               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 0                    ;
; state.LOC_STATE_DATA               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 1                    ; 1                    ;
; state.LOC_STATE_WAIT               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 1                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT              ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 1                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_END_FRM            ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 1                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH      ; 0                                  ; 0                        ; 0                          ; 0                             ; 1                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_FLUSH_WAIT      ; 0                                  ; 0                        ; 0                          ; 1                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT_WAIT         ; 0                                  ; 0                        ; 1                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_RST_DONE           ; 0                                  ; 1                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; 1                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; state.stm_typ_end_frm ; state.stm_typ_frm ; state.stm_typ_sfd ; state.stm_typ_idle                                                                                                                                                                   ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.stm_typ_idle    ; 0                     ; 0                 ; 0                 ; 0                                                                                                                                                                                    ;
; state.stm_typ_sfd     ; 0                     ; 0                 ; 1                 ; 1                                                                                                                                                                                    ;
; state.stm_typ_frm     ; 0                     ; 1                 ; 0                 ; 1                                                                                                                                                                                    ;
; state.stm_typ_end_frm ; 1                     ; 0                 ; 0                 ; 1                                                                                                                                                                                    ;
+-----------------------+-----------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state ;
+-------------------------+---------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_IDLE ; state.STM_TYPE_NEXT_FRM ; state.STM_TYPE_FRM_READ                                                                                                                                            ;
+-------------------------+---------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYPE_IDLE     ; 0                   ; 0                       ; 0                                                                                                                                                                  ;
; state.STM_TYPE_FRM_READ ; 1                   ; 0                       ; 1                                                                                                                                                                  ;
; state.STM_TYPE_NEXT_FRM ; 1                   ; 1                       ; 0                                                                                                                                                                  ;
+-------------------------+---------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state ;
+-------------------------+-------------------------+------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_NEXT_FRM ; state.STM_TYPE_FRM_WRT ; state.STM_TYPE_LOOP_ENA ; state.STM_TYPE_IDLE                                                                                                                  ;
+-------------------------+-------------------------+------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYPE_IDLE     ; 0                       ; 0                      ; 0                       ; 0                                                                                                                                    ;
; state.STM_TYPE_LOOP_ENA ; 0                       ; 0                      ; 1                       ; 1                                                                                                                                    ;
; state.STM_TYPE_FRM_WRT  ; 0                       ; 1                      ; 0                       ; 1                                                                                                                                    ;
; state.STM_TYPE_NEXT_FRM ; 1                       ; 0                      ; 0                       ; 1                                                                                                                                    ;
+-------------------------+-------------------------+------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                           ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|dreg[1]                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[7]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[8]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[9]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[10]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1]     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|dreg[1]                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[11]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[12]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[11]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[12]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|din_s1                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0]     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|dreg[1]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[11]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[12]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[11]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[12]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|dreg[1]                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|dreg[1]                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|dreg[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|dreg[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|dreg[0]                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|din_s1       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|din_s1      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|din_s1                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[1]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|dreg[1]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|dreg[0]                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|dreg[0]                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|dreg[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|dreg[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                           ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|din_s1                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|dreg[1]                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|dreg[1]                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|din_s1               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|din_s1               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|din_s1               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|din_s1               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|din_s1               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|dreg[0]                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|dreg[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|dreg[1]                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|din_s1                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|din_s1                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|din_s1                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|din_s1                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|din_s1                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|din_s1                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|dreg[0]                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|dreg[0]                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|din_s1                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|din_s1                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|din_s1                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|din_s1                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|din_s1                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[12]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[11]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0]                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[12]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[11]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|din_s1                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|din_s1                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|din_s1                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|din_s1                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|din_s1                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|din_s1                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|din_s1                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|din_s1                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|dreg[1]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|dreg[1]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[12]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[11]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|dreg[1]                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|din_s1                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1                                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|dreg[1]                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|din_s1                                                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|dreg[0]                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|dreg[0]                                    ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|din_s1                                                                ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|din_s1                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|dreg[0]                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|din_s1  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|dreg[0]                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|din_s1                                      ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[12].u|din_s1                                     ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[4]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[3]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[2]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[1]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|din_s1                                                                         ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[12]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[11]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                                 ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                  ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|din_s1                                                          ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|din_s1                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|din_s1                                                                ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                     ; Latch Enable Signal                                                                                                                   ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|avs_control_port_readdata[0] ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|m0_read ; yes                    ;
; Number of user-specified and inferred latches = 1                              ;                                                                                                                                       ;                        ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator|av_readdata_pre[1..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsTransmittedOK[0..31]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsReceivedOK[0..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_etherstatsoctets[0..31]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[1..4,6..9,11..13,15,21,24,25,29..31]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[2..5]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_vlan                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stack_vlan                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_reg                                  ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0..3]                                                  ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg                              ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0..16]                     ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0..14]                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan                                    ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4,6]                        ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0..15]                      ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0..15]                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_svlan_frm[0..15]                                 ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_vlan_frm[0..15]                                  ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                          ; Merged with qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                          ; Merged with qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                          ; Merged with qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                          ; Merged with qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                          ; Merged with qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                          ; Merged with qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                          ; Merged with qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                 ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[0]                                                                                                                                    ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[5]                                                                                                           ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[5]                                                                                                                                    ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[10]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[10]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[14]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[14]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[16]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[16]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[17]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[17]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[18]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[18]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[19]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[19]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[20]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[20]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[22]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[22]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[23]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[23]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[26]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[26]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[27]                                                                                                          ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[27]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_checksum[28]                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][105]                                                                                                         ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                           ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][105]                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                           ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                           ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][105]                                                                                                               ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][105]                                                                                                               ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|crc_gen_ready                                                                                                                                          ; Merged with qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0|pkt_crc_ready                                                                                                                 ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|length[14]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|length[15]                                                                                                                                                                                                       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[1]                          ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[6] ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[7] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[6] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[5] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[4] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[3] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[2] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[1] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[0] ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[7]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[7]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[6]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[6]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[5]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[5]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[4]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[4]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[3]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[3]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[2]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[2]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[1]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[0]   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0]         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_0                                                                                 ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                         ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[3]                                                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[3]                                                       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[2]                                                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[2]                                                       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[1]                                                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[1]                                                       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[0]                                                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[0]                                                       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                   ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_o                                                                                     ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                          ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                    ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                     ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                    ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                     ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator|waitrequest_reset_override                                                                                                              ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                     ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator|waitrequest_reset_override                                                                                                      ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                     ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][105]                                                                                                               ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][105]                                                                                                               ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                         ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][76]                                                                                                                           ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][105]                                                                                                 ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                           ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][68]                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                           ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][68]                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][105]                                                                                                         ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][68]                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Merged with qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][68]                                                                                                          ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_s3f:cntr1|counter_reg_bit[0]                                                                                                    ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|cntr_s3f:cntr1|counter_reg_bit[0]                                                                           ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_s3f:cntr1|counter_reg_bit[1]                                                                                                    ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|cntr_s3f:cntr1|counter_reg_bit[1]                                                                           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[15]                                              ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[15]                   ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[14]                                              ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[14]                   ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[13]                                              ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[13]                   ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[12]                                              ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[12]                   ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[11]                                              ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[11]                   ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[10]                                              ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[10]                   ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[9]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[9]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[8]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[8]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[7]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[7]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[6]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[6]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[5]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[5]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[4]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[4]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[3]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[3]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[2]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[2]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[1]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[1]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[0]                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[0]                    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_0                                                                                ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|length[15]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0..17]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[0]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[0]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[1]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[1]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                             ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state.ready                                                                                               ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state.ready                                                                                               ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~18                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~19                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~20                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~21                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4                                                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6                                                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~4                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~5                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~6                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~4                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~5                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~6                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                            ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                            ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state~6                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|ps~4                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|ps~5                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|ps~6                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state~6                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~4                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~5                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~6                         ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7                                                           ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                       ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9                       ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~8                                                        ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~9                                                        ; Lost fanout                                                                                                                                                                                                                                                        ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state.rst                                                                                                 ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state.rst                                                                        ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|rx_rdy                                                                                                                                                                                                                                    ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state.rst                                                                        ;
; qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state.init                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|state.init                                                                       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|sw_reset_done_reg                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_DONE                ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|lb_en_int_d1                                                                                ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state.STM_TYPE_FRM_READ              ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|sw_reset_done_reg                                               ; Merged with qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_DONE                ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[2]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[2]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[3]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[3]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[4]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[4]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[5]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[5]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[6]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[6]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[7]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[7]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[8]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[8]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[9]                                                                                                                                                                                                                                ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[9]                                                                                                                                                                                               ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[10]                                                                                                                                                                                                                               ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[10]                                                                                                                                                                                              ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[11]                                                                                                                                                                                                                               ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[11]                                                                                                                                                                                              ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[12]                                                                                                                                                                                                                               ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[12]                                                                                                                                                                                              ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[13]                                                                                                                                                                                                                               ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[13]                                                                                                                                                                                              ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[14]                                                                                                                                                                                                                               ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[14]                                                                                                                                                                                              ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|seq_num[15]                                                                                                                                                                                                                               ; Merged with qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[15]                                                                                                                                                                                              ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12..31]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 530                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                    ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1],               ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm,                   ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s,                 ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2,                ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[15],            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[14],            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[13],            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[12],            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[11],            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[10],            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[9],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[8],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[7],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[6],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[5],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[4],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[3],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[2],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[1],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0],             ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status,                ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0],  ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9],     ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[15],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[16],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[17],    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]   ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                           ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16]             ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15],        ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14],        ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13],        ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12],        ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11],        ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10],        ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1],         ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]          ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14]           ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13],      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12],      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11],      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10],      ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1],       ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]        ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                        ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][68],                                                                                                                   ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                    ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][68],                                                                                                           ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                              ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                         ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                              ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                         ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]              ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1],         ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status,          ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan,               ;
;                                                                                                                                                                                                                                                                      ;                           ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait           ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena_int             ; Stuck at VCC              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_frm_stat_ena,            ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_reg                   ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                             ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                           ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                               ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int       ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan       ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                        ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                    ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                        ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][88]                                                                                                            ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][87]                                                                                                            ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                                              ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                                              ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost Fanouts              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                   ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[1][104]                                                                                                                             ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo|mem[0][104]                                                                                                                         ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[1][104]                                                                                                                             ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo|mem[0][104]                                                                                                                         ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[1][104]                                                                                                               ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo|mem[0][104]                                                                                                           ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[1][104]                                                                                                                       ; Stuck at GND              ; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo|mem[0][104]                                                                                                                   ;
;                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5988  ;
; Number of registers using Synchronous Clear  ; 807   ;
; Number of registers using Synchronous Load   ; 290   ;
; Number of registers using Asynchronous Clear ; 5658  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3877  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]      ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]     ; 4       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0] ; 4       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]  ; 4       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[0]                                          ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[1]                                          ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[2]                                          ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[3]                                          ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[4]                                          ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0] ; 4       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]  ; 4       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_int[0]       ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]     ; 4       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_int[0]                                   ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_int[0]                                  ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                        ; 1070    ;
; epcount[4]                                                                                                                                                                                                                                                                          ; 1       ;
; epcount[2]                                                                                                                                                                                                                                                                          ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                        ; 1170    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                       ; 1180    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                       ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                        ; 1       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; 214     ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen_int_reg1                                                                                                                              ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                    ; 14      ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                        ; 1       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                             ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mux_out                                                                                                                 ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cd_oe                                                                                                                   ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|host_busy_int                                                                                                      ; 4       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                              ; 3       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                             ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_wait                                                                                                               ; 9       ;
; qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                  ; 10      ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait                                       ; 7       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                             ; 5       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_csn                                                                                                           ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                       ; 5       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                              ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait                                       ; 5       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_wait                                     ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_wait                                 ; 6       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                     ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                     ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                     ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                     ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                     ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                     ; 6       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|aempty_flag                        ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                         ; 4       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                          ; 8       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr1[0]                                                                                          ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[0]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[2]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[2]                                                                                          ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[1]                                                                                          ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[1]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[5]                                                                                          ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[5]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[7]                                                                                          ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[7]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[6]                                                                                          ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[6]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[4]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[3]                                                                                          ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[3]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                        ; 223     ;
; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|empty                                               ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|empty_flag                             ; 6       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[8]                                                                                          ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[8]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[10]                                                                                         ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[10]                                                                                      ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_command_status[18]                                                                                  ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[9]                                                                                       ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                  ; 3       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[13]                                                                                      ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[15]                                                                                      ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[14]                                                                                      ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[12]                                                                                      ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[11]                                                                                      ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[5]                                                                                                      ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|empty_flag                         ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|aempty_flag                        ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                        ; 276     ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                        ; 1582    ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[1] ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[4] ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[5] ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[9] ; 2       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                         ; 1       ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                   ; 4       ;
; Total number of inverted registers = 132*                                                                                                                                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                   ; Megafunction                                                                                                                                                                                                                                                                             ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                                                                                                                                                                            ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0                                                                                                                                                                                                      ; RAM        ;
; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|out_data[0..41]                                                 ; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|mem_rtl_0                                                ; RAM        ;
; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0..15][0..7] ; qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0 ; SHIFT_TAPS ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc_checksum_aligner:crc_checksum_aligner_u0|crc_valid_delay[0..2]                                                                                                                                      ; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|CRC_OUT_LATCH_rtl_0                                                                                                ; SHIFT_TAPS ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|CRC_OUT_LATCH                                                                                                             ; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|CRC_OUT_LATCH_rtl_0                                                                                                ; SHIFT_TAPS ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc_checksum_aligner:crc_checksum_aligner_u0|crc_checksum_delay[0..2][0..31]                                                                                                                            ; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|CRC_OUT_LATCH_rtl_0                                                                                                ; SHIFT_TAPS ;
; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_out[0..31]                                                                                                                               ; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|CRC_OUT_LATCH_rtl_0                                                                                                ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[9]                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt[4]                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|tx_mod_reg[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[3]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_err                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                ;
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|packet_tx_count[26]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|byte_count[14]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|byte_count[11]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[5]                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[6]                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[3]                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15]                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[4]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[1]                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[3]                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|packet_rx_ok[31]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|packet_rx_error[10]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|cycle_rx_count[18]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[2]                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[3]                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[9]                                                                                                                                                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|holdoff_quant_cnt[7]                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[1]                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[9]                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[0]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[7]                                                                                                                                                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[9]                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[18]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[2]                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[26]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[7]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[12]                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_wr                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|debounce:debounce_inst|counter[0][8]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|err                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[2]                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[1]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[4]                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[7]                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[6]                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[23]                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt[1]                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[16]                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|data_pattern[1]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[12]                                                                                                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[1]                                                                                                                                                                        ;
; 9:1                ; 22 bits   ; 132 LEs       ; 110 LEs              ; 22 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                    ;
; 9:1                ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[1]                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[1]                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[15]                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[6]                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxb[5]                                                                                                   ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|data_pattern[30]                                                                                                                                                                                                                                                                                                   ;
; 17:1               ; 16 bits   ; 176 LEs       ; 64 LEs               ; 112 LEs                ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                    ;
; 17:1               ; 13 bits   ; 143 LEs       ; 78 LEs               ; 65 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                    ;
; 17:1               ; 3 bits    ; 33 LEs        ; 21 LEs               ; 12 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|tx_data_reg[25]                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[4]                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|length[13]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|length[10]                                                                                                                                                                                                                                                                                                         ;
; 32:1               ; 8 bits    ; 168 LEs       ; 72 LEs               ; 96 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxc[0]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg[15]                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                                                                                                                         ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[3]                                                                                                                                                            ;
; 6:1                ; 62 bits   ; 248 LEs       ; 186 LEs              ; 62 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|byte_rx_count[13]                                                                                                                                                                                                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_rdaddr[0]                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[7]                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|tx_data[31]                                                                                                                                                                                                                                                                                                        ;
; 257:1              ; 3 bits    ; 513 LEs       ; 30 LEs               ; 483 LEs                ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[28]                                                                                                                                                            ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 80 LEs               ; 1630 LEs               ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[26]                                                                                                                                                            ;
; 257:1              ; 2 bits    ; 342 LEs       ; 24 LEs               ; 318 LEs                ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[17]                                                                                                                                                            ;
; 257:1              ; 3 bits    ; 513 LEs       ; 42 LEs               ; 471 LEs                ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[13]                                                                                                                                                            ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 136 LEs              ; 1232 LEs               ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[5]                                                                                                                                                             ;
; 257:1              ; 4 bits    ; 684 LEs       ; 76 LEs               ; 608 LEs                ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[1]                                                                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|tx_data[8]                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|tx_data[1]                                                                                                                                                                                                                                                                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|tx_data[20]                                                                                                                                                                                                                                                                                                        ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                                               ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                                    ;
; 3:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[11]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[12]                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[0]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router|src_data[89]                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data[26]                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|Mux30                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|Mux0                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data[5]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|nextstate                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|host_convert_addr[0]                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                     ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                              ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                        ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|altsyncram_so91:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|altsyncram_sl91:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                             ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                            ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                     ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                     ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                     ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                     ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                     ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                      ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                      ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                      ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                      ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                      ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; fr_clock                                                                                                                                                ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_87g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0|shift_taps_4vl:auto_generated|altsyncram_gca1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MSB            ; 20    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                             ;
; POLARITY       ; LOW   ; String                                     ;
; TIMEOUT        ; 50000 ; Signed Integer                             ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst ;
+------------------------------------------+--------------+---------------------------------------+
; Parameter Name                           ; Value        ; Type                                  ;
+------------------------------------------+--------------+---------------------------------------+
; PIN_TYPE                                 ; output       ; String                                ;
; BUFFER_TYPE                              ; single-ended ; String                                ;
; REGISTER_MODE                            ; ddr          ; String                                ;
; SIZE                                     ; 1            ; Signed Integer                        ;
; ASYNC_MODE                               ; none         ; String                                ;
; SYNC_MODE                                ; none         ; String                                ;
; BUS_HOLD                                 ; false        ; String                                ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                ;
; INVERT_OUTPUT                            ; false        ; String                                ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                ;
; INVERT_OE_INCLOCK                        ; false        ; String                                ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                ;
; ENABLE_HR_CLOCK                          ; false        ; String                                ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                ;
; ENABLE_OE_PORT                           ; false        ; String                                ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                ;
+------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                       ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                     ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                     ;
; REGISTER_MODE                            ; ddr          ; String                                                                                     ;
; ASYNC_MODE                               ; none         ; String                                                                                     ;
; SYNC_MODE                                ; none         ; String                                                                                     ;
; BUS_HOLD                                 ; false        ; String                                                                                     ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                     ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                     ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                     ;
; INVERT_OUTPUT                            ; false        ; String                                                                                     ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                     ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                     ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                     ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                     ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                     ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                     ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                     ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                     ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                     ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                     ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                     ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                     ;
+------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:i_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 20                    ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 250                   ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|error_adapter2:error_adapter2_0 ;
+-----------------+-------+------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                   ;
+-----------------+-------+------------------------------------------------------------------------+
; data_width      ; 32    ; Signed Integer                                                         ;
; in_error_width  ; 6     ; Signed Integer                                                         ;
; out_error_width ; 1     ; Signed Integer                                                         ;
; empty_width     ; 2     ; Signed Integer                                                         ;
+-----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0 ;
+------------------+-------+---------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                    ;
+------------------+-------+---------------------------------------------------------+
; state_idle       ; 0     ; Signed Integer                                          ;
; state_dest       ; 1     ; Signed Integer                                          ;
; state_dest_src   ; 2     ; Signed Integer                                          ;
; state_src        ; 3     ; Signed Integer                                          ;
; state_len_seq    ; 4     ; Signed Integer                                          ;
; state_data       ; 5     ; Signed Integer                                          ;
; state_transition ; 6     ; Signed Integer                                          ;
+------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; k              ; 23    ; Signed Integer                                                            ;
; N              ; 23    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; k              ; 23    ; Signed Integer                                                            ;
; N              ; 23    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH       ; 2     ; Signed Integer                                                                                           ;
; CRC_WIDTH         ; 32    ; Signed Integer                                                                                           ;
; REVERSE_DATA      ; 1     ; Signed Integer                                                                                           ;
; CRC_PIPELINE_MODE ; 1     ; Signed Integer                                                                                           ;
; CRC_OUT_LATENCY   ; 3     ; Signed Integer                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH       ; 2     ; Signed Integer                                                                                                                                ;
; CRC_WIDTH         ; 32    ; Signed Integer                                                                                                                                ;
; REVERSE_DATA      ; 1     ; Signed Integer                                                                                                                                ;
; CRC_PIPELINE_MODE ; 1     ; Signed Integer                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                            ;
; EMPTY_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0 ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_SIZE_WIDTH   ; 2     ; Signed Integer                                                                                                                                                      ;
; CRC_WIDTH         ; 32    ; Signed Integer                                                                                                                                                      ;
; REVERSE_DATA      ; 1     ; Signed Integer                                                                                                                                                      ;
; CRC_PIPELINE_MODE ; 1     ; Signed Integer                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                                                                                                                              ;
; METHOD         ; 0                                ; Signed Integer                                                                                                                                              ;
; INIT_CONST     ; 11111111111111111111111111111111 ; Unsigned Binary                                                                                                                                             ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; REVERSE_DATA   ; 1     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc_checksum_aligner:crc_checksum_aligner_u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CRC_WIDTH      ; 32    ; Signed Integer                                                                                                                                           ;
; LATENCY        ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 5              ; Signed Integer                                                                                                          ;
; WIDTH          ; 32             ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_euu ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                                                                          ;
; TAP_DISTANCE   ; 5              ; Signed Integer                                                                                                          ;
; WIDTH          ; 5              ; Signed Integer                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_usu ; Untyped                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst ;
+--------------------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                   ;
+--------------------------+----------------------------------+------------------------------------------------------------------------+
; DATA_WIDTH               ; 32                               ; Signed Integer                                                         ;
; EMPTY_WIDTH              ; 2                                ; Signed Integer                                                         ;
; CRC_WIDTH                ; 32                               ; Signed Integer                                                         ;
; REVERSE_DATA             ; 1                                ; Signed Integer                                                         ;
; CRC_PIPELINE_MODE        ; 1                                ; Signed Integer                                                         ;
; CRC_OUT_LATENCY          ; 0                                ; Signed Integer                                                         ;
; CRC32_ETHERNET_CHK_VALUE ; 00011100110111110100010000100001 ; Unsigned Binary                                                        ;
+--------------------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0 ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH       ; 2     ; Signed Integer                                                                                                                                ;
; CRC_WIDTH         ; 32    ; Signed Integer                                                                                                                                ;
; REVERSE_DATA      ; 1     ; Signed Integer                                                                                                                                ;
; CRC_PIPELINE_MODE ; 1     ; Signed Integer                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                            ;
; EMPTY_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0 ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_SIZE_WIDTH   ; 2     ; Signed Integer                                                                                                                                                      ;
; CRC_WIDTH         ; 32    ; Signed Integer                                                                                                                                                      ;
; REVERSE_DATA      ; 1     ; Signed Integer                                                                                                                                                      ;
; CRC_PIPELINE_MODE ; 1     ; Signed Integer                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                        ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                                                                                                                              ;
; METHOD         ; 0                                ; Signed Integer                                                                                                                                              ;
; INIT_CONST     ; 11111111111111111111111111111111 ; Unsigned Binary                                                                                                                                             ;
+----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; REVERSE_DATA   ; 1     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CRC_WIDTH      ; 32    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_checksum_aligner:crc_aligner_u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; CRC_WIDTH      ; 1     ; Signed Integer                                                                                                                                  ;
; LATENCY        ; 0     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                     ;
; PLI_PORT       ; 50000 ; Signed Integer                                                     ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                        ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                        ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                       ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                               ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                           ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                           ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                           ;
; ENCODING       ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                           ;
; ENCODING       ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                        ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                        ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                        ;
; FAST_VER              ; 0     ; Signed Integer                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                        ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                                  ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTH              ; 40      ; Signed Integer                                                                                        ;
; LPM_SIZE               ; 2       ; Signed Integer                                                                                        ;
; LPM_WIDTHS             ; 1       ; Signed Integer                                                                                        ;
; LPM_PIPELINE           ; 0       ; Untyped                                                                                               ;
; CBXI_PARAMETER         ; mux_g7c ; Untyped                                                                                               ;
; DEVICE_FAMILY          ; MAX 10  ; Untyped                                                                                               ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0 ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                         ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                       ;
; SIZE                                     ; 4            ; Signed Integer                                                                               ;
; ASYNC_MODE                               ; none         ; String                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                       ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                       ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                       ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                       ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                       ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                              ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                            ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                            ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                              ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                            ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                            ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                              ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                            ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                            ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                              ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                            ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                            ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0 ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                         ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                       ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                       ;
; REGISTER_MODE                            ; ddr          ; String                                                                                       ;
; SIZE                                     ; 1            ; Signed Integer                                                                               ;
; ASYNC_MODE                               ; none         ; String                                                                                       ;
; SYNC_MODE                                ; none         ; String                                                                                       ;
; BUS_HOLD                                 ; false        ; String                                                                                       ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                       ;
; INVERT_OUTPUT                            ; false        ; String                                                                                       ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                       ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                       ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                       ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                       ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                       ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                       ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                       ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                       ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                       ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                       ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                       ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                       ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                       ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                       ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                       ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                       ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                              ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; input        ; String                                                                                                                                            ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                            ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                            ;
; ASYNC_MODE                               ; none         ; String                                                                                                                                            ;
; SYNC_MODE                                ; none         ; String                                                                                                                                            ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                            ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                            ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                            ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                            ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                            ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                            ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                            ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                            ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                            ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                            ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                            ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                            ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                            ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                            ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                            ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                            ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                            ;
+------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0 ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                          ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                        ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                        ;
; REGISTER_MODE                            ; ddr          ; String                                                                                        ;
; SIZE                                     ; 4            ; Signed Integer                                                                                ;
; ASYNC_MODE                               ; clear        ; String                                                                                        ;
; SYNC_MODE                                ; none         ; String                                                                                        ;
; BUS_HOLD                                 ; false        ; String                                                                                        ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                        ;
; INVERT_OUTPUT                            ; false        ; String                                                                                        ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                        ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                        ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                        ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                        ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                        ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                        ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                        ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                        ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                        ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                        ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                        ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                        ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                        ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                        ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                        ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                               ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                             ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                             ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                             ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                             ;
; SYNC_MODE                                ; none         ; String                                                                                                                                             ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                             ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                             ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                             ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                             ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                             ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                             ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                             ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                             ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                             ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                             ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                             ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                             ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                             ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                             ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                             ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                             ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                               ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                             ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                             ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                             ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                             ;
; SYNC_MODE                                ; none         ; String                                                                                                                                             ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                             ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                             ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                             ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                             ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                             ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                             ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                             ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                             ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                             ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                             ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                             ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                             ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                             ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                             ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                             ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                             ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                               ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                             ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                             ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                             ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                             ;
; SYNC_MODE                                ; none         ; String                                                                                                                                             ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                             ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                             ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                             ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                             ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                             ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                             ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                             ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                             ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                             ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                             ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                             ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                             ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                             ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                             ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                             ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                             ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                               ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                             ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                             ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                             ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                             ;
; SYNC_MODE                                ; none         ; String                                                                                                                                             ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                             ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                             ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                             ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                             ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                             ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                             ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                             ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                             ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                             ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                             ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                             ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                             ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                             ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                             ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                             ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                             ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0 ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                          ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                        ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                        ;
; REGISTER_MODE                            ; ddr          ; String                                                                                        ;
; SIZE                                     ; 1            ; Signed Integer                                                                                ;
; ASYNC_MODE                               ; clear        ; String                                                                                        ;
; SYNC_MODE                                ; none         ; String                                                                                        ;
; BUS_HOLD                                 ; false        ; String                                                                                        ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                        ;
; INVERT_OUTPUT                            ; false        ; String                                                                                        ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                        ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                        ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                        ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                        ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                        ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                        ;
; USE_ADVANCED_DDR_FEATURES                ; false        ; String                                                                                        ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                        ;
; INVERT_CLKDIV_INPUT_CLOCK                ; false        ; String                                                                                        ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                        ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                        ;
; ENABLE_OE_PORT                           ; false        ; String                                                                                        ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                        ;
; ENABLE_PHASE_INVERT_CTRL_PORT            ; false        ; String                                                                                        ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                        ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                        ;
+------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                           ; Value        ; Type                                                                                                                                               ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_TYPE                                 ; output       ; String                                                                                                                                             ;
; BUFFER_TYPE                              ; single-ended ; String                                                                                                                                             ;
; REGISTER_MODE                            ; ddr          ; String                                                                                                                                             ;
; ASYNC_MODE                               ; clear        ; String                                                                                                                                             ;
; SYNC_MODE                                ; none         ; String                                                                                                                                             ;
; BUS_HOLD                                 ; false        ; String                                                                                                                                             ;
; SET_REGISTER_OUTPUTS_HIGH                ; false        ; String                                                                                                                                             ;
; USE_ENHANCED_DDR_HIO_REGISTER            ; false        ; String                                                                                                                                             ;
; BYPASS_THREE_QUARTER_REGISTER            ; true         ; String                                                                                                                                             ;
; INVERT_OUTPUT                            ; false        ; String                                                                                                                                             ;
; INVERT_INPUT_CLOCK                       ; false        ; String                                                                                                                                             ;
; INVERT_OUTPUT_CLOCK                      ; false        ; String                                                                                                                                             ;
; INVERT_OE_INCLOCK                        ; false        ; String                                                                                                                                             ;
; USE_ONE_REG_TO_DRIVE_OE                  ; false        ; String                                                                                                                                             ;
; USE_DDIO_REG_TO_DRIVE_OE                 ; false        ; String                                                                                                                                             ;
; OPEN_DRAIN_OUTPUT                        ; false        ; String                                                                                                                                             ;
; ENABLE_OE_HALF_CYCLE_DELAY               ; true         ; String                                                                                                                                             ;
; USE_ADVANCED_DDR_FEATURES_FOR_INPUT_ONLY ; false        ; String                                                                                                                                             ;
; ENABLE_CLOCK_ENA_PORT                    ; false        ; String                                                                                                                                             ;
; ENABLE_HR_CLOCK                          ; false        ; String                                                                                                                                             ;
; ENABLE_PHASE_DETECTOR_FOR_CK             ; false        ; String                                                                                                                                             ;
; ENABLE_NSLEEP_PORT                       ; false        ; String                                                                                                                                             ;
+------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_002|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_003|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_004|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                  ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                      ;
; inUsePackets    ; 1     ; Signed Integer                                                                      ;
; inDataWidth     ; 32    ; Signed Integer                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                      ;
; inErrorWidth    ; 6     ; Signed Integer                                                                      ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                      ;
; inReadyLatency  ; 2     ; Signed Integer                                                                      ;
; outDataWidth    ; 32    ; Signed Integer                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                      ;
; outErrorWidth   ; 6     ; Signed Integer                                                                      ;
; outUseEmptyPort ; 1     ; Signed Integer                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                      ;
; DATA_WIDTH     ; 42    ; Signed Integer                                                                                                                                                                                                                                      ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4g1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 42                   ; Untyped                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 42                   ; Untyped                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_87g1      ; Untyped                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                   ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                ;
; WIDTH          ; 33             ; Untyped                                                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_4vl ; Untyped                                                                                                                                                                                                                ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                      ;
; LPM_WIDTHD             ; 11             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_4nl ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:i_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                       ;
; Entity Instance            ; qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                                                                       ;
;     -- WIDTH               ; 32                                                                                                                                                                                                      ;
; Entity Instance            ; qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                            ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                                                                       ;
;     -- WIDTH               ; 5                                                                                                                                                                                                       ;
; Entity Instance            ; qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                       ;
;     -- WIDTH               ; 33                                                                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                             ;
; Entity Instance                           ; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 42                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 42                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:st_mux_2_to_1_0_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:st_mux_2_to_1_0_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:triple_speed_ethernet_0_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:triple_speed_ethernet_0_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_gen_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_gen_0_avalon_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe       ; Input ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sclr     ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
; hr_clock ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
; nsleep   ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; outclocken      ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; inclock         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; inclocken       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                     ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                     ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; dout            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                           ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                           ;
; pad_in          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                     ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                         ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                         ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                         ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                         ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; nsleep ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; outclocken      ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; inclock         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; inclocken       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                     ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                     ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; dout            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                           ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                           ;
; pad_in          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                     ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe       ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; aset     ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sclr     ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; hr_clock ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; nsleep   ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; inclocken       ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                    ;
; outclock        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; outclocken      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; din             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                          ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                          ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; pad_out         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; aclr            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oe     ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; nsleep ; Input ; Info     ; Stuck at VCC                                                                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+
; inclocken       ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; fr_clock        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; hr_clock        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; invert_hr_clock ; Input  ; Info     ; Stuck at GND                                                                                    ;
; outclock        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; outclocken      ; Input  ; Info     ; Stuck at GND                                                                                    ;
; phy_mem_clock   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; mimic_clock     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; din             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; pad_io          ; Bidir  ; Info     ; Explicitly unconnected                                                                          ;
; pad_io_b        ; Bidir  ; Info     ; Explicitly unconnected                                                                          ;
; pad_in_b        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; pad_out         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; pad_out_b       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; aset            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; aclr            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; sclr            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; nsleep          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; oe              ; Input  ; Info     ; Stuck at GND                                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+
; magic_sleep_n ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; rx_clkena     ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; tx_clkena     ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; magic_wakeup  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; mac_eccstatus ; Output ; Info     ; Explicitly unconnected                                                                            ;
; gm_rx_d       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; gm_rx_dv      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; gm_rx_err     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; gm_tx_d       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; gm_tx_en      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; gm_tx_err     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; m_rx_d        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; m_rx_en       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; m_rx_err      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; m_tx_d        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; m_tx_en       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; m_tx_err      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; m_rx_crs      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; m_rx_col      ; Input  ; Info     ; Stuck at GND                                                                                      ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0"                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x ; Input  ; Warning  ; Input port expression (38 bits) is smaller than the input port (40 bits) it drives.  Extra input bit(s) "data0x[39..38]" will be connected to GND. ;
; data1x ; Input  ; Warning  ; Input port expression (38 bits) is smaller than the input port (40 bits) it drives.  Extra input bit(s) "data1x[39..38]" will be connected to GND. ;
; result ; Output ; Warning  ; Output or bidir port (40 bits) is wider than the port expression (38 bits) it drives; bit(s) "result[39..38]" have no fanouts                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                      ;
+----------------+--------+----------+------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                        ;
+-------------------+--------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                        ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|qsys_top_master_0:master_0" ;
+--------------------+--------+----------+-----------------------------------+
; Port               ; Type   ; Severity ; Details                           ;
+--------------------+--------+----------+-----------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected            ;
+--------------------+--------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                             ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; PKT_CRC_CHECKSUM_IN[28..26] ; Input ; Info     ; Stuck at VCC                                                                                        ;
; PKT_CRC_CHECKSUM_IN[23..22] ; Input ; Info     ; Stuck at VCC                                                                                        ;
; PKT_CRC_CHECKSUM_IN[20..16] ; Input ; Info     ; Stuck at VCC                                                                                        ;
; PKT_CRC_CHECKSUM_IN[31..29] ; Input ; Info     ; Stuck at GND                                                                                        ;
; PKT_CRC_CHECKSUM_IN[25..24] ; Input ; Info     ; Stuck at GND                                                                                        ;
; PKT_CRC_CHECKSUM_IN[13..11] ; Input ; Info     ; Stuck at GND                                                                                        ;
; PKT_CRC_CHECKSUM_IN[9..6]   ; Input ; Info     ; Stuck at GND                                                                                        ;
; PKT_CRC_CHECKSUM_IN[4..1]   ; Input ; Info     ; Stuck at GND                                                                                        ;
; PKT_CRC_CHECKSUM_IN[21]     ; Input ; Info     ; Stuck at GND                                                                                        ;
; PKT_CRC_CHECKSUM_IN[15]     ; Input ; Info     ; Stuck at GND                                                                                        ;
; PKT_CRC_CHECKSUM_IN[14]     ; Input ; Info     ; Stuck at VCC                                                                                        ;
; PKT_CRC_CHECKSUM_IN[10]     ; Input ; Info     ; Stuck at VCC                                                                                        ;
; PKT_CRC_CHECKSUM_IN[5]      ; Input ; Info     ; Stuck at VCC                                                                                        ;
; PKT_CRC_CHECKSUM_IN[0]      ; Input ; Info     ; Stuck at VCC                                                                                        ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc32_calculator:crc32_calculator_u0" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; DATA_INPUT_ENDIAN_SEL ; Input ; Info     ; Stuck at VCC                                                                                                  ;
; CRC_OUTPUT_ENDIAN_SEL ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst"                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; AVST_READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst" ;
+------+--------+----------+-------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------+
; taps ; Output ; Info     ; Explicitly unconnected                                                  ;
+------+--------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst" ;
+------+--------+----------+-------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------+
; taps ; Output ; Info     ; Explicitly unconnected                                                  ;
+------+--------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x0i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x1i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x10i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x14i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x16i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x17i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x18i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x19i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x21i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x22i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x23i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x24i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x25i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x28i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x29i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x30i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x573i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x577i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x586i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x587i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x590i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x596i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x609i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x617i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x618i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x619i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x620i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x621i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x622i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x623i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x624i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x625i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x626i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x627i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x628i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x629i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x630i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc|xor6:x631i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x24i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x25i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x26i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x27i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x29i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x0i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x1i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x2i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x3i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x4i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x6i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x9i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x17i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x18i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x22i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x23i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x89i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x90i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x91i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x92i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x93i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x94i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x95i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x96i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x97i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x98i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x99i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x100i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x101i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x102i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x103i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x104i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x105i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x106i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x107i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x108i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x109i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x110i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x111i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x112i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x113i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x114i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x115i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x116i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x117i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x118i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x119i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x120i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x121i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x122i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x123i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x124i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x125i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x126i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x127i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x128i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x129i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x130i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x131i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x132i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x133i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x134i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x135i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x136i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x137i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x138i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x139i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x140i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x141i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc|xor6:x142i" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x16i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x17i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x18i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x19i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x21i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x22i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x23i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x24i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x25i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x26i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x27i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x28i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x29i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x30i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x31i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x0i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x1i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x5i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x7i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x8i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x9i" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x10i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x11i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x12i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x13i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x14i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x15i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x32i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x33i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x34i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x35i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x36i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x37i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x38i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x39i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x40i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x41i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x42i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x43i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x44i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x45i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x46i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x47i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x48i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x49i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x50i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x51i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x52i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x53i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x54i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x55i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x57i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x58i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x59i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x60i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x61i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x62i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x63i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc|xor6:x64i" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x8i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x9i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x10i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x11i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x12i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x13i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x14i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x15i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x16i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x17i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x18i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x19i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x20i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x21i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x22i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x23i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x24i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x26i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x27i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x28i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x29i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x30i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x31i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x0i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x1i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x2i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x3i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x4i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x5i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x6i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x7i" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x32i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x33i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x34i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x35i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x36i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x37i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x38i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x39i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x42i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x43i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x44i" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; e    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; f    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; DATA_INPUT_ENDIAN_SEL ; Input ; Info     ; Stuck at VCC                                                                                                  ;
; CRC_OUTPUT_ENDIAN_SEL ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst"                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; AVST_READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_top:qsys_top_0"                                                        ;
+-----------------------------------------------------------+--------+----------+------------------------+
; Port                                                      ; Type   ; Severity ; Details                ;
+-----------------------------------------------------------+--------+----------+------------------------+
; triple_speed_ethernet_0_mac_misc_connection_xon_gen       ; Input  ; Info     ; Stuck at GND           ;
; triple_speed_ethernet_0_mac_misc_connection_xoff_gen      ; Input  ; Info     ; Stuck at GND           ;
; triple_speed_ethernet_0_mac_misc_connection_ff_tx_crc_fwd ; Input  ; Info     ; Stuck at GND           ;
; triple_speed_ethernet_0_mac_misc_connection_ff_tx_septy   ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_tx_ff_uflow   ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_ff_tx_a_full  ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_ff_tx_a_empty ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_rx_err_stat   ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_rx_frm_type   ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_ff_rx_dsav    ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_ff_rx_a_full  ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_misc_connection_ff_rx_a_empty ; Output ; Info     ; Explicitly unconnected ;
; triple_speed_ethernet_0_mac_status_connection_set_1000    ; Input  ; Info     ; Stuck at GND           ;
; triple_speed_ethernet_0_mac_status_connection_set_10      ; Input  ; Info     ; Stuck at GND           ;
+-----------------------------------------------------------+--------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "gtx_clk:gtx_clk_inst" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; din[1] ; Input ; Info     ; Stuck at GND         ;
; din[0] ; Input ; Info     ; Stuck at VCC         ;
+--------+-------+----------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component" ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                        ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                   ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_inst"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_clkctrl    ; 2                           ;
; cycloneiii_ff         ; 5829                        ;
;     CLR               ; 1873                        ;
;     CLR SCLR          ; 59                          ;
;     CLR SCLR SLD      ; 32                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 141                         ;
;     ENA CLR           ; 2776                        ;
;     ENA CLR SCLR      ; 646                         ;
;     ENA CLR SCLR SLD  ; 19                          ;
;     ENA CLR SLD       ; 200                         ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 20                          ;
;     SLD               ; 10                          ;
;     plain             ; 39                          ;
; cycloneiii_io_obuf    ; 7                           ;
; cycloneiii_lcell_comb ; 7101                        ;
;     arith             ; 1530                        ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 1215                        ;
;         3 data inputs ; 303                         ;
;     normal            ; 5571                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 153                         ;
;         2 data inputs ; 742                         ;
;         3 data inputs ; 1031                        ;
;         4 data inputs ; 3638                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 355                         ;
; fiftyfivenm_ddio_out  ; 6                           ;
; fiftyfivenm_io_ibuf   ; 5                           ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.51                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 9                                     ;
;     ENA CLR SLD       ; 4                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 19                                    ;
;         4 data inputs ; 56                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.98                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 145                                      ;
; cycloneiii_ff         ; 87                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 150                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 142                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 41                                       ;
;         4 data inputs ; 67                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.94                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:31     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Aug 02 15:59:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Eth_max10 -c Eth_max10
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file platform/pll.v
    Info (12023): Found entity 1: pll File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file platform/debounce.v
    Info (12023): Found entity 1: debounce File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file platform/gtx_clk.v
    Info (12023): Found entity 1: gtx_clk File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk.v Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file platform/gtx_clk/altera_gpio_lite.sv
    Info (12023): Found entity 1: altgpio_one_bit File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv Line: 940
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/qsys_top.v
    Info (12023): Found entity 1: qsys_top File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_top_avalon_st_adapter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: qsys_top_avalon_st_adapter_timing_adapter_0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv
    Info (12023): Found entity 1: qsys_top_avalon_st_adapter_timing_adapter_0_fifo File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_rsp_mux File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_rsp_demux File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_cmd_mux File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_cmd_demux File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: qsys_top_mm_interconnect_0_router_001 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsys_top_mm_interconnect_0_router_default_decode File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsys_top_mm_interconnect_0_router File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v
    Info (12023): Found entity 1: qsys_top_triple_speed_ethernet_0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv
    Info (12023): Found entity 1: altgpio_one_bit File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv Line: 16
    Info (12023): Found entity 2: altera_gpio_lite File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv Line: 940
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_clk_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc32ctl8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc32galois8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_gmii_io.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lb_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lb_wrt_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_hashing.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_host_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_host_control_small.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map_small.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_shared_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_shared_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_lfsr_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altshifttaps.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_fifoless_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_magic_detection.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_clk_gen.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mdio_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mii_rx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mii_tx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_pipeline_base.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_pipeline_stage.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_dpram_ecc_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_ecc_16x32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_ecc_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_in4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_nf_rgmii_module File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_nf_rgmii_module.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rgmii_out4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_timing_adapter_fifo8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_fifoless_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_gen_host.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_ff_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer_bundle File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_false_path_marker.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_gray_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_bin_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ph_calculator.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_sdpm_gen.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 164
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 174
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 146
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 192
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 220
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 228
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 208
Info (12021): Found 2 design units, including 2 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_ecc_status_crosser.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v
    Info (12023): Found entity 1: st_mux_2_to_1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/st_mux.v
    Info (12023): Found entity 1: st_mux File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0.v
    Info (12023): Found entity 1: qsys_top_master_0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: qsys_top_master_0_p2b_adapter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: qsys_top_master_0_b2p_adapter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv
    Info (12023): Found entity 1: qsys_top_master_0_timing_adt File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/eth_mon.v
    Info (12023): Found entity 1: eth_mon File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crcchk_dat32.v
    Info (12023): Found entity 1: crcchk_dat32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcchk_dat32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_gen.v
    Info (12023): Found entity 1: crc32_gen File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_gen.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_chk.v
    Info (12023): Found entity 1: crc32_chk File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_chk.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_calculator.v
    Info (12023): Found entity 1: crc32_calculator File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v
    Info (12023): Found entity 1: avalon_st_to_crc_if_bridge File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/bit_endian_converter.v
    Info (12023): Found entity 1: bit_endian_converter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/bit_endian_converter.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/byte_endian_converter.v
    Info (12023): Found entity 1: byte_endian_converter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/byte_endian_converter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v
    Info (12023): Found entity 1: crc_checksum_aligner File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_checksum_aligner.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_comparator.v
    Info (12023): Found entity 1: crc_comparator File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_comparator.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_ethernet.v
    Info (12023): Found entity 1: crc_ethernet File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_ethernet.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc_register.v
    Info (12023): Found entity 1: crc_register File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_register.v Line: 36
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat8.v
    Info (12023): Found entity 1: crc32_dat8 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v Line: 66
    Info (12023): Found entity 2: crc32_dat8_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v Line: 88
    Info (12023): Found entity 3: crc32_dat8_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v Line: 195
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat16.v
    Info (12023): Found entity 1: crc32_dat16 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v Line: 66
    Info (12023): Found entity 2: crc32_dat16_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v Line: 88
    Info (12023): Found entity 3: crc32_dat16_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v Line: 220
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat24.v
    Info (12023): Found entity 1: crc32_dat24 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v Line: 66
    Info (12023): Found entity 2: crc32_dat24_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v Line: 88
    Info (12023): Found entity 3: crc32_dat24_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v Line: 241
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat32.v
    Info (12023): Found entity 1: crc32_dat32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v Line: 66
    Info (12023): Found entity 2: crc32_dat32_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v Line: 88
    Info (12023): Found entity 3: crc32_dat32_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v Line: 267
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v
    Info (12023): Found entity 1: crc32_dat32_any_byte File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v Line: 29
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat40.v
    Info (12023): Found entity 1: crc32_dat40 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat40.v Line: 66
    Info (12023): Found entity 2: crc32_dat40_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat40.v Line: 88
    Info (12023): Found entity 3: crc32_dat40_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat40.v Line: 276
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat48.v
    Info (12023): Found entity 1: crc32_dat48 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat48.v Line: 66
    Info (12023): Found entity 2: crc32_dat48_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat48.v Line: 88
    Info (12023): Found entity 3: crc32_dat48_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat48.v Line: 294
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat56.v
    Info (12023): Found entity 1: crc32_dat56 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat56.v Line: 66
    Info (12023): Found entity 2: crc32_dat56_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat56.v Line: 88
    Info (12023): Found entity 3: crc32_dat56_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat56.v Line: 310
Info (12021): Found 3 design units, including 3 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat64.v
    Info (12023): Found entity 1: crc32_dat64 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64.v Line: 66
    Info (12023): Found entity 2: crc32_dat64_flat File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64.v Line: 88
    Info (12023): Found entity 3: crc32_dat64_factor File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64.v Line: 322
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crc32_dat64_any_byte.v
    Info (12023): Found entity 1: crc32_dat64_any_byte File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat64_any_byte.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/xor6.v
    Info (12023): Found entity 1: xor6 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/xor6.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/eth_gen.v
    Info (12023): Found entity 1: eth_gen File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/crcgen_dat32.v
    Info (12023): Found entity 1: crcgen_dat32 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcgen_dat32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/prbs23.v
    Info (12023): Found entity 1: prbs23 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v
    Info (12023): Found entity 1: shiftreg_ctrl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/shiftreg_data.v
    Info (12023): Found entity 1: shiftreg_data File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/error_adapter2.v
    Info (12023): Found entity 1: error_adapter2 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/error_adapter2.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file platform/qsys_top/synthesis/submodules/aso_splitter.v
    Info (12023): Found entity 1: aso_splitter File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/aso_splitter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file platform/clkctrl/synthesis/clkctrl.v
    Info (12023): Found entity 1: clkctrl File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/clkctrl.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: clkctrl_altclkctrl_0_sub File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: clkctrl_altclkctrl_0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.v(117): created implicit net for "gtx_clk125_shift_g" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 117
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(78): truncated value with size 32 to match size of target (21) File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 78
Warning (10230): Verilog HDL assignment warning at top.v(80): truncated value with size 32 to match size of target (21) File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 80
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 91
Info (12128): Elaborating entity "clkctrl" for hierarchy "clkctrl:clkctrl_inst0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 113
Info (12128): Elaborating entity "clkctrl_altclkctrl_0" for hierarchy "clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/clkctrl.v Line: 14
Info (12128): Elaborating entity "clkctrl_altclkctrl_0_sub" for hierarchy "clkctrl:clkctrl_inst0|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v Line: 113
Info (12128): Elaborating entity "gtx_clk" for hierarchy "gtx_clk:gtx_clk_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 140
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk.v Line: 63
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "gtx_clk:gtx_clk_inst|altera_gpio_lite:gtx_clk_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object "oe_outclocken_wire" assigned a value but never read File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/gtx_clk/altera_gpio_lite.sv Line: 334
Info (12128): Elaborating entity "pll" for hierarchy "pll:i_pll" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 151
Info (12128): Elaborating entity "altpll" for hierarchy "pll:i_pll|altpll:altpll_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v Line: 116
Info (12130): Elaborated megafunction instantiation "pll:i_pll|altpll:altpll_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v Line: 116
Info (12133): Instantiated megafunction "pll:i_pll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/pll.v Line: 116
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "20"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "5"
    Info (12134): Parameter "clk3_phase_shift" = "250"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:i_pll|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "qsys_top" for hierarchy "qsys_top:qsys_top_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 184
Info (12128): Elaborating entity "aso_splitter" for hierarchy "qsys_top:qsys_top_0|aso_splitter:aso_splitter_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 142
Info (12128): Elaborating entity "error_adapter2" for hierarchy "qsys_top:qsys_top_0|error_adapter2:error_adapter2_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 166
Info (12128): Elaborating entity "eth_gen" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 191
Info (12128): Elaborating entity "prbs23" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 368
Info (12128): Elaborating entity "crcgen_dat32" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 615
Info (12128): Elaborating entity "crc32_gen" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcgen_dat32.v Line: 45
Info (12128): Elaborating entity "crc32_calculator" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_gen.v Line: 89
Info (12128): Elaborating entity "avalon_st_to_crc_if_bridge" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v Line: 112
Info (12128): Elaborating entity "byte_endian_converter" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|byte_endian_converter:byte_endian_converter_u0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v Line: 118
Info (12128): Elaborating entity "crc_ethernet" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_calculator.v Line: 128
Info (12128): Elaborating entity "crc_register" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc_register:rg" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_ethernet.v Line: 75
Info (12128): Elaborating entity "crc32_dat32_any_byte" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc_ethernet.v Line: 110
Info (12128): Elaborating entity "crc32_dat8" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v Line: 96
Info (12128): Elaborating entity "crc32_dat8_factor" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v Line: 79
Info (12128): Elaborating entity "xor6" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat8:a|crc32_dat8_factor:cc|xor6:x44i" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat8.v Line: 225
Info (12128): Elaborating entity "crc32_dat16" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v Line: 97
Info (12128): Elaborating entity "crc32_dat16_factor" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat16:b|crc32_dat16_factor:cc" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat16.v Line: 79
Info (12128): Elaborating entity "crc32_dat24" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v Line: 98
Info (12128): Elaborating entity "crc32_dat24_factor" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat24:c|crc32_dat24_factor:cc" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat24.v Line: 79
Info (12128): Elaborating entity "crc32_dat32" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v Line: 99
Info (12128): Elaborating entity "crc32_dat32_factor" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|crc_ethernet:crc32_u0|crc32_dat32_any_byte:cr|crc32_dat32:d|crc32_dat32_factor:cc" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_dat32.v Line: 79
Info (12128): Elaborating entity "crc_checksum_aligner" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc_checksum_aligner:crc_checksum_aligner_u0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_gen.v Line: 100
Info (12128): Elaborating entity "shiftreg_data" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 628
Warning (272007): Device family MAX 10 does not have MLAB blocks -- using available memory blocks File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v Line: 76
Info (12128): Elaborating entity "altshift_taps" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v Line: 76
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v Line: 76
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_data.v Line: 76
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=MLAB"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "5"
    Info (12134): Parameter "width" = "32"
Warning (287001): Assertion warning: Device family MAX 10 does not have MLAB blocks -- using available memory blocks File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_euu.tdf
    Info (12023): Found entity 1: shift_taps_euu File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_euu" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_so91.tdf
    Info (12023): Found entity 1: altsyncram_so91 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_so91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_so91" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|altsyncram_so91:altsyncram2" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf
    Info (12023): Found entity 1: cntr_s3f File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_s3f.tdf Line: 25
Info (12128): Elaborating entity "cntr_s3f" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_s3f:cntr1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_euu.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/cmpr_erb.tdf Line: 23
Info (12128): Elaborating entity "cmpr_erb" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_data:shiftreg_data_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_euu:auto_generated|cntr_s3f:cntr1|cmpr_erb:cmpr5" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_s3f.tdf Line: 38
Info (12128): Elaborating entity "shiftreg_ctrl" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 640
Warning (272007): Device family MAX 10 does not have MLAB blocks -- using available memory blocks File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v Line: 76
Info (12128): Elaborating entity "altshift_taps" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v Line: 76
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v Line: 76
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/shiftreg_ctrl.v Line: 76
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=MLAB"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "5"
    Info (12134): Parameter "width" = "5"
Warning (287001): Assertion warning: Device family MAX 10 does not have MLAB blocks -- using available memory blocks File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_usu.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_usu.tdf
    Info (12023): Found entity 1: shift_taps_usu File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_usu.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_usu" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sl91.tdf
    Info (12023): Found entity 1: altsyncram_sl91 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_sl91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sl91" for hierarchy "qsys_top:qsys_top_0|eth_gen:eth_gen_0|shiftreg_ctrl:shiftreg_ctrl_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_usu:auto_generated|altsyncram_sl91:altsyncram2" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_usu.tdf Line: 36
Info (12128): Elaborating entity "eth_mon" for hierarchy "qsys_top:qsys_top_0|eth_mon:eth_mon_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 208
Warning (10235): Verilog HDL Always Construct warning at eth_mon.v(206): variable "byte_rx_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at eth_mon.v(207): variable "byte_rx_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v Line: 207
Warning (10235): Verilog HDL Always Construct warning at eth_mon.v(208): variable "cycle_rx_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v Line: 208
Warning (10235): Verilog HDL Always Construct warning at eth_mon.v(209): variable "cycle_rx_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v Line: 209
Info (12128): Elaborating entity "crcchk_dat32" for hierarchy "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_mon.v Line: 243
Info (12128): Elaborating entity "crc32_chk" for hierarchy "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crcchk_dat32.v Line: 45
Info (12128): Elaborating entity "crc_comparator" for hierarchy "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_comparator:crc_comparator_u0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_chk.v Line: 108
Info (12128): Elaborating entity "crc_checksum_aligner" for hierarchy "qsys_top:qsys_top_0|eth_mon:eth_mon_0|crcchk_dat32:crcchk_inst|crc32_chk:crc32_chk_inst|crc_checksum_aligner:crc_aligner_u0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32_chk.v Line: 120
Info (12128): Elaborating entity "qsys_top_master_0" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 226
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "qsys_top_master_0_timing_adt" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_timing_adt:timing_adt" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at qsys_top_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "qsys_top_master_0_b2p_adapter" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_b2p_adapter:b2p_adapter" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at qsys_top_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at qsys_top_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "qsys_top_master_0_p2b_adapter" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|qsys_top_master_0_p2b_adapter:p2b_adapter" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "st_mux_2_to_1" for hierarchy "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 258
Warning (10240): Verilog HDL Always Construct warning at st_mux_2_to_1.v(55): inferring latch(es) for variable "avs_control_port_readdata", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Warning (10034): Output port "avs_control_port_waitrequest" at st_mux_2_to_1.v(19) has no driver File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 19
Info (10041): Inferred latch for "avs_control_port_readdata[0]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[1]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[2]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[3]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[4]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[5]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[6]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[7]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[8]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[9]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[10]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[11]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[12]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[13]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[14]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[15]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[16]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[17]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[18]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[19]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[20]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[21]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[22]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[23]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[24]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[25]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[26]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[27]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[28]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[29]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[30]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (10041): Inferred latch for "avs_control_port_readdata[31]" at st_mux_2_to_1.v(55) File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 55
Info (12128): Elaborating entity "st_mux" for hierarchy "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux_2_to_1.v Line: 69
Info (12128): Elaborating entity "lpm_mux" for hierarchy "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v Line: 68
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v Line: 68
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/st_mux.v Line: 68
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "40"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g7c.tdf
    Info (12023): Found entity 1: mux_g7c File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/mux_g7c.tdf Line: 23
Info (12128): Elaborating entity "mux_g7c" for hierarchy "qsys_top:qsys_top_0|st_mux_2_to_1:st_mux_2_to_1_0|st_mux:st_mux_0|lpm_mux:LPM_MUX_component|mux_g7c:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "qsys_top_triple_speed_ethernet_0" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 311
Info (12128): Elaborating entity "altera_eth_tse_mac" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v Line: 200
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v Line: 536
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v Line: 767
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v Line: 630
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v Line: 444
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v Line: 493
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v Line: 1557
Info (12128): Elaborating entity "altera_tse_rx_counter_cntl" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v Line: 1777
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 159
Info (12128): Elaborating entity "altera_tse_dpram_16x32" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 909
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5l1.tdf
    Info (12023): Found entity 1: altsyncram_a5l1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_a5l1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a5l1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_tx_counter_cntl" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v Line: 1804
Info (12128): Elaborating entity "altera_tse_dpram_8x32" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 659
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2l1.tdf
    Info (12023): Found entity 1: altsyncram_a2l1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_a2l1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a2l1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_register_map.v Line: 1906
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_control.v Line: 672
Info (12128): Elaborating entity "altera_tse_top_mdio" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v Line: 807
Info (12128): Elaborating entity "altera_tse_mdio_clk_gen" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v Line: 105
Info (12128): Elaborating entity "altera_tse_mdio_cntl" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v Line: 130
Info (12128): Elaborating entity "altera_tse_mdio" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_mdio.v Line: 147
Info (12128): Elaborating entity "altera_tse_nf_rgmii_module" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v Line: 880
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.v Line: 1062
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 487
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 503
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 516
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 560
Info (12128): Elaborating entity "altera_tse_loopback_ff" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 668
Info (12128): Elaborating entity "altera_tse_lb_wrt_cntl" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v Line: 114
Info (12128): Elaborating entity "altera_tse_a_fifo_24" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v Line: 187
Info (12128): Elaborating entity "altera_tse_sdpm_altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_sdpm_altsyncram.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83f1.tdf
    Info (12023): Found entity 1: altsyncram_83f1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_83f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_83f1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_24.v Line: 142
Info (12128): Elaborating entity "altera_tse_lb_read_cntl" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_loopback_ff.v Line: 212
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 820
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v Line: 543
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v Line: 397
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v Line: 468
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v Line: 2758
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328checker.v Line: 110
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_rx.v Line: 3207
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v Line: 501
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_1geth.v Line: 550
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v Line: 420
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_mac_tx.v Line: 2332
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_crc328generator.v Line: 104
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v Line: 643
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v Line: 293
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v Line: 555
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_feh1.tdf
    Info (12023): Found entity 1: altsyncram_feh1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_feh1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 184
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_rx_min_ff.v Line: 1110
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1eh1.tdf
    Info (12023): Found entity 1: altsyncram_1eh1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1eh1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v Line: 121
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_34.v Line: 129
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_top_w_fifo.v Line: 695
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v Line: 300
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7h1.tdf
    Info (12023): Found entity 1: altsyncram_t7h1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_t7h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t7h1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_retransmit_cntl" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v Line: 355
Info (12128): Elaborating entity "altera_tse_lfsr_10" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 158
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v Line: 680
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf
    Info (12023): Found entity 1: altsyncram_peh1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_peh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_peh1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_peh1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_tx_min_ff.v Line: 701
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rah1.tdf
    Info (12023): Found entity 1: altsyncram_rah1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_rah1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rah1" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_rah1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_a_fifo_13.v Line: 146
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v Line: 251
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv Line: 82
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_in1_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v Line: 302
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v Line: 353
Info (12128): Elaborating entity "altgpio_one_bit" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv Line: 1115
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object "nsleep_in" assigned a value but never read File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object "oe_outclocken_wire" assigned a value but never read File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_gpio_lite.sv Line: 334
Info (12128): Elaborating entity "altera_gpio_lite" for hierarchy "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_gpio_lite:rgmii_out1_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_triple_speed_ethernet_0.v Line: 404
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 347
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 372
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_mon_0_avalon_slave_translator" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 436
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_gen_0_avalon_slave_translator" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 500
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:triple_speed_ethernet_0_control_port_translator" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 564
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:st_mux_2_to_1_0_control_port_translator" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 628
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 709
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_mon_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_mon_0_avalon_slave_agent_rsp_fifo" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 834
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_router" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1225
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_router_default_decode" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router:router|qsys_top_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_router_001" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_router_001_default_decode" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_router_001:router_001|qsys_top_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_cmd_demux" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1374
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_cmd_mux" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1391
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_rsp_demux" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1459
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_rsp_mux" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1545
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0.v Line: 1574
Info (12128): Elaborating entity "qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|qsys_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "qsys_top_avalon_st_adapter" for hierarchy "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/qsys_top.v Line: 383
Info (12128): Elaborating entity "qsys_top_avalon_st_adapter_timing_adapter_0" for hierarchy "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter.v Line: 214
Info (12128): Elaborating entity "qsys_top_avalon_st_adapter_timing_adapter_0_fifo" for hierarchy "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv Line: 117
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.08.02.16:00:01 Progress: Loading sldfd84a76f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 130
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/ip/sldfd84a76f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[4]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 163
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[5]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 194
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[6]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 225
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[7]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 256
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[8]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 287
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[9]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 318
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[10]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 349
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[11]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 380
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[12]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 411
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[13]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 442
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[14]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 473
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[15]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 504
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[16]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 535
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[17]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 566
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[18]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 597
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[19]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 628
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[20]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 659
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_b[22]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_1eh1.tdf Line: 721
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|q_b[34]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf Line: 1093
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|q_b[35]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf Line: 1124
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|q_b[36]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf Line: 1155
        Warning (14320): Synthesized away node "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_feh1:auto_generated|q_b[37]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_feh1.tdf Line: 1186
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer tx_clk_to_the_tse_mac File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 35
    Warning (19017): Found clock multiplexer tx_clk_to_the_tse_mac~0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 35
    Warning (19017): Found clock multiplexer gtx_clk125_shift File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 38
    Warning (19017): Found clock multiplexer gtx_clk125_shift~0 File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 38
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 42
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 42
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|CRC_OUT_LATCH_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 33
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "qsys_top:qsys_top_0|eth_gen:eth_gen_0|Mod0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 480
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_m4g1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "42"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "42"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf
    Info (12023): Found entity 1: altsyncram_87g1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_87g1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k1m.tdf
    Info (12023): Found entity 1: shift_taps_k1m File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_k1m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2o71.tdf
    Info (12023): Found entity 1: altsyncram_2o71 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_2o71.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g4f.tdf
    Info (12023): Found entity 1: cntr_g4f File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_g4f.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gqb.tdf
    Info (12023): Found entity 1: cmpr_gqb File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/cmpr_gqb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0"
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|eth_gen:eth_gen_0|crcgen_dat32:crcgen_inst|crc32_gen:crc32_gen_inst|crc32_calculator:crc32_calculator_u0|avalon_st_to_crc_if_bridge:crc_bridge_u0|altshift_taps:CRC_OUT_LATCH_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4vl.tdf
    Info (12023): Found entity 1: shift_taps_4vl File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/shift_taps_4vl.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gca1.tdf
    Info (12023): Found entity 1: altsyncram_gca1 File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/altsyncram_gca1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q3f.tdf
    Info (12023): Found entity 1: cntr_q3f File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_q3f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjg.tdf
    Info (12023): Found entity 1: cntr_hjg File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/cntr_hjg.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 480
Info (12133): Instantiated megafunction "qsys_top:qsys_top_0|eth_gen:eth_gen_0|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/eth_gen.v Line: 480
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf
    Info (12023): Found entity 1: lpm_divide_4nl File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/lpm_divide_4nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf
    Info (12023): Found entity 1: alt_u_div_gke File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/alt_u_div_gke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/intelFPGA/Max10tse/max10tse(2)_project/db/add_sub_u3c.tdf Line: 23
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Triple-Speed Ethernet" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature TSE_MAC
        Warning (265074): The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[10]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[10]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[10]~1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[9]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[9]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[9]~5" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[11]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[11]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[11]~9" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[12]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[12]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[12]~13" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[13]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[13]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[13]~17" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[14]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[14]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[14]~21" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[15]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[15]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[15]~25" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[16]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[16]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[16]~29" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[17]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[17]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[17]~33" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[18]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[18]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[18]~37" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[19]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[19]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[19]~41" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[0]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[0]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[0]~45" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[5]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[5]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[5]~49" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[22]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[22]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[22]~53" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[4]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[4]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[4]~57" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[1]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[1]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[1]~61" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[6]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[6]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[6]~65" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[20]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[20]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[20]~69" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[2]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[2]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[2]~73" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[7]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[7]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[7]~77" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[21]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[21]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[21]~81" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[3]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[3]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[3]~85" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[8]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[8]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx1|m[8]~89" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[8]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[8]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[8]~1" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[12]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[12]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[12]~5" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[9]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[9]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[9]~9" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[13]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[13]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[13]~13" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[10]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[10]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[10]~17" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[14]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[14]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[14]~21" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[11]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[11]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[11]~25" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[15]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[15]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[15]~29" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[16]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[16]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[16]~33" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[0]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[0]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[0]~37" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[22]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[22]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[22]~41" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[21]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[21]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[21]~45" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[20]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[20]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[20]~49" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[19]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[19]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[19]~53" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[18]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[18]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[18]~57" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[17]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[17]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[17]~61" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[7]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[7]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[7]~65" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[6]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[6]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[6]~69" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[5]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[5]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[5]~73" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[4]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[4]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[4]~77" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[3]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[3]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[3]~81" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[2]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[2]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[2]~85" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
    Warning (13310): Register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[1]" is converted into an equivalent circuit using register "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[1]~_emulated" and latch "qsys_top:qsys_top_0|eth_gen:eth_gen_0|prbs23:prbs_tx0|m[1]~89" File: C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v Line: 70
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "user_led[0]" is stuck at GND File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 7
    Warning (13410): Pin "user_led[1]" is stuck at GND File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 7
    Warning (13410): Pin "user_led[2]" is stuck at GND File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 7
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 166 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 373
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/intelFPGA/Max10tse/max10tse(2)_project/output_files/Eth_max10.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "user_pb[1]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 8
    Warning (15610): No output dependent on input pin "user_pb[2]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 8
    Warning (15610): No output dependent on input pin "user_pb[3]" File: C:/intelFPGA/Max10tse/max10tse(2)_project/top.v Line: 8
Info (21057): Implemented 11019 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 10624 logic cells
    Info (21064): Implemented 355 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 1060 megabytes
    Info: Processing ended: Thu Aug 02 16:01:01 2018
    Info: Elapsed time: 00:01:59
    Info: Total CPU time (on all processors): 00:02:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA/Max10tse/max10tse(2)_project/output_files/Eth_max10.map.smsg.


