$date
	Mon Jul 24 14:48:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dec_tb $end
$var wire 15 ! data_out [14:0] $end
$var reg 15 " data_h_in [14:0] $end
$scope module dec $end
$var wire 15 # data_h_in [14:0] $end
$var wire 4 $ s [3:0] $end
$var reg 15 % data_out [14:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101101001010101 %
b0 $
b101101001010101 #
b101101001010101 "
b101101001010101 !
$end
#56
b1110 $
b101101001010101 !
b101101001010101 %
b101101001010111 "
b101101001010111 #
#292
