# compile vhdl design source files
vhdl xil_defaultlib  "cputb2_func_synth.vhd"
vhdl xil_defaultlib  "../../../../cpu.srcs/sim_1/new/cputb1.vhd"
vhdl xil_defaultlib  "../../../../cpu.srcs/sim_1/new/cputb2.vhd"

# Do not sort compile order
nosort
