## Build-a-RISC-V-CPU (edX course)

Course: LinuxFoundationX LFD111x

Platform: Makerchip

Language: TL-Verilog


* No need declare signal/wires 
* No need testbench, provides random stimulus.
* [Website](https://www.redwoodeda.com/tl-verilog)

## RISC-V
![RISC-V_base_instruction_formats__from_the_RISC-V_specifications_](https://user-images.githubusercontent.com/88729576/129225716-c3d3e828-f66d-4db3-bcec-bd28df1c2dbc.png)

## Lab

* L1: Full adder
* L2: Calculator (Combinational)
* L3: Calculator (Sequential)
* L4: Counter


