/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~celloutsig_0_11z[3];
  assign celloutsig_0_21z = ~celloutsig_0_1z[6];
  assign celloutsig_1_1z = ~in_data[98];
  assign celloutsig_1_2z = ~in_data[101];
  assign celloutsig_1_8z = ~celloutsig_1_0z[2];
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_3z[6]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 18'h00000;
    else _00_ <= { in_data[47:42], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_7z = _00_[13:8] & { in_data[6:2], celloutsig_0_5z };
  assign celloutsig_0_11z = in_data[27:24] / { 1'h1, in_data[28:26] };
  assign celloutsig_1_5z = in_data[151:129] / { 1'h1, in_data[169:148] };
  assign celloutsig_1_19z = { celloutsig_1_5z[7:2], celloutsig_1_8z } == { celloutsig_1_18z[6:1], celloutsig_1_16z };
  assign celloutsig_0_5z = { _00_[8:2], celloutsig_0_2z } == celloutsig_0_1z[9:2];
  assign celloutsig_1_12z = { celloutsig_1_5z[10:7], celloutsig_1_1z } === celloutsig_1_9z[7:3];
  assign celloutsig_0_12z = { celloutsig_0_3z[4], celloutsig_0_11z } <= { celloutsig_0_7z[3:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[42] & ~(in_data[54]);
  assign celloutsig_1_3z = in_data[98] ? { in_data[185], celloutsig_1_0z } : { celloutsig_1_0z[4:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_17z = - { celloutsig_0_7z[4:0], celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_22z = - { celloutsig_0_17z[6:5], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_3z = - celloutsig_0_1z[9:2];
  assign celloutsig_1_9z = { celloutsig_1_0z[6:0], celloutsig_1_1z } | { celloutsig_1_3z[6:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_3z[1] & celloutsig_1_12z;
  assign celloutsig_0_2z = | { in_data[38:35], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[35:26] - in_data[61:52];
  assign celloutsig_1_0z = in_data[162:155] - in_data[132:125];
  assign celloutsig_1_18z = in_data[115:109] ~^ celloutsig_1_9z[7:1];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
