<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* These functions define the primitives for physical memory access.
 * They depend on the XLEN of the architecture.
 *
 * They also depend on the type of metadata that is read and written
 * to physical memory.  For models that do not require this metadata,
 * a unit type can be used.
 */</span>

<span class="sail-pragma">$include &lt;concurrency_interface.sail&gt;
</span>
<span class="sail-keyword">enum</span> <span class="sail-id">write_kind</span> = {
  <span class="sail-id">Write_plain</span>,
  <span class="sail-id">Write_RISCV_release</span>,
  <span class="sail-id">Write_RISCV_strong_release</span>,
  <span class="sail-id">Write_RISCV_conditional</span>,
  <span class="sail-id">Write_RISCV_conditional_release</span>,
  <span class="sail-id">Write_RISCV_conditional_strong_release</span>,
}

<span class="sail-keyword">enum</span> <span class="sail-id">read_kind</span> = {
  <span class="sail-id">Read_plain</span>,
  <span class="sail-id">Read_ifetch</span>,
  <span class="sail-id">Read_RISCV_acquire</span>,
  <span class="sail-id">Read_RISCV_strong_acquire</span>,
  <span class="sail-id">Read_RISCV_reserved</span>,
  <span class="sail-id">Read_RISCV_reserved_acquire</span>,
  <span class="sail-id">Read_RISCV_reserved_strong_acquire</span>,
}

<span class="sail-keyword">enum</span> <span class="sail-id">fence_kind</span> = {
  <span class="sail-id">MEMORY_FENCE_RW_RW</span>,
  <span class="sail-id">MEMORY_FENCE_R_RW</span>,
  <span class="sail-id">MEMORY_FENCE_R_R</span>,
  <span class="sail-id">MEMORY_FENCE_RW_W</span>,
  <span class="sail-id">MEMORY_FENCE_W_W</span>,
  <span class="sail-id">MEMORY_FENCE_W_RW</span>,
  <span class="sail-id">MEMORY_FENCE_RW_R</span>,
  <span class="sail-id">MEMORY_FENCE_R_W</span>,
  <span class="sail-id">MEMORY_FENCE_W_R</span>,
  <span class="sail-id">MEMORY_FENCE_TSO</span>,
  <span class="sail-id">MEMORY_FENCE_I</span>,
}

<span class="sail-comment">/* Most of the above read/write_kinds are understood natively by the
   Sail concurrency interface, except for the strong acquire release
   variants which require an architecture specific access kind. */</span>
<span class="sail-keyword">struct</span> <span class="sail-id">RISCV_strong_access</span> = {
  <span class="sail-id">variety</span> : <span class="sail-id">Access_variety</span>,
}

<span class="sail-comment">/* The Sail concurrency interface lets us have a physical address type
   with additional information, provided we can supply a function that
   converts it into a bitvector.  Since we are just using xlenbits as a
   physical address, we need the identity function for xlenbits. */</span>
<span class="sail-keyword">val</span> <span class="sail-id">xlenbits_identity</span> : <span class="sail-id">xlenbits</span> -&gt; <span class="sail-id">xlenbits</span>

<span class="sail-keyword">function</span> <span class="sail-id">xlenbits_identity</span> <span class="sail-id">xs</span> = <span class="sail-id">xs</span>

<span class="sail-keyword">instantiation</span> <span class="sail-id">sail_mem_write</span> <span class="sail-keyword">with</span>
  <span class="sail-ty-var">'pa</span> = <span class="sail-id">xlenbits</span>,
  <span class="sail-id">pa_bits</span> = <span class="sail-id">xlenbits_identity</span>,
  <span class="sail-comment">/* We don't have a relaxed-memory translation model for RISC-V, so
     we just use unit as a dummy type. */</span>
  <span class="sail-ty-var">'translation_summary</span> = <span class="sail-id">unit</span>,
  <span class="sail-ty-var">'arch_ak</span> = <span class="sail-id">RISCV_strong_access</span>,
  <span class="sail-comment">/* Similarly to translation_summary, we don't have a defined type for external
     aborts, so just use unit here too */</span>
  <span class="sail-ty-var">'abort</span> = <span class="sail-id">unit</span>

<span class="sail-comment">/* This is a slightly arbitrary limit on the maximum number of bytes
   in a memory access.  It helps to generate slightly better C code
   because it means width argument can be fast native integer. It
   would be even better if it could be &lt;= 8 bytes so that data can
   also be a 64-bit int but CHERI needs 128-bit accesses for
   capabilities and SIMD / vector instructions will also need more. */</span>
<span class="sail-keyword">type</span> <span class="sail-id">max_mem_access</span> : <span class="sail-kind">Int</span> = <span class="sail-literal">16</span>

<span class="sail-keyword">val</span> <span class="sail-id">write_ram</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span>. (<span class="sail-id">write_kind</span>, <span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>) -&gt; <span class="sail-id">bool</span>

<span class="sail-keyword">function</span> <span class="sail-id">write_ram</span>(<span class="sail-id">wk</span>, <span class="sail-id">addr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>, <span class="sail-id">meta</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">request</span> : <span class="sail-id">Mem_write_request</span>(<span class="sail-ty-var">'n</span>, <span class="sail-literal">64</span>, <span class="sail-id">xlenbits</span>, <span class="sail-id">unit</span>, <span class="sail-id">RISCV_strong_access</span>) = <span class="sail-keyword">struct</span> {
    <span class="sail-id">access_kind</span> = <span class="sail-keyword">match</span> <span class="sail-id">wk</span> {
      <span class="sail-id">Write_plain</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_plain</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_normal</span> }),
      <span class="sail-id">Write_RISCV_release</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_plain</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_rel_or_acq</span> }),
      <span class="sail-id">Write_RISCV_strong_release</span> =&gt; <span class="sail-id">AK_arch</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_plain</span> }),
      <span class="sail-id">Write_RISCV_conditional</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_exclusive</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_normal</span> }),
      <span class="sail-id">Write_RISCV_conditional_release</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_exclusive</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_rel_or_acq</span> }),
      <span class="sail-id">Write_RISCV_conditional_strong_release</span> =&gt; <span class="sail-id">AK_arch</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_exclusive</span> }),
    },
    <span class="sail-id">va</span> = <span class="sail-id">None</span>(),
    <span class="sail-id">pa</span> = <span class="sail-id">addr</span>,
    <span class="sail-id">translation</span> = (),
    <span class="sail-id">size</span> = <span class="sail-id">width</span>,
    <span class="sail-id">value</span> = <span class="sail-id">Some</span>(<span class="sail-id">data</span>),
    <span class="sail-id">tag</span> = <span class="sail-id">None</span>(),
  };
  <span class="sail-comment">/* Write out metadata only if the value write succeeds.
   * It is assumed for now that this write always succeeds;
   * there is currently no return value.
   * FIXME: We should convert the external API for all backends
   * (not just for Lem) to consume the value along with the
   * metadata to ensure atomicity.
   */</span>
  <span class="sail-keyword">match</span> <a href="../model/prelude_mem.html#L67"><span class="sail-id">sail_mem_write</span></a>(<span class="sail-id">request</span>) {
    <span class="sail-id">Ok</span>(_) =&gt; {
      <a href="../model/prelude_mem_metadata.html#L18"><span class="sail-id">__WriteRAM_Meta</span></a>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>, <span class="sail-id">meta</span>);
      <span class="sail-literal">true</span>
    },
    <span class="sail-id">Err</span>() =&gt; <span class="sail-literal">false</span>,
  }
}

<span class="sail-keyword">val</span> <span class="sail-id">write_ram_ea</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span>. (<span class="sail-id">write_kind</span>, <span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">function</span> <span class="sail-id">write_ram_ea</span>(<span class="sail-id">wk</span>, <span class="sail-id">addr</span>, <span class="sail-id">width</span>) = ()

<span class="sail-keyword">instantiation</span> <span class="sail-id">sail_mem_read</span> <span class="sail-keyword">with</span>
  <span class="sail-id">pa_bits</span> = <span class="sail-id">xlenbits_identity</span>

<span class="sail-keyword">val</span> <span class="sail-id">read_ram</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span>.  (<span class="sail-id">read_kind</span>, <span class="sail-id">xlenbits</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bool</span>) -&gt; (<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>)
<span class="sail-keyword">function</span> <span class="sail-id">read_ram</span>(<span class="sail-id">rk</span>, <span class="sail-id">addr</span>, <span class="sail-id">width</span>, <span class="sail-id">read_meta</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">meta</span> = <span class="sail-keyword">if</span> <span class="sail-id">read_meta</span> <span class="sail-keyword">then</span> <a href="../model/prelude_mem_metadata.html#L21"><span class="sail-id">__ReadRAM_Meta</span></a>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>) <span class="sail-keyword">else</span> <span class="sail-id">default_meta</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">request</span> : <span class="sail-id">Mem_read_request</span>(<span class="sail-ty-var">'n</span>, <span class="sail-literal">64</span>, <span class="sail-id">xlenbits</span>, <span class="sail-id">unit</span>, <span class="sail-id">RISCV_strong_access</span>) = <span class="sail-keyword">struct</span> {
    <span class="sail-id">access_kind</span> = <span class="sail-keyword">match</span> <span class="sail-id">rk</span> {
      <span class="sail-id">Read_plain</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_plain</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_normal</span> }),
      <span class="sail-id">Read_ifetch</span> =&gt; <span class="sail-id">AK_ifetch</span>(),
      <span class="sail-id">Read_RISCV_acquire</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_plain</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_rel_or_acq</span> }),
      <span class="sail-id">Read_RISCV_strong_acquire</span> =&gt; <span class="sail-id">AK_arch</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_plain</span> }),
      <span class="sail-id">Read_RISCV_reserved</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_exclusive</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_normal</span> }),
      <span class="sail-id">Read_RISCV_reserved_acquire</span> =&gt; <span class="sail-id">AK_explicit</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_exclusive</span>, <span class="sail-id">strength</span> = <span class="sail-id">AS_rel_or_acq</span> }),
      <span class="sail-id">Read_RISCV_reserved_strong_acquire</span> =&gt; <span class="sail-id">AK_arch</span>(<span class="sail-keyword">struct</span> { <span class="sail-id">variety</span> = <span class="sail-id">AV_exclusive</span> }),
    },
    <span class="sail-id">va</span> = <span class="sail-id">None</span>(),
    <span class="sail-id">pa</span> = <span class="sail-id">addr</span>,
    <span class="sail-id">translation</span> = (),
    <span class="sail-id">size</span> = <span class="sail-id">width</span>,
    <span class="sail-id">tag</span> = <span class="sail-literal">false</span>,
  };
  <span class="sail-keyword">match</span> <a href="../model/prelude_mem.html#L124"><span class="sail-id">sail_mem_read</span></a>(<span class="sail-id">request</span>) {
    <span class="sail-id">Ok</span>((<span class="sail-id">value</span>, _)) =&gt; (<span class="sail-id">value</span>, <span class="sail-id">meta</span>),
    <span class="sail-id">Err</span>() =&gt; <span class="sail-keyword">exit</span>(),
  }
}

<span class="sail-keyword">instantiation</span> <span class="sail-id">sail_barrier</span> <span class="sail-keyword">with</span> <span class="sail-ty-var">'barrier</span> = <span class="sail-id">fence_kind</span>

<span class="sail-keyword">function</span> <span class="sail-id">riscv_fence</span>(<span class="sail-id">kind</span> : <span class="sail-id">fence_kind</span>, <span class="sail-id">pred_io</span> : <span class="sail-id">bits</span>(<span class="sail-literal">2</span>), <span class="sail-id">succ_io</span> : <span class="sail-id">bits</span>(<span class="sail-literal">2</span>)) -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-comment">// Currently the memory subsystem doesn't know anything about IO fences
</span>  <a href="../model/prelude_mem.html#L152"><span class="sail-id">sail_barrier</span></a>(<span class="sail-id">kind</span>)
}

<span class="sail-keyword">function</span> <span class="sail-id">riscv_io_only_fence</span>(<span class="sail-id">pred_io</span> : <span class="sail-id">bits</span>(<span class="sail-literal">2</span>), <span class="sail-id">succ_io</span> : <span class="sail-id">bits</span>(<span class="sail-literal">2</span>)) -&gt; <span class="sail-id">unit</span> = ()

<span class="sail-keyword">val</span> <span class="sail-id">__TraceMemoryWrite</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">unit</span>
<span class="sail-keyword">val</span> <span class="sail-id">__TraceMemoryRead</span>  : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span>. (<span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">unit</span>
</pre>
</div>
</div>
</body>
</html>