# Low-Power 3T NAND for SoC Apps
This repository presents the design of three-transistor(3T) NAND Gate implemented using Synopsis Custom Compiler on 28nm Hybrid CMOS Technology.

## Task List - Table of Contents
- [ ] Introduction  
- [ ] 3T NAND  
- [ ] Tools Used  
- [ ] Pre-Layout Schematics and Simulations  
- [ ] Netlist of the Circuit  
- [ ] Observations  
- [ ] Author  
- [ ] Acknowledgements  
- [ ] References  
