# do net_encoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/daniel/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:04 on Oct 28,2019
# vcom -reportprogress 300 -93 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo32x128
# -- Compiling architecture SYN of fifo32x128
# End time: 00:44:04 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:04 on Oct 28,2019
# vcom -reportprogress 300 -93 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prngen
# -- Compiling architecture rtl of prngen
# End time: 00:44:04 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:05 on Oct 28,2019
# vcom -reportprogress 300 -93 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(100): near "0": syntax error
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): (vcom-1136) Unknown identifier "begin_q_use".
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(513): VHDL Compiler exiting
# End time: 00:44:05 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/daniel/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./net_encoder_run_msim_rtl_vhdl.do line 10
# /home/daniel/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd}"
vsim rtl_work.net_encoder
# vsim rtl_work.net_encoder 
# Start time: 00:44:32 on Oct 28,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/simulation/modelsim/rtl_work.net_encoder' has no architecture.
# Error loading design
# End time: 00:44:32 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim rtl_work.net_encoder
# vsim rtl_work.net_encoder 
# Start time: 00:44:39 on Oct 28,2019
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/simulation/modelsim/rtl_work.net_encoder' has no architecture.
# Error loading design
# End time: 00:44:40 on Oct 28,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:02 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(100): near "0": syntax error
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): (vcom-1136) Unknown identifier "begin_q_use".
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(513): VHDL Compiler exiting
# End time: 00:45:03 on Oct 28,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:03 on Oct 28,2019
# vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:45:03 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.net_encodertb
# vsim work.net_encodertb 
# Start time: 00:45:09 on Oct 28,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.net_encodertb(sim)
# ** Error: (vsim-3170) Could not find 'net_encoder(rtl)'.
#         Searched libraries:
#             /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/simulation/modelsim/rtl_work
# Error loading design
# End time: 00:45:09 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim rtl_work.net_encodertb
# vsim rtl_work.net_encodertb 
# Start time: 00:45:21 on Oct 28,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading rtl_work.net_encodertb(sim)
# ** Error: (vsim-3170) Could not find 'net_encoder(rtl)'.
#         Searched libraries:
#             /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/simulation/modelsim/rtl_work
# Error loading design
# End time: 00:45:21 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:36 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(100): near "0": syntax error
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): (vcom-1136) Unknown identifier "begin_q_use".
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(513): VHDL Compiler exiting
# End time: 00:45:36 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:36 on Oct 28,2019
# vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:45:36 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:43 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(100): near "0": syntax error
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): (vcom-1136) Unknown identifier "begin_q_use".
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(241): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(512): VHDL Compiler exiting
# End time: 00:46:44 on Oct 28,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:44 on Oct 28,2019
# vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:46:44 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:21 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# End time: 00:47:21 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:21 on Oct 28,2019
# vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:47:21 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.net_encodertb
# vsim rtl_work.net_encodertb 
# Start time: 00:47:26 on Oct 28,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading rtl_work.net_encodertb(sim)
# Loading rtl_work.net_encoder(rtl)
# Loading rtl_work.prngen(rtl)
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(0) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(1) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(2) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(3) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(4) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(5) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(6) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(7) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(8) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(9) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(10) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(11) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(12) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(13) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(14) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(15) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(16) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(17) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(18) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(19) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(20) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(21) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(22) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(23) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(24) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(25) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(26) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(27) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Loading rtl_work.fifo32x128(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
add wave -position end sim:/net_encodertb/*
add wave -position end sim:/net_encodertb/i_net_encoder1/*
restart
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(0) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(1) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(2) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(3) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(4) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(5) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(6) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(7) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(8) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(9) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(10) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(11) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(12) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(13) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(14) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(15) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(16) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(17) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(18) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(19) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(20) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(21) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(22) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(23) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(24) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(25) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(26) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(27) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:30 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(184): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(184): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): ** Error: (vcom-1590) Bad expression in right operand of infix expression '<='.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): near ";": (vcom-1576) expecting THEN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(220): near "if": (vcom-1576) expecting PROCESS.
# End time: 00:56:30 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:30 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:56:30 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:31 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(184): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(184): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): ** Error: (vcom-1590) Bad expression in right operand of infix expression '<='.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): near ";": (vcom-1576) expecting THEN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(220): near "if": (vcom-1576) expecting PROCESS.
# End time: 00:56:31 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:31 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:56:31 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:59 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(184): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(184): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): ** Error: (vcom-1590) Bad expression in right operand of infix expression '<='.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): Type error resolving infix expression "<=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): near ";": (vcom-1576) expecting THEN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(220): near "if": (vcom-1576) expecting PROCESS.
# End time: 00:56:59 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:59 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:56:59 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:43 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): near ";": (vcom-1576) expecting THEN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(220): near "if": (vcom-1576) expecting PROCESS.
# End time: 00:57:43 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:43 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:57:44 on Oct 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:44 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(187): near ";": (vcom-1576) expecting THEN.
# ** Error: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd(220): near "if": (vcom-1576) expecting PROCESS.
# End time: 00:57:44 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:44 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:57:44 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:32 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# End time: 00:58:33 on Oct 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:33 on Oct 28,2019
# vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 00:58:33 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.net_encodertb(sim)
# Loading rtl_work.net_encoder(rtl)
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(0) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(1) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(2) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(3) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(4) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(5) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(6) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(7) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(8) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(9) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(10) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(11) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(12) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(13) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(14) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(15) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(16) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(17) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(18) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(19) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(20) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(21) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(22) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(23) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(24) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(25) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(26) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(27) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# Break key hit
# Break in Process multiply at /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd line 428
restart
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(0) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(1) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(2) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(3) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(4) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(5) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(6) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(7) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(8) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(9) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(10) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(11) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(12) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(13) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(14) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(15) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(16) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(17) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(18) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(19) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(20) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(21) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(22) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(23) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(24) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(25) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(26) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(27) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:49 on Oct 28,2019
# vcom -reportprogress 300 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity net_encoder
# -- Compiling architecture rtl of net_encoder
# End time: 01:01:49 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:49 on Oct 28,2019
# vcom -reportprogress 30 -work work /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoderTb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity net_encoderTb
# -- Compiling architecture sim of net_encoderTb
# -- Loading entity net_encoder
# End time: 01:01:49 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.net_encodertb(sim)
# Loading rtl_work.net_encoder(rtl)
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(0) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(1) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(2) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(3) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(4) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(5) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(6) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(7) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(8) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(9) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(10) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(11) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(12) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(13) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(14) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(15) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(16) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(17) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(18) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(19) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(20) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(21) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(22) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(23) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(24) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(25) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(26) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
# ** Warning: (vsim-3473) Component instance "gfmul_1 : gfmul" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /net_encodertb/i_net_encoder1/generate_muls(27) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder_fifo_delay/net_encoder.vhd
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
