// Seed: 637853898
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  reg   id_2,
    output logic id_3,
    input  logic id_4
);
  logic id_5;
  reg id_6, id_7;
  logic id_8;
  always if (id_6) id_6 <= 1 - id_7;
  logic id_9;
  always id_0 = id_5;
  logic id_10, id_11, id_12;
  assign id_6 = id_2;
endmodule
`timescale 1 ps / 1ps
`define pp_5 0
module module_1 (
    output id_0,
    output id_1,
    output id_2,
    output id_3
);
  logic id_5 = 1, id_6 = id_4, id_7 = 1;
endmodule
