$date
  Tue Sep 29 22:38:59 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex_14_tb $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var reg 1 # clk $end
$var reg 1 $ z1 $end
$var reg 1 % z2 $end
$var reg 3 & y[2:0] $end
$scope module exercise $end
$var reg 1 ' x1 $end
$var reg 1 ( x2 $end
$var reg 1 ) clk $end
$var reg 1 * z1 $end
$var reg 1 + z2 $end
$var reg 3 , y[2:0] $end
$comment ps is not handled $end
$comment ns is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
0#
0$
1%
b001 &
X'
X(
0)
0*
1+
b001 ,
#1000000
0!
0%
0'
0+
#2000000
1#
1$
1%
b100 &
1)
1*
1+
b100 ,
#3000000
0#
0)
#4000000
#5000000
1#
0$
0%
b001 &
1)
0*
0+
b001 ,
#6000000
0#
0)
#7000000
1!
1%
1'
1+
#8000000
1#
1$
0%
b010 &
1)
1*
0+
b010 ,
#9000000
0#
0)
#10000000
X!
0"
1%
X'
0(
1*
1+
#11000000
1#
b100 &
1)
1*
1+
b100 ,
#12000000
0#
0)
#13000000
1!
X"
1'
X(
1*
1+
#14000000
1#
0%
b010 &
1)
1*
0+
b010 ,
#15000000
0#
0)
#16000000
X!
1"
X'
1(
1*
#17000000
1#
0$
1%
b001 &
1)
0*
1+
b001 ,
#18000000
0#
0)
#19000000
