Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Aug 13 11:32:56 2019
| Host             : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command          : report_power -file m1_for_arty_s7_wrapper_power_routed.rpt -pb m1_for_arty_a7_wrapper_power_summary_routed.pb -rpx m1_for_arty_a7_wrapper_power_routed.rpx
| Design           : m1_for_arty_s7_wrapper
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.332        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.259        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |       11 |       --- |             --- |
| Slice Logic              |     0.019 |    19812 |       --- |             --- |
|   LUT as Logic           |     0.017 |     7771 |     32600 |           23.84 |
|   Register               |    <0.001 |     8886 |     65200 |           13.63 |
|   CARRY4                 |    <0.001 |      173 |      8150 |            2.12 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |      118 |     32600 |            0.36 |
|   LUT as Shift Register  |    <0.001 |      226 |      9600 |            2.35 |
|   Others                 |     0.000 |      961 |       --- |             --- |
| Signals                  |     0.031 |    14893 |       --- |             --- |
| Block RAM                |     0.050 |     22.5 |        75 |           30.00 |
| MMCM                     |     0.104 |        1 |         5 |           20.00 |
| DSPs                     |     0.003 |        3 |       120 |            2.50 |
| I/O                      |     0.019 |       44 |       210 |           20.95 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.332 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.143 |       0.132 |      0.011 |
| Vccaux    |       1.800 |     0.071 |       0.058 |      0.013 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.004 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                                                | Constraint (ns) |
+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| SWCLK                               | DAPLink_tri_o[15]                                                                     |            50.0 |
| clkfbout_m1_for_arty_s7_clk_wiz_0_0 | m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkfbout_m1_for_arty_s7_clk_wiz_0_0 |            83.3 |
| cpu_clk                             | m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0 |            10.0 |
| dap_qspi_clk                        | DAPLink_tri_o[9]                                                                      |            20.0 |
| dap_spi_clk                         | DAPLink_tri_o[3]                                                                      |            20.0 |
| qspi_clk                            | m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0 |            20.0 |
| sys_clock                           | sys_clock                                                                             |            83.3 |
+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| m1_for_arty_s7_wrapper                                                                                |     0.259 |
|   led_4bits_tri_iobuf_0                                                                               |    <0.001 |
|   led_4bits_tri_iobuf_1                                                                               |    <0.001 |
|   led_4bits_tri_iobuf_2                                                                               |    <0.001 |
|   led_4bits_tri_iobuf_3                                                                               |    <0.001 |
|   m1_for_arty_s7_i                                                                                    |     0.240 |
|     CORTEXM1_AXI_0                                                                                    |     0.091 |
|       inst                                                                                            |     0.091 |
|         gb_DAP.u_swj_dp                                                                               |     0.001 |
|           uDAPDpApbIf                                                                                 |    <0.001 |
|           uDAPDpApbSync                                                                               |    <0.001 |
|             uSyncBusAbort                                                                             |    <0.001 |
|             uSyncBusReq                                                                               |    <0.001 |
|           uDAPDpIMux                                                                                  |    <0.001 |
|           uDAPSwDpProtocol                                                                            |    <0.001 |
|           uDAPSwDpSync                                                                                |    <0.001 |
|             uCDBGPWRUPACK                                                                             |    <0.001 |
|             uCSYSPWRUPACK                                                                             |    <0.001 |
|             uSyncBusAck                                                                               |    <0.001 |
|           uDAPSwjWatcher                                                                              |     0.000 |
|         gb_DTCM.u_x_dtcm                                                                              |     0.024 |
|         u_AhbSToAxi                                                                                   |    <0.001 |
|           uA11AhbLiteMToAxi                                                                           |    <0.001 |
|         u_cortexm1                                                                                    |     0.042 |
|           u_ahb                                                                                       |     0.002 |
|           u_core                                                                                      |     0.033 |
|             u_ctrl                                                                                    |     0.015 |
|               u_decode                                                                                |    <0.001 |
|               u_excpt                                                                                 |     0.010 |
|             u_dp                                                                                      |     0.017 |
|               u_mem_ctl                                                                               |    <0.001 |
|               u_mul_shft                                                                              |     0.006 |
|                 u_mul                                                                                 |     0.004 |
|                 u_shft                                                                                |     0.002 |
|               u_r_bank                                                                                |     0.009 |
|                 reg_file_b_reg_0_15_0_5                                                               |    <0.001 |
|                 reg_file_b_reg_0_15_12_17                                                             |    <0.001 |
|                 reg_file_b_reg_0_15_18_23                                                             |    <0.001 |
|                 reg_file_b_reg_0_15_24_29                                                             |    <0.001 |
|                 reg_file_b_reg_0_15_30_31                                                             |    <0.001 |
|                 reg_file_b_reg_0_15_6_11                                                              |    <0.001 |
|             u_fetch                                                                                   |    <0.001 |
|           u_dap_ahb_ap                                                                                |     0.002 |
|             uDAPAhbApAhbSync                                                                          |    <0.001 |
|               uAhbApAhbSync0                                                                          |    <0.001 |
|               uAhbApAhbSync1                                                                          |    <0.001 |
|               uAhbApAhbSync2                                                                          |    <0.001 |
|               uAhbApAhbSync3                                                                          |    <0.001 |
|             uDAPAhbApDapSync                                                                          |    <0.001 |
|               uAhbApDapSync1                                                                          |    <0.001 |
|               uAhbApDapSync2                                                                          |    <0.001 |
|               uAhbApDapSync3                                                                          |    <0.001 |
|               uAhbApDapSync4                                                                          |    <0.001 |
|             uDAPAhbApMst                                                                              |    <0.001 |
|             uDAPAhbApSlv                                                                              |    <0.001 |
|           u_debug_sys                                                                                 |     0.002 |
|             dbg_ahb_mux                                                                               |    <0.001 |
|             dbg_bpu                                                                                   |    <0.001 |
|             dbg_ctl                                                                                   |    <0.001 |
|             dbg_dw                                                                                    |    <0.001 |
|             dbg_rom_tb                                                                                |    <0.001 |
|             dbg_tcm                                                                                   |    <0.001 |
|           u_matrix                                                                                    |    <0.001 |
|             u_matrix_dbg                                                                              |    <0.001 |
|             u_matrix_sys                                                                              |    <0.001 |
|           u_nvic                                                                                      |     0.002 |
|             u_ahb                                                                                     |     0.001 |
|             u_ahb_os                                                                                  |    <0.001 |
|             u_main                                                                                    |    <0.001 |
|             u_tree                                                                                    |    <0.001 |
|         u_x_itcm                                                                                      |     0.024 |
|     Clocks_and_Resets                                                                                 |     0.105 |
|       clk_wiz_0                                                                                       |     0.105 |
|         inst                                                                                          |     0.105 |
|       i_interconnect_aresetn                                                                          |    <0.001 |
|       i_inv_dbgresetn                                                                                 |     0.000 |
|       i_inv_sysresetn1                                                                                |     0.000 |
|       i_peripheral_aresetn1                                                                           |    <0.001 |
|       i_sysresetn_or                                                                                  |    <0.001 |
|       proc_sys_reset_DAPLink                                                                          |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           EXT_LPF                                                                                     |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                 |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                 |    <0.001 |
|           SEQ                                                                                         |    <0.001 |
|             SEQ_COUNTER                                                                               |    <0.001 |
|       proc_sys_reset_base                                                                             |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           EXT_LPF                                                                                     |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                 |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                 |    <0.001 |
|           SEQ                                                                                         |    <0.001 |
|             SEQ_COUNTER                                                                               |    <0.001 |
|     axi_bram_ctrl_0                                                                                   |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                    |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                     |    <0.001 |
|     axi_gpio_0                                                                                        |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                            |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                     |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                     |    <0.001 |
|     axi_gpio_1                                                                                        |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                            |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                     |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                     |    <0.001 |
|     axi_interconnect_0                                                                                |     0.012 |
|       m00_couplers                                                                                    |     0.001 |
|         auto_pc                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.001 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       m01_couplers                                                                                    |     0.002 |
|         auto_pc                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.002 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       m02_couplers                                                                                    |     0.002 |
|         auto_pc                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.002 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       m03_couplers                                                                                    |     0.002 |
|         auto_pc                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.002 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       m04_couplers                                                                                    |     0.002 |
|         auto_pc                                                                                       |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.002 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |     0.000 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       s00_couplers                                                                                    |     0.000 |
|         auto_pc                                                                                       |     0.000 |
|       xbar                                                                                            |     0.003 |
|         inst                                                                                          |     0.003 |
|           gen_samd.crossbar_samd                                                                      |     0.003 |
|             addr_arbiter_ar                                                                           |    <0.001 |
|             addr_arbiter_aw                                                                           |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                        |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                            |    <0.001 |
|               wrouter_aw_fifo                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                        |    <0.001 |
|             splitter_aw_mi                                                                            |    <0.001 |
|     axi_quad_spi_0                                                                                    |     0.006 |
|       U0                                                                                              |     0.006 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                 |     0.006 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|               I_DECODER                                                                               |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                    |     0.006 |
|             CONTROL_REG_I                                                                             |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                   |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                              |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                              |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                             |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                    |     0.002 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                   |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                  |     0.002 |
|                   gaf_wptr_p3.wrpp3_inst                                                              |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                       |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                           |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                           |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                        |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                    |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                       |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                     |    <0.001 |
|                   rdp_inst                                                                            |    <0.001 |
|                   rdpp1_inst                                                                          |    <0.001 |
|                   rst_d1_inst                                                                         |    <0.001 |
|                   wrp_inst                                                                            |    <0.001 |
|                   wrpp1_inst                                                                          |    <0.001 |
|                   wrpp2_inst                                                                          |    <0.001 |
|                   xpm_fifo_rst_inst                                                                   |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                           |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                           |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                          |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                    |     0.002 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                   |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                  |     0.002 |
|                   gaf_wptr_p3.wrpp3_inst                                                              |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                    |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                       |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                           |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                        |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                           |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                       |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                     |    <0.001 |
|                   rdp_inst                                                                            |    <0.001 |
|                   rdpp1_inst                                                                          |    <0.001 |
|                   rst_d1_inst                                                                         |    <0.001 |
|                   wrp_inst                                                                            |    <0.001 |
|                   wrpp1_inst                                                                          |    <0.001 |
|                   wrpp2_inst                                                                          |    <0.001 |
|                   xpm_fifo_rst_inst                                                                   |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                           |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                           |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                       |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                            |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                |    <0.001 |
|               QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst   |    <0.001 |
|                 xpm_memory_base_inst                                                                  |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                              |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                               |    <0.001 |
|             SOFT_RESET_I                                                                              |    <0.001 |
|             STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                             |    <0.001 |
|     axi_uartlite_0                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|         UARTLITE_CORE_I                                                                               |    <0.001 |
|           BAUD_RATE_I                                                                                 |    <0.001 |
|           UARTLITE_RX_I                                                                               |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|           UARTLITE_TX_I                                                                               |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|     blk_mem_gen_0                                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         inst_blk_mem_gen                                                                              |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                       |    <0.001 |
|             valid.cstr                                                                                |    <0.001 |
|               ramloop[0].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|               ramloop[1].ram.r                                                                        |    <0.001 |
|                 prim_noinit.ram                                                                       |    <0.001 |
|     daplink_if_0                                                                                      |     0.022 |
|       DAPLink_to_Arty_shield_0                                                                        |    <0.001 |
|         inst                                                                                          |    <0.001 |
|         shield_41_to_26_IOBUF[30]_inst                                                                |    <0.001 |
|         shield_41_to_26_IOBUF[31]_inst                                                                |    <0.001 |
|         shield_41_to_26_IOBUF[32]_inst                                                                |    <0.001 |
|         shield_41_to_26_IOBUF[33]_inst                                                                |    <0.001 |
|         shield_41_to_26_IOBUF[40]_inst                                                                |    <0.001 |
|       axi_gpio_0                                                                                      |     0.002 |
|         U0                                                                                            |     0.002 |
|           AXI_LITE_IPIF_I                                                                             |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|               I_DECODER                                                                               |    <0.001 |
|           gpio_core_1                                                                                 |     0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                               |    <0.001 |
|       axi_interconnect_0                                                                              |     0.008 |
|         m01_couplers                                                                                  |    <0.001 |
|           auto_pc                                                                                     |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |    <0.001 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         m02_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         m03_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         m04_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |     0.000 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         xbar                                                                                          |     0.002 |
|           inst                                                                                        |     0.002 |
|             gen_samd.crossbar_samd                                                                    |     0.002 |
|               addr_arbiter_ar                                                                         |    <0.001 |
|               addr_arbiter_aw                                                                         |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                      |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[4].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[5].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                         |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                        |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                          |    <0.001 |
|                 wrouter_aw_fifo                                                                       |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                      |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                      |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                                      |    <0.001 |
|               splitter_aw_mi                                                                          |    <0.001 |
|       axi_quad_spi_0                                                                                  |     0.005 |
|         U0                                                                                            |     0.005 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.005 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                 I_DECODER                                                                             |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.004 |
|               CONTROL_REG_I                                                                           |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                                   |    <0.001 |
|                 LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                              |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                              |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                            |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                        |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                             |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                           |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                  |     0.002 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.002 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.002 |
|                     gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                     rdp_inst                                                                          |    <0.001 |
|                     rdpp1_inst                                                                        |    <0.001 |
|                     rst_d1_inst                                                                       |    <0.001 |
|                     wrp_inst                                                                          |    <0.001 |
|                     wrpp1_inst                                                                        |    <0.001 |
|                     wrpp2_inst                                                                        |    <0.001 |
|                     xpm_fifo_rst_inst                                                                 |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                  |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                     rdp_inst                                                                          |    <0.001 |
|                     rdpp1_inst                                                                        |    <0.001 |
|                     rst_d1_inst                                                                       |    <0.001 |
|                     wrp_inst                                                                          |    <0.001 |
|                     wrpp1_inst                                                                        |    <0.001 |
|                     wrpp2_inst                                                                        |    <0.001 |
|                     xpm_fifo_rst_inst                                                                 |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                              |    <0.001 |
|                 QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst |    <0.001 |
|                   xpm_memory_base_inst                                                                |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                            |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|               SOFT_RESET_I                                                                            |    <0.001 |
|               STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                           |    <0.001 |
|       axi_single_spi_0                                                                                |     0.004 |
|         U0                                                                                            |     0.004 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.004 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                 I_DECODER                                                                             |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.004 |
|               CONTROL_REG_I                                                                           |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1                                              |    <0.001 |
|                 LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                             |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                              |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                              |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                              |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                                |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                        |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                               |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                             |    <0.001 |
|                 LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                 |    <0.001 |
|                 LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                           |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                  |     0.002 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.002 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.002 |
|                     gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                     rdp_inst                                                                          |    <0.001 |
|                     rdpp1_inst                                                                        |    <0.001 |
|                     rst_d1_inst                                                                       |    <0.001 |
|                     wrp_inst                                                                          |    <0.001 |
|                     wrpp1_inst                                                                        |    <0.001 |
|                     wrpp2_inst                                                                        |    <0.001 |
|                     xpm_fifo_rst_inst                                                                 |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                  |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                     rdp_inst                                                                          |    <0.001 |
|                     rdpp1_inst                                                                        |    <0.001 |
|                     rst_d1_inst                                                                       |    <0.001 |
|                     wrp_inst                                                                          |    <0.001 |
|                     wrpp1_inst                                                                        |    <0.001 |
|                     wrpp2_inst                                                                        |    <0.001 |
|                     xpm_fifo_rst_inst                                                                 |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                         |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|               SOFT_RESET_I                                                                            |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                            |    <0.001 |
|       axi_xip_quad_spi_0                                                                              |     0.003 |
|         U0                                                                                            |     0.003 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.003 |
|             XIP_MODE_GEN.AXI_LITE_IPIF_I                                                              |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                 I_DECODER                                                                             |    <0.001 |
|             XIP_MODE_GEN.AXI_QSPI_XIP_I                                                               |     0.003 |
|               I_DECODER                                                                               |    <0.001 |
|               LOGIC_GENERATION_CDC.CPHA_CPOL_ERR_AXI2AXI4                                             |    <0.001 |
|               LOGIC_GENERATION_CDC.XIP_TRANS_ERROR_AXI42AXI                                           |    <0.001 |
|               RX_FIFO_EMPTY_SYNC_AXI4_2_AXI_CDC                                                       |    <0.001 |
|               RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                        |    <0.001 |
|               XIP_CLK_DOMAIN_SIGNALS                                                                  |    <0.001 |
|                 LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[1].AXI_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[2].AXI_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.CPHA_SYNC_AXI2SPI_CDC                                            |    <0.001 |
|                 LOGIC_GENERATION_CDC.CPOL_SYNC_AXI2SPI_CDC                                            |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[0].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[2].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[4].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[5].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[7].DTR_LEN_SYNC_AXI2SPI_CDC         |    <0.001 |
|                 LOGIC_GENERATION_CDC.HW_XFER_SYNC_AXI2SPI_CDC                                         |    <0.001 |
|                 LOGIC_GENERATION_CDC.LD_AXI_DATA_SYNC_AXI2SPI_CDC                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.LD_CMD_SYNC_AXI2SPI_CDC                                          |    <0.001 |
|                 LOGIC_GENERATION_CDC.MST_MODF_SYNC_SPI2AXI4_CDC                                       |    <0.001 |
|                 LOGIC_GENERATION_CDC.MST_MODF_SYNC_SPI2AXI_CDC                                        |    <0.001 |
|                 LOGIC_GENERATION_CDC.Rx_FIFO_Full_SYNC_SPI2AXI4_CDC                                   |    <0.001 |
|                 LOGIC_GENERATION_CDC.Rx_FIFO_Full_SYNC_SPI2AXI_CDC                                    |    <0.001 |
|                 LOGIC_GENERATION_CDC.SS_SYNC_AXI_SPI_GEN_CDC[0].SS_SYNC_AXI2SPI_CDC                   |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[10].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[11].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[12].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[14].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[15].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[16].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[17].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[18].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[19].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[1].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[20].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[21].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[22].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[23].TRANS_ADDR_SYNC_AXI2SPI_CDC          |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[2].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[3].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[4].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[5].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[6].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[7].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[8].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[9].TRANS_ADDR_SYNC_AXI2SPI_CDC           |    <0.001 |
|                 LOGIC_GENERATION_CDC.TYP_OF_XFER_SYNC_AXI2SPI_CDC                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.WB_HPM_DONE_SYNC_SPI2AXI_CDC                                     |    <0.001 |
|                 LOGIC_GENERATION_CDC.WORD_XFER_SYNC_AXI2SPI_CDC                                       |    <0.001 |
|               XIP_RECEIVE_FIFO_II                                                                     |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                     rdp_inst                                                                          |    <0.001 |
|                     rdpp1_inst                                                                        |    <0.001 |
|                     rst_d1_inst                                                                       |    <0.001 |
|                     wrp_inst                                                                          |    <0.001 |
|                     wrpp1_inst                                                                        |    <0.001 |
|                     wrpp2_inst                                                                        |    <0.001 |
|                     xpm_fifo_rst_inst                                                                 |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|             XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST                                                  |    <0.001 |
|             XIP_MODE_GEN.XIP_CR_I                                                                     |    <0.001 |
|             XIP_MODE_GEN.XIP_SR_I                                                                     |    <0.001 |
|     xlconcat_0                                                                                        |     0.000 |
|     xlconcat_1                                                                                        |     0.000 |
|     xlconstant_1                                                                                      |     0.000 |
|     xlconstant_2                                                                                      |     0.000 |
|   qspi_flash_io0_iobuf                                                                                |    <0.001 |
|   qspi_flash_io1_iobuf                                                                                |    <0.001 |
|   qspi_flash_io2_iobuf                                                                                |    <0.001 |
|   qspi_flash_io3_iobuf                                                                                |    <0.001 |
|   qspi_flash_ss_iobuf                                                                                 |    <0.001 |
|   rgb_led_tri_iobuf_0                                                                                 |    <0.001 |
|   rgb_led_tri_iobuf_1                                                                                 |    <0.001 |
|   rgb_led_tri_iobuf_2                                                                                 |    <0.001 |
|   rgb_led_tri_iobuf_3                                                                                 |    <0.001 |
|   rgb_led_tri_iobuf_4                                                                                 |    <0.001 |
|   rgb_led_tri_iobuf_5                                                                                 |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


