2018.09.25   chenzp   1.first version build up

2018.10.20   chenzp   1.TO.b1 "Min. TO width for interconnect for 5V/Quasi_HV MOS" update from 0.26 to 0.22 (drc)
                      2.TO.c3 "Min. TO space when 5V/Quasi_HV MOS TO to pickup TO" update from 0.44 to 0.5 (drc)
                      3.GT.c1 "Min. width for interconnect for 5V/Quasi_HV MOS" update from 0.48 to 0.2 (drc)
                      4.SN.c2 "Min. clearance from a SN region inside SPW to a pick-up P+ TO region" update form 0.24 to 0.03 (drc)
                      5.add SN.h2 "Min. extension of a SN region beyond a SNW pick-up N+TO region must be >= 0.03" (drc)
                      6.SP.c2 "Min. clearance from a SP region inside SNW to a pick-up N+ TO region" update form 0.24 to 0.03 (drc)
                      7.add SP.h2 "Min. extension of a SP region beyond a SPW pick-up P+TO region must be >= 0.03" (drc)
                      8.delete CT.b "Min. width of CT connection". CT dummy ring is not allowed (drc)
                      9.delete CT.e "Min. space between capacitor CT and CT connection" (drc)
                      10.add 5V MOS/QUASI_HV MOS/5V Diode device (LVS)
                      11.add GT.a4 "Min. width for channel length of Quasi_HV PMOS must be >= 1.0" (drc)
                      12.add GT.b4 "Min. width for channel length of Quasi_HV NMOS must be >= 1.0" (drc)
                      13.add Merge Ring Rule (drc)

2018.11.10   chenzp   1.add the softcheck of nsd and psd (butting).(LVS)


2018.11.30   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:8D10)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip

             chenzp   1.update the file typesetting.(DRC/LVS/Antenna)
                      2.redefine the softcheck of nsd and psd (butting).(LVS)


2019.01.16   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:8D10)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip

             chenzp   1.update TO.n/A1.h/A2.h min area rule.(DRC)

2019.01.28   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:8D10)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip

             chenzp   1.update dummy file.(DRC)
 
2019.02.25   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9E02)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip

             chenzp   1.Update TODUM.b2, check the run length when TODUM space = 1.(DRC)
                      2.PWB.e1 "Min clearance from PWB in SPW to nominal TO region" update from 0.52um to 0.9um.(DRC)
                      3.Update TODUM.e "Min clearance from DTO to DN/TB (Overlap is not allowed) >=0.54um".(DRC)
                      4.Add TODUM.e1 "Min clearance from DTO to SNW/SPW/EECELL (Overlap is not allowed) >= 1um ".(DRC)
                      5.Delete TODUM.m2 "Min clearance from DTO to CTDMY (Overlap is not allowed)".(DRC)

2019.03.10   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9E02)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
  
             chenzp   1.add DRC rule "Pwell_not_enclose_ptap: pwell without pick-up layer ptd is not allowed." (DRC)
                      2.add ERC rule "Pwell_not_enclose_ptap: pwell without pick-up layer ptd is not allowed." (LVS)
                      3.redefine SPW in softcheck. (LVS)

2019.03.19   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9E02)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
  
             chenzp   1.update "CSMC011_eFlash_layer_definition.xls"

2019.03.21   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9E02)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
  
             chenzp   1.delete pwell soft connection in softcheck. (LVS)
                      2.redefine SPW_pw soft connection in softcheck. (LVS)

2019.04.22   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9E02)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
  
             chenzp   1.Redefine device ESD NMOS MN[NM]. (LVS)

2019.05.28   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9E02)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
  
             chenzp   1.update DUMMY file

2019.07.12   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9E02)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
             chenzp   1.add "CHECK_CSMC_IP_DRC_Rule" option: 
                        "8.6.a.1: Min. width of non-salicided poly resistor must be >=0.58 um" (DRC)

2019.09.09   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9F07)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
             chenzp   1.Delete Merge_Ring.b/Merge_Ring.c/EECELL layer rule.
                      2.Update TO.t/GT.i/GT.n/GT.i.guid/SN.g/SN.g1/SN.g2/SI.a/SI.c/SI.e

2019.09.25   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9F07)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
             chenzp   1.Update SNW.q "SNW must contain only p+TO and ntap TO" (DRC)
                      2.Update rules.C/rules.R (XRC)
                      3.Redefine cmom connection.(LVS)


2019.10.08   LDR Document: 0.11 e-flash 2P8M Salicide 1.5V/3.3V/5V Technology Topological Design Rule (Version:9F07)
             EDR Document: 0.11 2P8M Ultra low leakage eflash Process Electrical Design Rule (Version:8B10)
             SPICE MODEL:N1128X00V01.zip
             chenzp   1.Update cellmap (LVS)
