{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 18:41:36 2015 " "Info: Processing started: Tue May 05 18:41:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projekt -c projekt " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projekt -c projekt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projekt EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"projekt\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[0\] " "Info: Pin sloup\[0\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[0] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[1\] " "Info: Pin sloup\[1\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[1] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[2\] " "Info: Pin sloup\[2\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[2] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[3\] " "Info: Pin sloup\[3\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[3] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[4\] " "Info: Pin sloup\[4\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[4] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[5\] " "Info: Pin sloup\[5\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[5] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[6\] " "Info: Pin sloup\[6\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[6] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sloup\[7\] " "Info: Pin sloup\[7\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { sloup[7] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 10 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sloup[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[0\] " "Info: Pin radek\[0\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[0] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[1\] " "Info: Pin radek\[1\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[1] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[2\] " "Info: Pin radek\[2\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[2] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[3\] " "Info: Pin radek\[3\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[3] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[4\] " "Info: Pin radek\[4\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[4] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[5\] " "Info: Pin radek\[5\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[5] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[6\] " "Info: Pin radek\[6\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[6] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "radek\[7\] " "Info: Pin radek\[7\] not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { radek[7] } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radek[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registr\[15\] " "Info: Destination node registr\[15\]" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 45 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cislo\[10\] " "Info: Destination node cislo\[10\]" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cislo\[15\] " "Info: Destination node cislo\[15\]" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cislo\[10\]  " "Info: Automatically promoted node cislo\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cislo\[10\]~33 " "Info: Destination node cislo\[10\]~33" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo[10]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cislo\[15\]  " "Info: Automatically promoted node cislo\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cislo\[15\]~43 " "Info: Destination node cislo\[15\]~43" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo[15]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registr\[15\]  " "Info: Automatically promoted node registr\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registr\[15\]~34 " "Info: Destination node registr\[15\]~34" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 45 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[15]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 45 -1 0 } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - Roèníková práce/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.405 ns register register " "Info: Estimated most critical path is register to register delay of 3.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prepin\[0\] 1 REG LAB_X19_Y9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y9; Fanout = 5; REG Node = 'prepin\[0\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin[0] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.596 ns) 1.578 ns LessThan0~1 2 COMB LAB_X20_Y9 1 " "Info: 2: + IC(0.982 ns) + CELL(0.596 ns) = 1.578 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { prepin[0] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.664 ns LessThan0~3 3 COMB LAB_X20_Y9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.664 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.750 ns LessThan0~5 4 COMB LAB_X20_Y9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.750 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.836 ns LessThan0~7 5 COMB LAB_X20_Y9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.836 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.922 ns LessThan0~9 6 COMB LAB_X20_Y9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.922 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.008 ns LessThan0~11 7 COMB LAB_X20_Y9 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.008 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.094 ns LessThan0~13 8 COMB LAB_X20_Y9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.094 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.600 ns LessThan0~14 9 COMB LAB_X20_Y9 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.600 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'LessThan0~14'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { LessThan0~13 LessThan0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 3.297 ns srd7\[5\]~0 10 COMB LAB_X20_Y9 1 " "Info: 10: + IC(0.160 ns) + CELL(0.537 ns) = 3.297 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'srd7\[5\]~0'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { LessThan0~14 srd7[5]~0 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.405 ns srd7\[5\] 11 REG LAB_X20_Y9 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 3.405 ns; Loc. = LAB_X20_Y9; Fanout = 3; REG Node = 'srd7\[5\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { srd7[5]~0 srd7[5] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 66.46 % ) " "Info: Total cell delay = 2.263 ns ( 66.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 33.54 % ) " "Info: Total interconnect delay = 1.142 ns ( 33.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.405 ns" { prepin[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 srd7[5]~0 srd7[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[0\] 0 " "Info: Pin \"sloup\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[1\] 0 " "Info: Pin \"sloup\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[2\] 0 " "Info: Pin \"sloup\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[3\] 0 " "Info: Pin \"sloup\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[4\] 0 " "Info: Pin \"sloup\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[5\] 0 " "Info: Pin \"sloup\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[6\] 0 " "Info: Pin \"sloup\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sloup\[7\] 0 " "Info: Pin \"sloup\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[0\] 0 " "Info: Pin \"radek\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[1\] 0 " "Info: Pin \"radek\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[2\] 0 " "Info: Pin \"radek\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[3\] 0 " "Info: Pin \"radek\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[4\] 0 " "Info: Pin \"radek\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[5\] 0 " "Info: Pin \"radek\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[6\] 0 " "Info: Pin \"radek\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "radek\[7\] 0 " "Info: Pin \"radek\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 18:41:55 2015 " "Info: Processing ended: Tue May 05 18:41:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
