#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 20 15:16:04 2022
# Process ID: 15892
# Current directory: C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1
# Command line: vivado.exe -log InputMod_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source InputMod_wrapper.tcl
# Log file: C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/InputMod_wrapper.vds
# Journal file: C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source InputMod_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Greg/Capstone/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 273.992 ; gain = 57.398
Command: synth_design -top InputMod_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 389.652 ; gain = 103.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'InputMod_wrapper' [C:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/hdl/InputMod_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'InputMod' [C:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/synth/InputMod.v:13]
INFO: [Synth 8-6157] synthesizing module 'InputMod_clk_wiz_0_0' [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'InputMod_clk_wiz_0_0' (1#1) [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'InputMod_clk_wiz_0_0' requires 4 connections, but only 3 given [C:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/synth/InputMod.v:35]
INFO: [Synth 8-6157] synthesizing module 'InputMod_fifo_generator_0_0' [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InputMod_fifo_generator_0_0' (2#1) [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'InputMod_fifo_generator_0_0' requires 8 connections, but only 6 given [C:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/synth/InputMod.v:39]
INFO: [Synth 8-6157] synthesizing module 'InputMod_selectio_wiz_0_0' [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_selectio_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'InputMod_selectio_wiz_0_0' (3#1) [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_selectio_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'InputMod_xlconstant_0_0' [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InputMod_xlconstant_0_0' (4#1) [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/.Xil/Vivado-15892-Gregory/realtime/InputMod_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InputMod' (5#1) [C:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/synth/InputMod.v:13]
INFO: [Synth 8-6155] done synthesizing module 'InputMod_wrapper' (6#1) [C:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/hdl/InputMod_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 444.020 ; gain = 157.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 444.020 ; gain = 157.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 444.020 ; gain = 157.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0_in_context.xdc] for cell 'InputMod_i/selectio_wiz_0'
Finished Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0_in_context.xdc] for cell 'InputMod_i/selectio_wiz_0'
Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_xlconstant_0_0/InputMod_xlconstant_0_0/InputMod_xlconstant_0_0_in_context.xdc] for cell 'InputMod_i/xlconstant_0'
Finished Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_xlconstant_0_0/InputMod_xlconstant_0_0/InputMod_xlconstant_0_0_in_context.xdc] for cell 'InputMod_i/xlconstant_0'
Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_fifo_generator_0_0/InputMod_fifo_generator_0_0/InputMod_fifo_generator_0_0_in_context.xdc] for cell 'InputMod_i/fifo_generator_0'
Finished Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_fifo_generator_0_0/InputMod_fifo_generator_0_0/InputMod_fifo_generator_0_0_in_context.xdc] for cell 'InputMod_i/fifo_generator_0'
Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0_in_context.xdc] for cell 'InputMod_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0_in_context.xdc] for cell 'InputMod_i/clk_wiz_0'
Parsing XDC File [C:/Users/Greg/Capstone/digilent-xdc-master/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [C:/Users/Greg/Capstone/digilent-xdc-master/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Greg/Capstone/digilent-xdc-master/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/InputMod_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/InputMod_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 700.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 700.133 ; gain = 414.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 700.133 ; gain = 414.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for InP. (constraint file  c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for InP. (constraint file  c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0/InputMod_selectio_wiz_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Greg/Capstone/InputModule/InputModule.srcs/sources_1/bd/InputMod/ip/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0/InputMod_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for InputMod_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InputMod_i/selectio_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InputMod_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InputMod_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for InputMod_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 700.133 ; gain = 414.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 700.133 ; gain = 414.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 700.133 ; gain = 414.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'InputMod_i/clk_wiz_0/clk_out1' to pin 'InputMod_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 745.230 ; gain = 459.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 745.230 ; gain = 459.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 745.230 ; gain = 459.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.359 ; gain = 460.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.359 ; gain = 460.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.359 ; gain = 460.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.359 ; gain = 460.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.359 ; gain = 460.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.359 ; gain = 460.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |InputMod_clk_wiz_0_0        |         1|
|2     |InputMod_fifo_generator_0_0 |         1|
|3     |InputMod_selectio_wiz_0_0   |         1|
|4     |InputMod_xlconstant_0_0     |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |InputMod_clk_wiz_0_0        |     1|
|2     |InputMod_fifo_generator_0_0 |     1|
|3     |InputMod_selectio_wiz_0_0   |     1|
|4     |InputMod_xlconstant_0_0     |     1|
|5     |IBUF                        |     1|
|6     |OBUF                        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |     9|
|2     |  InputMod_i |InputMod |     7|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.359 ; gain = 460.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 746.391 ; gain = 204.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 746.391 ; gain = 460.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 765.008 ; gain = 491.012
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Greg/Capstone/InputModule/InputModule.runs/synth_1/InputMod_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file InputMod_wrapper_utilization_synth.rpt -pb InputMod_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 765.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 15:16:40 2022...
