static void F_1 ( int V_1 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nunsigned int V_3 = 1 << V_2 ;\r\nF_3 ( & V_4 -> V_5 , V_3 ) ;\r\nF_3 ( & V_4 -> V_6 , V_3 ) ;\r\nF_3 ( & V_4 -> V_7 , V_3 ) ;\r\nF_3 ( & V_4 -> V_8 , V_3 ) ;\r\n}\r\nstatic void F_4 ( int V_1 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nunsigned int V_3 = 1 << V_2 ;\r\nF_3 ( & V_9 -> V_10 , V_3 ) ;\r\nF_3 ( & V_9 -> V_11 , V_3 ) ;\r\nF_3 ( & V_9 -> V_12 , V_3 ) ;\r\nF_3 ( & V_9 -> V_13 , V_3 ) ;\r\n}\r\nstatic void F_5 ( int V_1 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nunsigned int V_3 = 1 << V_2 ;\r\nF_6 ( & V_4 -> V_5 , V_3 ) ;\r\nF_6 ( & V_4 -> V_6 , V_3 ) ;\r\nF_6 ( & V_4 -> V_7 , V_3 ) ;\r\nF_6 ( & V_4 -> V_8 , V_3 ) ;\r\n}\r\nstatic void F_7 ( int V_1 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nunsigned int V_3 = 1 << V_2 ;\r\nF_6 ( & V_9 -> V_10 , V_3 ) ;\r\nF_6 ( & V_9 -> V_11 , V_3 ) ;\r\nF_6 ( & V_9 -> V_12 , V_3 ) ;\r\nF_6 ( & V_9 -> V_13 , V_3 ) ;\r\n}\r\nstatic void F_8 ( bool V_14 , T_1 V_3 )\r\n{\r\nif ( V_14 )\r\nF_3 ( & V_4 -> V_15 , V_3 ) ;\r\nelse\r\nF_6 ( & V_4 -> V_15 , V_3 ) ;\r\n}\r\nstatic void F_9 ( bool V_14 , T_1 V_3 )\r\n{\r\nif ( V_14 )\r\nF_3 ( & V_9 -> V_15 [ 0 ] , V_3 ) ;\r\nelse\r\nF_6 ( & V_9 -> V_15 [ 0 ] , V_3 ) ;\r\n}\r\nstatic void F_10 ( int V_1 , int V_16 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nunsigned int V_3 = 1 << V_2 ;\r\nswitch ( V_16 ) {\r\ncase V_17 :\r\nF_3 ( & V_4 -> V_18 , V_3 ) ;\r\nbreak;\r\ncase V_19 :\r\nF_3 ( & V_4 -> V_20 , V_3 ) ;\r\nbreak;\r\ndefault:\r\nF_11 ( L_1 , V_16 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_12 ( int V_1 , int V_16 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nT_1 V_3 = 1 << F_13 ( V_1 ) ;\r\nswitch ( V_16 ) {\r\ncase V_17 :\r\nF_3 ( & V_9 -> V_21 , 1 << V_2 ) ;\r\nbreak;\r\ncase V_19 :\r\nF_3 ( & V_9 -> V_22 , V_3 ) ;\r\nbreak;\r\ncase V_23 :\r\nF_3 ( & V_9 -> V_24 , V_3 ) ;\r\nbreak;\r\ncase V_25 :\r\nF_3 ( & V_9 -> V_26 , V_3 ) ;\r\nbreak;\r\ndefault:\r\nF_11 ( L_1 , V_16 ) ;\r\n}\r\n}\r\nstatic void F_14 ( int V_1 )\r\n{\r\nF_10 ( V_1 , V_19 ) ;\r\n}\r\nstatic void F_15 ( int V_1 )\r\n{\r\nint V_27 = F_16 ( V_1 ) ;\r\nF_17 ( V_27 ) ;\r\n}\r\nstatic void F_18 ( int V_1 )\r\n{\r\n#ifdef F_19\r\nint V_28 ;\r\nif ( V_29 == 2 ) {\r\nV_28 = F_20 ( V_1 ) ;\r\nif ( F_21 ( V_28 ) && F_21 ( V_28 + 1 ) ) {\r\nF_12 ( V_1 , V_23 ) ;\r\n} else {\r\nF_15 ( V_1 ) ;\r\n}\r\n}\r\n#endif\r\nif ( V_29 == 1 )\r\nF_12 ( V_1 , V_23 ) ;\r\n}\r\nstatic void F_22 ( int V_1 , int V_16 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nunsigned int V_3 = 1 << V_2 ;\r\nswitch ( V_16 ) {\r\ncase V_17 :\r\nF_6 ( & V_4 -> V_18 , V_3 ) ;\r\nbreak;\r\ncase V_19 :\r\nF_6 ( & V_4 -> V_20 , V_3 ) ;\r\nbreak;\r\ndefault:\r\nF_11 ( L_1 , V_16 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_23 ( int V_1 )\r\n{\r\nF_22 ( V_1 , V_19 ) ;\r\nF_5 ( V_1 ) ;\r\n}\r\nstatic void F_24 ( int V_1 , int V_16 )\r\n{\r\nint V_2 = F_2 ( V_1 ) ;\r\nT_1 V_3 = 1 << F_13 ( V_1 ) ;\r\nswitch ( V_16 ) {\r\ncase V_17 :\r\nF_3 ( & V_9 -> V_30 , 1 << V_2 ) ;\r\nbreak;\r\ncase V_19 :\r\nF_3 ( & V_9 -> V_31 , V_3 ) ;\r\nbreak;\r\ncase V_23 :\r\nF_3 ( & V_9 -> V_32 , V_3 ) ;\r\nbreak;\r\ncase V_25 :\r\nF_3 ( & V_9 -> V_33 , V_3 ) ;\r\nbreak;\r\ndefault:\r\nF_11 ( L_1 , V_16 ) ;\r\n}\r\n}\r\nstatic void F_25 ( int V_1 )\r\n{\r\nF_24 ( V_1 , V_23 ) ;\r\nF_7 ( V_1 ) ;\r\n}\r\nstatic int F_26 ( int V_16 )\r\n{\r\nT_1 * V_34 = & V_4 -> V_35 ;\r\nint V_36 = 0 ;\r\nint V_37 ;\r\nswitch ( V_16 ) {\r\ncase V_38 :\r\nF_3 ( V_34 , V_39 ) ;\r\nV_37 = F_27 (\r\n! ( F_28 ( V_34 ) & V_39 ) , 10000 , 10 ) ;\r\nif ( ! V_37 ) {\r\nF_29 ( L_2 ) ;\r\nV_36 = - V_40 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_11 ( L_3 , V_16 ) ;\r\nV_36 = - V_41 ;\r\n}\r\nreturn V_36 ;\r\n}\r\nstatic int F_30 ( int V_16 )\r\n{\r\nT_1 * V_34 = & V_9 -> V_35 ;\r\nint V_36 = 0 ;\r\nint V_37 ;\r\nswitch ( V_16 ) {\r\ncase V_42 :\r\nF_3 ( V_34 , V_43 ) ;\r\nF_3 ( V_34 , V_44 ) ;\r\nV_37 = F_27 (\r\n! ( F_28 ( V_34 ) & V_45 ) , 10000 , 10 ) ;\r\nif ( ! V_37 ) {\r\nF_29 ( L_4 ) ;\r\nV_36 = - V_40 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_11 ( L_5 , V_16 ) ;\r\nV_36 = - V_41 ;\r\n}\r\nreturn V_36 ;\r\n}\r\nstatic int F_31 ( void )\r\n{\r\nreturn F_26 ( V_38 ) ;\r\n}\r\nstatic int F_32 ( void )\r\n{\r\nreturn F_30 ( V_42 ) ;\r\n}\r\nstatic void F_33 ( T_1 * V_46 , int V_47 )\r\n{\r\nstatic T_1 V_3 ;\r\nif ( V_47 ) {\r\nV_3 = F_28 ( V_46 ) ;\r\nF_6 ( V_46 , V_3 ) ;\r\n} else {\r\nF_3 ( V_46 , V_3 ) ;\r\n}\r\nF_28 ( V_46 ) ;\r\n}\r\nstatic void F_34 ( bool V_47 )\r\n{\r\nF_33 ( & V_4 -> V_48 , V_47 ) ;\r\n}\r\nstatic void F_35 ( bool V_47 )\r\n{\r\nF_33 ( & V_9 -> V_49 , V_47 ) ;\r\n}\r\nstatic unsigned int F_36 ( void )\r\n{\r\nreturn V_50 ;\r\n}\r\nint T_2 F_37 ( void )\r\n{\r\nstruct V_51 * V_52 ;\r\nconst struct V_53 * V_54 ;\r\nvoid T_3 * V_55 ;\r\nV_52 = F_38 ( NULL , V_56 , & V_54 ) ;\r\nif ( ! V_52 )\r\nreturn 0 ;\r\nV_55 = F_39 ( V_52 , 0 ) ;\r\nF_40 ( V_52 ) ;\r\nif ( ! V_55 ) {\r\nF_29 ( L_6 ) ;\r\nreturn - V_57 ;\r\n}\r\nV_4 = V_55 ;\r\nV_9 = V_55 ;\r\nV_50 = V_58 ;\r\nV_59 = V_54 -> V_60 ;\r\nreturn 0 ;\r\n}
