# 1 "arch/arm/boot/dts/sun8i-t3-cqa3t-bv3.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sun8i-t3-cqa3t-bv3.dts"
# 46 "arch/arm/boot/dts/sun8i-t3-cqa3t-bv3.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/sun8i-r40.dtsi" 1
# 44 "arch/arm/boot/dts/sun8i-r40.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 45 "arch/arm/boot/dts/sun8i-r40.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun6i-rtc.h" 1
# 46 "arch/arm/boot/dts/sun8i-r40.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-de2.h" 1
# 47 "arch/arm/boot/dts/sun8i-r40.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-r40-ccu.h" 1
# 48 "arch/arm/boot/dts/sun8i-r40.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-tcon-top.h" 1
# 49 "arch/arm/boot/dts/sun8i-r40.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun8i-r40-ccu.h" 1
# 50 "arch/arm/boot/dts/sun8i-r40.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun8i-de2.h" 1
# 51 "arch/arm/boot/dts/sun8i-r40.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 52 "arch/arm/boot/dts/sun8i-r40.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;
 interrupt-parent = <&gic>;

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc24M: osc24M {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-accuracy = <50000>;
   clock-output-names = "osc24M";
  };

  osc32k: osc32k {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-accuracy = <20000>;
   clock-output-names = "ext-osc32k";
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
   clocks = <&ccu 24>;
   clock-names = "cpu";
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <1>;
   clocks = <&ccu 24>;
   clock-names = "cpu";
   #cooling-cells = <2>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <2>;
   clocks = <&ccu 24>;
   clock-names = "cpu";
   #cooling-cells = <2>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <3>;
   clocks = <&ccu 24>;
   clock-names = "cpu";
   #cooling-cells = <2>;
  };
 };

 de: display-engine {
  compatible = "allwinner,sun8i-r40-display-engine";
  allwinner,pipelines = <&mixer0>, <&mixer1>;
  status = "disabled";
 };

 thermal-zones {
  cpu_thermal: cpu0-thermal {

   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&ths 0>;

   trips {
    cpu_hot_trip: cpu-hot {
     temperature = <80000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_very_hot_trip: cpu-very-hot {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
    cpu-hot-limit {
     trip = <&cpu_hot_trip>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  gpu_thermal: gpu-thermal {

   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&ths 1>;
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  display_clocks: clock@1000000 {
   compatible = "allwinner,sun8i-r40-de2-clk",
         "allwinner,sun8i-h3-de2-clk";
   reg = <0x01000000 0x10000>;
   clocks = <&ccu 60>,
     <&ccu 140>;
   clock-names = "bus",
          "mod";
   resets = <&ccu 36>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  mixer0: mixer@1100000 {
   compatible = "allwinner,sun8i-r40-de2-mixer-0";
   reg = <0x01100000 0x100000>;
   clocks = <&display_clocks 0>,
     <&display_clocks 6>;
   clock-names = "bus",
          "mod";
   resets = <&display_clocks 0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    mixer0_out: port@1 {
     reg = <1>;
     mixer0_out_tcon_top: endpoint {
      remote-endpoint = <&tcon_top_mixer0_in_mixer0>;
     };
    };
   };
  };

  mixer1: mixer@1200000 {
   compatible = "allwinner,sun8i-r40-de2-mixer-1";
   reg = <0x01200000 0x100000>;
   clocks = <&display_clocks 1>,
     <&display_clocks 7>;
   clock-names = "bus",
          "mod";
   resets = <&display_clocks 2>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    mixer1_out: port@1 {
     reg = <1>;
     mixer1_out_tcon_top: endpoint {
      remote-endpoint = <&tcon_top_mixer1_in_mixer1>;
     };
    };
   };
  };

  deinterlace: deinterlace@1400000 {
   compatible = "allwinner,sun8i-r40-deinterlace",
         "allwinner,sun8i-h3-deinterlace";
   reg = <0x01400000 0x20000>;
   clocks = <&ccu 55>,
     <&ccu 146>,





     <&ccu 135>;
   clock-names = "bus", "mod", "ram";
   resets = <&ccu 31>;
   interrupts = <0 93 4>;
   interconnects = <&mbus 9>;
   interconnect-names = "dma-mem";
  };

  syscon: system-control@1c00000 {
   compatible = "allwinner,sun8i-r40-system-control",
         "allwinner,sun4i-a10-system-control";
   reg = <0x01c00000 0x30>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   sram_c: sram@1d00000 {
    compatible = "mmio-sram";
    reg = <0x01d00000 0xd0000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x01d00000 0xd0000>;

    ve_sram: sram-section@0 {
     compatible = "allwinner,sun8i-r40-sram-c1",
           "allwinner,sun4i-a10-sram-c1";
     reg = <0x000000 0x80000>;
    };
   };
  };

  nmi_intc: interrupt-controller@1c00030 {
   compatible = "allwinner,sun7i-a20-sc-nmi";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x01c00030 0x0c>;
   interrupts = <0 0 4>;
  };

  dma: dma-controller@1c02000 {
   compatible = "allwinner,sun8i-r40-dma",
         "allwinner,sun50i-a64-dma";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 27 4>;
   clocks = <&ccu 31>;
   dma-channels = <16>;
   dma-requests = <31>;
   resets = <&ccu 7>;
   #dma-cells = <1>;
  };

  spi0: spi@1c05000 {
   compatible = "allwinner,sun8i-r40-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x01c05000 0x1000>;
   interrupts = <0 10 4>;
   clocks = <&ccu 41>, <&ccu 113>;
   clock-names = "ahb", "mod";
   resets = <&ccu 17>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi1: spi@1c06000 {
   compatible = "allwinner,sun8i-r40-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x01c06000 0x1000>;
   interrupts = <0 11 4>;
   clocks = <&ccu 42>, <&ccu 114>;
   clock-names = "ahb", "mod";
   resets = <&ccu 18>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  csi0: csi@1c09000 {
   compatible = "allwinner,sun8i-r40-csi0",
         "allwinner,sun7i-a20-csi0";
   reg = <0x01c09000 0x1000>;
   interrupts = <0 42 4>;
   clocks = <&ccu 56>, <&ccu 148>,
     <&ccu 134>;
   clock-names = "bus", "isp", "ram";
   resets = <&ccu 32>;
   interconnects = <&mbus 5>;
   interconnect-names = "dma-mem";
   status = "disabled";
  };

  video-codec@1c0e000 {
   compatible = "allwinner,sun8i-r40-video-engine";
   reg = <0x01c0e000 0x1000>;
   clocks = <&ccu 53>, <&ccu 150>,
   <&ccu 133>;
   clock-names = "ahb", "mod", "ram";
   resets = <&ccu 29>;
   interrupts = <0 53 4>;
   allwinner,sram = <&ve_sram 1>;
  };

  mmc0: mmc@1c0f000 {
   compatible = "allwinner,sun8i-r40-mmc",
         "allwinner,sun50i-a64-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ccu 32>, <&ccu 107>;
   clock-names = "ahb", "mmc";
   resets = <&ccu 8>;
   reset-names = "ahb";
   pinctrl-0 = <&mmc0_pins>;
   pinctrl-names = "default";
   interrupts = <0 32 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@1c10000 {
   compatible = "allwinner,sun8i-r40-mmc",
         "allwinner,sun50i-a64-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ccu 33>, <&ccu 108>;
   clock-names = "ahb", "mmc";
   resets = <&ccu 9>;
   reset-names = "ahb";
   interrupts = <0 33 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@1c11000 {
   compatible = "allwinner,sun8i-r40-emmc",
         "allwinner,sun50i-a64-emmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&ccu 34>, <&ccu 109>;
   clock-names = "ahb", "mmc";
   resets = <&ccu 10>;
   reset-names = "ahb";
   pinctrl-0 = <&mmc2_pins>;
   pinctrl-names = "default";
   interrupts = <0 34 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc3: mmc@1c12000 {
   compatible = "allwinner,sun8i-r40-mmc",
         "allwinner,sun50i-a64-mmc";
   reg = <0x01c12000 0x1000>;
   clocks = <&ccu 35>, <&ccu 110>;
   clock-names = "ahb", "mmc";
   resets = <&ccu 11>;
   reset-names = "ahb";
   pinctrl-0 = <&mmc3_pins>;
   pinctrl-names = "default";
   interrupts = <0 35 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  usbphy: phy@1c13400 {
   compatible = "allwinner,sun8i-r40-usb-phy";
   reg = <0x01c13400 0x14>,
         <0x01c14800 0x4>,
         <0x01c19800 0x4>,
         <0x01c1c800 0x4>;
   reg-names = "phy_ctrl",
        "pmu0",
        "pmu1",
        "pmu2";
   clocks = <&ccu 124>,
     <&ccu 125>,
     <&ccu 126>;
   clock-names = "usb0_phy",
          "usb1_phy",
          "usb2_phy";
   resets = <&ccu 0>,
     <&ccu 1>,
     <&ccu 2>;
   reset-names = "usb0_reset",
          "usb1_reset",
          "usb2_reset";
   status = "disabled";
   #phy-cells = <1>;
  };

  crypto: crypto@1c15000 {
   compatible = "allwinner,sun8i-r40-crypto";
   reg = <0x01c15000 0x1000>;
   interrupts = <0 94 4>;
   clocks = <&ccu 30>, <&ccu 112>;
   clock-names = "bus", "mod";
   resets = <&ccu 6>;
  };

  spi2: spi@1c17000 {
   compatible = "allwinner,sun8i-r40-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x01c17000 0x1000>;
   interrupts = <0 12 4>;
   clocks = <&ccu 43>, <&ccu 115>;
   clock-names = "ahb", "mod";
   resets = <&ccu 19>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  ahci: sata@1c18000 {
   compatible = "allwinner,sun8i-r40-ahci";
   reg = <0x01c18000 0x1000>;
   interrupts = <0 56 4>;
   clocks = <&ccu 45>, <&ccu 123>;
   resets = <&ccu 21>;
   reset-names = "ahci";
   status = "disabled";
  };

  ehci1: usb@1c19000 {
   compatible = "allwinner,sun8i-r40-ehci", "generic-ehci";
   reg = <0x01c19000 0x100>;
   interrupts = <0 76 4>;
   clocks = <&ccu 48>;
   resets = <&ccu 24>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci1: usb@1c19400 {
   compatible = "allwinner,sun8i-r40-ohci", "generic-ohci";
   reg = <0x01c19400 0x100>;
   interrupts = <0 64 4>;
   clocks = <&ccu 51>,
     <&ccu 128>;
   resets = <&ccu 27>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci2: usb@1c1c000 {
   compatible = "allwinner,sun8i-r40-ehci", "generic-ehci";
   reg = <0x01c1c000 0x100>;
   interrupts = <0 78 4>;
   clocks = <&ccu 49>;
   resets = <&ccu 25>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci2: usb@1c1c400 {
   compatible = "allwinner,sun8i-r40-ohci", "generic-ohci";
   reg = <0x01c1c400 0x100>;
   interrupts = <0 65 4>;
   clocks = <&ccu 52>,
     <&ccu 129>;
   resets = <&ccu 28>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  spi3: spi@1c1f000 {
   compatible = "allwinner,sun8i-r40-spi",
         "allwinner,sun8i-h3-spi";
   reg = <0x01c1f000 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&ccu 44>, <&ccu 116>;
   clock-names = "ahb", "mod";
   resets = <&ccu 20>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  ccu: clock@1c20000 {
   compatible = "allwinner,sun8i-r40-ccu";
   reg = <0x01c20000 0x400>;
   clocks = <&osc24M>, <&rtc 0>;
   clock-names = "hosc", "losc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  rtc: rtc@1c20400 {
   compatible = "allwinner,sun8i-r40-rtc";
   reg = <0x01c20400 0x400>;
   interrupts = <0 24 4>;
   clock-output-names = "osc32k", "osc32k-out";
   clocks = <&osc32k>;
   #clock-cells = <1>;
  };

  pio: pinctrl@1c20800 {
   compatible = "allwinner,sun8i-r40-pinctrl";
   reg = <0x01c20800 0x400>;
   interrupts = <0 28 4>;
   clocks = <&ccu 79>, <&osc24M>,
     <&rtc 0>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #gpio-cells = <3>;

   can_ph_pins: can-ph-pins {
    pins = "PH20", "PH21";
    function = "can";
   };

   can_pa_pins: can-pa-pins {
    pins = "PA16", "PA17";
    function = "can";
   };

   clk_out_a_pin: clk-out-a-pin {
    pins = "PI12";
    function = "clk_out_a";
   };

   /omit-if-no-ref/
   csi0_8bits_pins: csi0-8bits-pins {
    pins = "PE0", "PE2", "PE3", "PE4", "PE5",
           "PE6", "PE7", "PE8", "PE9", "PE10",
           "PE11";
    function = "csi0";
   };

   /omit-if-no-ref/
   csi0_mclk_pin: csi0-mclk-pin {
    pins = "PE1";
    function = "csi0";
   };

   gmac_rgmii_pins: gmac-rgmii-pins {
    pins = "PA0", "PA1", "PA2", "PA3",
           "PA4", "PA5", "PA6", "PA7",
           "PA8", "PA10", "PA11", "PA12",
           "PA13", "PA15", "PA16";
    function = "gmac";




    drive-strength = <40>;
   };

   i2c0_pins: i2c0-pins {
    pins = "PB0", "PB1";
    function = "i2c0";
   };

   i2c1_pins: i2c1-pins {
    pins = "PB18", "PB19";
    function = "i2c1";
   };

   i2c2_pins: i2c2-pins {
    pins = "PB20", "PB21";
    function = "i2c2";
   };

   i2c3_pins: i2c3-pins {
    pins = "PI0", "PI1";
    function = "i2c3";
   };

   i2c4_pins: i2c4-pins {
    pins = "PI2", "PI3";
    function = "i2c4";
   };

   ir0_pins: ir0-pins {
    pins = "PB4";
    function = "ir0";
   };

   ir1_pins: ir1-pins {
    pins = "PB23";
    function = "ir1";
   };

   mmc0_pins: mmc0-pins {
    pins = "PF0", "PF1", "PF2",
           "PF3", "PF4", "PF5";
    function = "mmc0";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc1_pg_pins: mmc1-pg-pins {
    pins = "PG0", "PG1", "PG2",
           "PG3", "PG4", "PG5";
    function = "mmc1";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc2_pins: mmc2-pins {
    pins = "PC5", "PC6", "PC7", "PC8", "PC9",
           "PC10", "PC11", "PC12", "PC13", "PC14",
           "PC15", "PC24";
    function = "mmc2";
    drive-strength = <30>;
    bias-pull-up;
   };

   /omit-if-no-ref/
   mmc3_pins: mmc3-pins {
    pins = "PI4", "PI5", "PI6",
           "PI7", "PI8", "PI9";
    function = "mmc3";
    drive-strength = <30>;
    bias-pull-up;
   };

   /omit-if-no-ref/
   spi0_pc_pins: spi0-pc-pins {
    pins = "PC0", "PC1", "PC2";
    function = "spi0";
   };

   /omit-if-no-ref/
   spi0_cs0_pc_pin: spi0-cs0-pc-pin {
    pins = "PC23";
    function = "spi0";
   };

   /omit-if-no-ref/
   spi1_pi_pins: spi1-pi-pins {
    pins = "PI17", "PI18", "PI19";
    function = "spi1";
   };

   /omit-if-no-ref/
   spi1_cs0_pi_pin: spi1-cs0-pi-pin {
    pins = "PI16";
    function = "spi1";
   };

   /omit-if-no-ref/
   spi1_cs1_pi_pin: spi1-cs1-pi-pin {
    pins = "PI15";
    function = "spi1";
   };

   /omit-if-no-ref/
   uart0_pb_pins: uart0-pb-pins {
    pins = "PB22", "PB23";
    function = "uart0";
   };

   /omit-if-no-ref/
   uart2_pi_pins: uart2-pi-pins {
    pins = "PI18", "PI19";
    function = "uart2";
   };

   /omit-if-no-ref/
   uart2_rts_cts_pi_pins: uart2-rts-cts-pi-pins{
    pins = "PI16", "PI17";
    function = "uart2";
   };

   /omit-if-no-ref/
   uart3_pg_pins: uart3-pg-pins {
    pins = "PG6", "PG7";
    function = "uart3";
   };

   /omit-if-no-ref/
   uart3_rts_cts_pg_pins: uart3-rts-cts-pg-pins {
    pins = "PG8", "PG9";
    function = "uart3";
   };

   /omit-if-no-ref/
   uart4_pg_pins: uart4-pg-pins {
    pins = "PG10", "PG11";
    function = "uart4";
   };

   /omit-if-no-ref/
   uart5_ph_pins: uart5-ph-pins {
    pins = "PH6", "PH7";
    function = "uart5";
   };

   /omit-if-no-ref/
   uart7_pi_pins: uart7-pi-pins {
    pins = "PI20", "PI21";
    function = "uart7";
   };
  };

  timer@1c20c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x01c20c00 0x90>;
   interrupts = <0 22 4>,
         <0 23 4>,
         <0 24 4>,
         <0 25 4>,
         <0 67 4>,
         <0 68 4>;
   clocks = <&osc24M>;
  };

  wdt: watchdog@1c20c90 {
   compatible = "allwinner,sun4i-a10-wdt";
   reg = <0x01c20c90 0x10>;
   interrupts = <0 24 4>;
   clocks = <&osc24M>;
  };

  ir0: ir@1c21800 {
   compatible = "allwinner,sun8i-r40-ir",
         "allwinner,sun6i-a31-ir";
   reg = <0x01c21800 0x400>;
   pinctrl-0 = <&ir0_pins>;
   pinctrl-names = "default";
   clocks = <&ccu 80>, <&ccu 130>;
   clock-names = "apb", "ir";
   interrupts = <0 5 4>;
   resets = <&ccu 57>;
   status = "disabled";
  };

  ir1: ir@1c21c00 {
   compatible = "allwinner,sun8i-r40-ir",
         "allwinner,sun6i-a31-ir";
   reg = <0x01c21c00 0x400>;
   pinctrl-0 = <&ir1_pins>;
   pinctrl-names = "default";
   clocks = <&ccu 81>, <&ccu 131>;
   clock-names = "apb", "ir";
   interrupts = <0 6 4>;
   resets = <&ccu 58>;
   status = "disabled";
  };

  i2s0: i2s@1c22000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-r40-i2s",
         "allwinner,sun8i-h3-i2s";
   reg = <0x01c22000 0x400>;
   interrupts = <0 16 4>;
   clocks = <&ccu 84>, <&ccu 117>;
   clock-names = "apb", "mod";
   resets = <&ccu 61>;
   dmas = <&dma 3>, <&dma 3>;
   dma-names = "rx", "tx";
  };

  i2s1: i2s@1c22400 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-r40-i2s",
         "allwinner,sun8i-h3-i2s";
   reg = <0x01c22400 0x400>;
   interrupts = <0 87 4>;
   clocks = <&ccu 85>, <&ccu 118>;
   clock-names = "apb", "mod";
   resets = <&ccu 62>;
   dmas = <&dma 4>, <&dma 4>;
   dma-names = "rx", "tx";
  };

  i2s2: i2s@1c22800 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-r40-i2s",
         "allwinner,sun8i-h3-i2s";
   reg = <0x01c22800 0x400>;
   interrupts = <0 90 4>;
   clocks = <&ccu 86>, <&ccu 119>;
   clock-names = "apb", "mod";
   resets = <&ccu 63>;
   dmas = <&dma 6>, <&dma 6>;
   dma-names = "rx", "tx";
  };

  ths: thermal-sensor@1c24c00 {
   compatible = "allwinner,sun8i-r40-ths";
   reg = <0x01c24c00 0x100>;
   clocks = <&ccu 82>, <&ccu 105>;
   clock-names = "bus", "mod";
   interrupts = <0 36 4>;
   resets = <&ccu 59>;

   #thermal-sensor-cells = <1>;
  };

  uart0: serial@1c28000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28000 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 96>;
   resets = <&ccu 73>;
   status = "disabled";
  };

  uart1: serial@1c28400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28400 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 97>;
   resets = <&ccu 74>;
   status = "disabled";
  };

  uart2: serial@1c28800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28800 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 98>;
   resets = <&ccu 75>;
   status = "disabled";
  };

  uart3: serial@1c28c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28c00 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 99>;
   resets = <&ccu 76>;
   status = "disabled";
  };

  uart4: serial@1c29000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29000 0x400>;
   interrupts = <0 17 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 100>;
   resets = <&ccu 77>;
   status = "disabled";
  };

  uart5: serial@1c29400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29400 0x400>;
   interrupts = <0 18 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 101>;
   resets = <&ccu 78>;
   status = "disabled";
  };

  uart6: serial@1c29800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29800 0x400>;
   interrupts = <0 19 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 102>;
   resets = <&ccu 79>;
   status = "disabled";
  };

  uart7: serial@1c29c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29c00 0x400>;
   interrupts = <0 20 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 103>;
   resets = <&ccu 80>;
   status = "disabled";
  };

  i2c0: i2c@1c2ac00 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2ac00 0x400>;
   interrupts = <0 7 4>;
   clocks = <&ccu 87>;
   resets = <&ccu 64>;
   pinctrl-0 = <&i2c0_pins>;
   pinctrl-names = "default";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@1c2b000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 8 4>;
   clocks = <&ccu 88>;
   resets = <&ccu 65>;
   pinctrl-0 = <&i2c1_pins>;
   pinctrl-names = "default";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@1c2b400 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b400 0x400>;
   interrupts = <0 9 4>;
   clocks = <&ccu 89>;
   resets = <&ccu 66>;
   pinctrl-0 = <&i2c2_pins>;
   pinctrl-names = "default";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c3: i2c@1c2b800 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b800 0x400>;
   interrupts = <0 88 4>;
   clocks = <&ccu 90>;
   resets = <&ccu 67>;
   pinctrl-0 = <&i2c3_pins>;
   pinctrl-names = "default";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  can0: can@1c2bc00 {
   compatible = "allwinner,sun8i-r40-can";
   reg = <0x01c2bc00 0x400>;
   interrupts = <0 26 4>;
   clocks = <&ccu 91>;
   resets = <&ccu 68>;
   status = "disabled";
  };

  i2c4: i2c@1c2c000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2c000 0x400>;
   interrupts = <0 89 4>;
   clocks = <&ccu 95>;
   resets = <&ccu 72>;
   pinctrl-0 = <&i2c4_pins>;
   pinctrl-names = "default";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mali: gpu@1c40000 {
   compatible = "allwinner,sun8i-r40-mali", "arm,mali-400";
   reg = <0x01c40000 0x10000>;
   interrupts = <0 69 4>,
         <0 70 4>,
         <0 71 4>,
         <0 72 4>,
         <0 74 4>,
         <0 75 4>,
         <0 73 4>;
   interrupt-names = "gp",
       "gpmmu",
       "pp0",
       "ppmmu0",
       "pp1",
       "ppmmu1",
       "pmu";
   clocks = <&ccu 65>, <&ccu 163>;
   clock-names = "bus", "core";
   resets = <&ccu 41>;
  };

  gmac: ethernet@1c50000 {
   compatible = "allwinner,sun8i-r40-gmac";
   syscon = <&ccu>;
   reg = <0x01c50000 0x10000>;
   interrupts = <0 85 4>;
   interrupt-names = "macirq";
   resets = <&ccu 40>;
   reset-names = "stmmaceth";
   clocks = <&ccu 64>;
   clock-names = "stmmaceth";
   status = "disabled";

   gmac_mdio: mdio {
    compatible = "snps,dwmac-mdio";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  mbus: dram-controller@1c62000 {
   compatible = "allwinner,sun8i-r40-mbus";
   reg = <0x01c62000 0x1000>;
   clocks = <&ccu 155>;
   #address-cells = <1>;
   #size-cells = <1>;
   dma-ranges = <0x00000000 0x40000000 0x80000000>;
   #interconnect-cells = <1>;
  };

  tcon_top: tcon-top@1c70000 {
   compatible = "allwinner,sun8i-r40-tcon-top";
   reg = <0x01c70000 0x1000>;
   clocks = <&ccu 75>,
     <&ccu 144>,
     <&ccu 157>,
     <&ccu 145>,
     <&ccu 158>,
     <&ccu 156>;
   clock-names = "bus",
          "tcon-tv0",
          "tve0",
          "tcon-tv1",
          "tve1",
          "dsi";
   clock-output-names = "tcon-top-tv0",
          "tcon-top-tv1",
          "tcon-top-dsi";
   resets = <&ccu 51>;
   #clock-cells = <1>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon_top_mixer0_in: port@0 {
     reg = <0>;

     tcon_top_mixer0_in_mixer0: endpoint {
      remote-endpoint = <&mixer0_out_tcon_top>;
     };
    };

    tcon_top_mixer0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     tcon_top_mixer0_out_tcon_lcd0: endpoint@0 {
      reg = <0>;
     };

     tcon_top_mixer0_out_tcon_lcd1: endpoint@1 {
      reg = <1>;
     };

     tcon_top_mixer0_out_tcon_tv0: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&tcon_tv0_in_tcon_top_mixer0>;
     };

     tcon_top_mixer0_out_tcon_tv1: endpoint@3 {
      reg = <3>;
      remote-endpoint = <&tcon_tv1_in_tcon_top_mixer0>;
     };
    };

    tcon_top_mixer1_in: port@2 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <2>;

     tcon_top_mixer1_in_mixer1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&mixer1_out_tcon_top>;
     };
    };

    tcon_top_mixer1_out: port@3 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <3>;

     tcon_top_mixer1_out_tcon_lcd0: endpoint@0 {
      reg = <0>;
     };

     tcon_top_mixer1_out_tcon_lcd1: endpoint@1 {
      reg = <1>;
     };

     tcon_top_mixer1_out_tcon_tv0: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&tcon_tv0_in_tcon_top_mixer1>;
     };

     tcon_top_mixer1_out_tcon_tv1: endpoint@3 {
      reg = <3>;
      remote-endpoint = <&tcon_tv1_in_tcon_top_mixer1>;
     };
    };

    tcon_top_hdmi_in: port@4 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <4>;

     tcon_top_hdmi_in_tcon_tv0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon_tv0_out_tcon_top>;
     };

     tcon_top_hdmi_in_tcon_tv1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon_tv1_out_tcon_top>;
     };
    };

    tcon_top_hdmi_out: port@5 {
     reg = <5>;

     tcon_top_hdmi_out_hdmi: endpoint {
      remote-endpoint = <&hdmi_in_tcon_top>;
     };
    };
   };
  };

  tcon_tv0: lcd-controller@1c73000 {
   compatible = "allwinner,sun8i-r40-tcon-tv";
   reg = <0x01c73000 0x1000>;
   interrupts = <0 51 4>;
   clocks = <&ccu 73>, <&tcon_top 0>;
   clock-names = "ahb", "tcon-ch1";
   resets = <&ccu 49>;
   reset-names = "lcd";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon_tv0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon_tv0_in_tcon_top_mixer0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon_top_mixer0_out_tcon_tv0>;
     };

     tcon_tv0_in_tcon_top_mixer1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon_top_mixer1_out_tcon_tv0>;
     };
    };

    tcon_tv0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     tcon_tv0_out_tcon_top: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon_top_hdmi_in_tcon_tv0>;
     };
    };
   };
  };

  tcon_tv1: lcd-controller@1c74000 {
   compatible = "allwinner,sun8i-r40-tcon-tv";
   reg = <0x01c74000 0x1000>;
   interrupts = <0 52 4>;
   clocks = <&ccu 74>, <&tcon_top 1>;
   clock-names = "ahb", "tcon-ch1";
   resets = <&ccu 50>;
   reset-names = "lcd";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon_tv1_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon_tv1_in_tcon_top_mixer0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon_top_mixer0_out_tcon_tv1>;
     };

     tcon_tv1_in_tcon_top_mixer1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon_top_mixer1_out_tcon_tv1>;
     };
    };

    tcon_tv1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     tcon_tv1_out_tcon_top: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon_top_hdmi_in_tcon_tv1>;
     };
    };
   };
  };

  gic: interrupt-controller@1c81000 {
   compatible = "arm,gic-400";
   reg = <0x01c81000 0x1000>,
         <0x01c82000 0x2000>,
         <0x01c84000 0x2000>,
         <0x01c86000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  hdmi: hdmi@1ee0000 {
   compatible = "allwinner,sun8i-r40-dw-hdmi",
         "allwinner,sun8i-a83t-dw-hdmi";
   reg = <0x01ee0000 0x10000>;
   reg-io-width = <1>;
   interrupts = <0 58 4>;
   clocks = <&ccu 59>, <&ccu 154>,
     <&ccu 153>, <&rtc 0>;
   clock-names = "iahb", "isfr", "tmds", "cec";
   resets = <&ccu 35>;
   reset-names = "ctrl";
   phys = <&hdmi_phy>;
   phy-names = "phy";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    hdmi_in: port@0 {
     reg = <0>;

     hdmi_in_tcon_top: endpoint {
      remote-endpoint = <&tcon_top_hdmi_out_hdmi>;
     };
    };

    hdmi_out: port@1 {
     reg = <1>;
    };
   };
  };

  hdmi_phy: hdmi-phy@1ef0000 {
   compatible = "allwinner,sun8i-r40-hdmi-phy";
   reg = <0x01ef0000 0x10000>;
   clocks = <&ccu 58>, <&ccu 154>,
     <&ccu 7>, <&ccu 16>;
   clock-names = "bus", "mod", "pll-0", "pll-1";
   resets = <&ccu 34>;
   reset-names = "phy";
   #phy-cells = <0>;
  };
 };

 pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupts = <0 120 4>,
        <0 121 4>,
        <0 122 4>,
        <0 123 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 48 "arch/arm/boot/dts/sun8i-t3-cqa3t-bv3.dts" 2
# 1 "arch/arm/boot/dts/sun8i-r40-cpu-opp.dtsi" 1
/{
 cpu0_opp_table: opp-table-cpu {
  compatible = "operating-points-v2";
  opp-shared;

  opp-720000000 {
   opp-hz = /bits/ 64 <720000000>;
   opp-microvolt = <1000000 1000000 1300000>;
   clock-latency-ns = <2000000>;
  };

  opp-912000000 {
   opp-hz = /bits/ 64 <912000000>;
   opp-microvolt = <1100000 1100000 1300000>;
   clock-latency-ns = <2000000>;
  };

  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <1160000 1160000 1300000>;
   clock-latency-ns = <2000000>;
  };

  opp-1104000000 {
   opp-hz = /bits/ 64 <1104000000>;
   opp-microvolt = <1240000 1240000 1300000>;
   clock-latency-ns = <2000000>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1300000 1300000 1300000>;
   clock-latency-ns = <2000000>;
  };
 };
};

&cpu0 {
 operating-points-v2 = <&cpu0_opp_table>;
};

&cpu1 {
 operating-points-v2 = <&cpu0_opp_table>;
};

&cpu2 {
 operating-points-v2 = <&cpu0_opp_table>;
};

&cpu3 {
 operating-points-v2 = <&cpu0_opp_table>;
};
# 49 "arch/arm/boot/dts/sun8i-t3-cqa3t-bv3.dts" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 51 "arch/arm/boot/dts/sun8i-t3-cqa3t-bv3.dts" 2

/ {
 model = "t3-cqa3t-bv3";
 compatible = "qihua,t3-cqa3t-bv3", "allwinner,sun8i-t3",
       "allwinner,sun8i-r40";

 aliases {
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 connector {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con_in: endpoint {
    remote-endpoint = <&hdmi_out_con>;
   };
  };
 };

 reg_vcc5v0: vcc5v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 7 23 0>;
  enable-active-high;
 };
};

&ahci {
 ahci-supply = <&reg_dldo4>;
 phy-supply = <&reg_eldo3>;
 status = "okay";
};

&cpu0 {
 cpu-supply = <&reg_dcdc2>;
};

&de {
 status = "okay";
};

&ehci1 {
 status = "okay";
};

&ehci2 {
 status = "okay";
};

&hdmi {
 status = "okay";
};

&hdmi_out {
 hdmi_out_con: endpoint {
  remote-endpoint = <&hdmi_con_in>;
 };
};

&i2c0 {
 status = "okay";

 axp22x: pmic@34 {
  compatible = "x-powers,axp221";
  reg = <0x34>;
  interrupt-parent = <&nmi_intc>;
  interrupts = <0 8>;
 };
};

# 1 "arch/arm/boot/dts/axp22x.dtsi" 1
# 51 "arch/arm/boot/dts/axp22x.dtsi"
&axp22x {
 interrupt-controller;
 #interrupt-cells = <1>;

 ac_power_supply: ac-power {
  compatible = "x-powers,axp221-ac-power-supply";
  status = "disabled";
 };

 axp_adc: adc {
  compatible = "x-powers,axp221-adc";
  #io-channel-cells = <1>;
 };

 battery_power_supply: battery-power {
  compatible = "x-powers,axp221-battery-power-supply";
  status = "disabled";
 };

 regulators {

  x-powers,dcdc-freq = <3000>;

  reg_dcdc1: dcdc1 {
   regulator-name = "dcdc1";
  };

  reg_dcdc2: dcdc2 {
   regulator-name = "dcdc2";
  };

  reg_dcdc3: dcdc3 {
   regulator-name = "dcdc3";
  };

  reg_dcdc4: dcdc4 {
   regulator-name = "dcdc4";
  };

  reg_dcdc5: dcdc5 {
   regulator-name = "dcdc5";
  };

  reg_dc1sw: dc1sw {
   regulator-name = "dc1sw";
  };

  reg_dc5ldo: dc5ldo {
   regulator-name = "dc5ldo";
  };

  reg_aldo1: aldo1 {
   regulator-name = "aldo1";
  };

  reg_aldo2: aldo2 {
   regulator-name = "aldo2";
  };

  reg_aldo3: aldo3 {
   regulator-name = "aldo3";
  };

  reg_dldo1: dldo1 {
   regulator-name = "dldo1";
  };

  reg_dldo2: dldo2 {
   regulator-name = "dldo2";
  };

  reg_dldo3: dldo3 {
   regulator-name = "dldo3";
  };

  reg_dldo4: dldo4 {
   regulator-name = "dldo4";
  };

  reg_eldo1: eldo1 {
   regulator-name = "eldo1";
  };

  reg_eldo2: eldo2 {
   regulator-name = "eldo2";
  };

  reg_eldo3: eldo3 {
   regulator-name = "eldo3";
  };

  reg_ldo_io0: ldo_io0 {
   regulator-name = "ldo_io0";
   status = "disabled";
  };

  reg_ldo_io1: ldo_io1 {
   regulator-name = "ldo_io1";
   status = "disabled";
  };

  reg_rtc_ldo: rtc_ldo {

   regulator-always-on;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-name = "rtc_ldo";
  };

  reg_drivevbus: drivevbus {
   regulator-name = "drivevbus";
   status = "disabled";
  };
 };

 usb_power_supply: usb-power {
  compatible = "x-powers,axp221-usb-power-supply";
  status = "disabled";
 };
};
# 130 "arch/arm/boot/dts/sun8i-t3-cqa3t-bv3.dts" 2

&mmc0 {
 vmmc-supply = <&reg_dcdc1>;
 bus-width = <4>;
 cd-gpios = <&pio 7 15 1>;
 status = "okay";
};

&mmc2 {
 vmmc-supply = <&reg_dcdc1>;
 vqmmc-supply = <&reg_dcdc1>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&ohci1 {
 status = "okay";
};

&ohci2 {
 status = "okay";
};

&reg_aldo2 {
 regulator-always-on;
 regulator-min-microvolt = <2500000>;
 regulator-max-microvolt = <2500000>;
 regulator-name = "vcc-pa";
};

&reg_aldo3 {
 regulator-always-on;
 regulator-min-microvolt = <2700000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "avcc";
};

&reg_dcdc1 {
 regulator-always-on;
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
 regulator-name = "vcc-3v0";
};

&reg_dcdc2 {
 regulator-always-on;
 regulator-min-microvolt = <1000000>;
 regulator-max-microvolt = <1300000>;
 regulator-name = "vdd-cpu";
};

&reg_dcdc3 {
 regulator-always-on;
 regulator-min-microvolt = <1000000>;
 regulator-max-microvolt = <1300000>;
 regulator-name = "vdd-sys";
};

&reg_dcdc5 {
 regulator-always-on;
 regulator-min-microvolt = <1500000>;
 regulator-max-microvolt = <1500000>;
 regulator-name = "vcc-dram";
};

&reg_dldo1 {
 regulator-always-on;
 regulator-min-microvolt = <3300000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "vcc-pg";
};

&reg_dldo3 {
 regulator-always-on;
 regulator-min-microvolt = <3300000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "vcc-dldo3";
};

&reg_eldo3 {
 regulator-always-on;
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
 regulator-name = "vcc-pe";
};

&tcon_tv0 {
 status = "okay";
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pb_pins>;
 status = "okay";
};

&usbphy {
 usb1_vbus-supply = <&reg_vcc5v0>;
 usb2_vbus-supply = <&reg_vcc5v0>;
 status = "okay";
};
