Classic Timing Analyzer report for practice
Fri Aug 30 16:11:56 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.819 ns   ; Cin  ; Sum[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 14.819 ns       ; Cin  ; Sum[1] ;
; N/A   ; None              ; 14.069 ns       ; Cin  ; Sum[2] ;
; N/A   ; None              ; 13.743 ns       ; Cin  ; Sum[0] ;
; N/A   ; None              ; 13.461 ns       ; A[3] ; Sum[2] ;
; N/A   ; None              ; 13.427 ns       ; B[3] ; Sum[2] ;
; N/A   ; None              ; 13.316 ns       ; B[2] ; Sum[1] ;
; N/A   ; None              ; 13.298 ns       ; A[1] ; Sum[1] ;
; N/A   ; None              ; 13.284 ns       ; A[3] ; Sum[1] ;
; N/A   ; None              ; 13.250 ns       ; B[3] ; Sum[1] ;
; N/A   ; None              ; 13.248 ns       ; B[1] ; Sum[1] ;
; N/A   ; None              ; 13.130 ns       ; A[2] ; Sum[1] ;
; N/A   ; None              ; 12.964 ns       ; Cin  ; Sum[3] ;
; N/A   ; None              ; 12.953 ns       ; Cin  ; Cout   ;
; N/A   ; None              ; 12.882 ns       ; B[2] ; Sum[2] ;
; N/A   ; None              ; 12.695 ns       ; A[2] ; Sum[2] ;
; N/A   ; None              ; 12.548 ns       ; A[1] ; Sum[2] ;
; N/A   ; None              ; 12.498 ns       ; B[1] ; Sum[2] ;
; N/A   ; None              ; 12.356 ns       ; A[3] ; Sum[3] ;
; N/A   ; None              ; 12.345 ns       ; A[3] ; Cout   ;
; N/A   ; None              ; 12.322 ns       ; B[3] ; Sum[3] ;
; N/A   ; None              ; 12.311 ns       ; B[3] ; Cout   ;
; N/A   ; None              ; 11.777 ns       ; B[2] ; Sum[3] ;
; N/A   ; None              ; 11.766 ns       ; B[2] ; Cout   ;
; N/A   ; None              ; 11.590 ns       ; A[2] ; Sum[3] ;
; N/A   ; None              ; 11.579 ns       ; A[2] ; Cout   ;
; N/A   ; None              ; 11.443 ns       ; A[1] ; Sum[3] ;
; N/A   ; None              ; 11.432 ns       ; A[1] ; Cout   ;
; N/A   ; None              ; 11.393 ns       ; B[1] ; Sum[3] ;
; N/A   ; None              ; 11.382 ns       ; B[1] ; Cout   ;
; N/A   ; None              ; 10.054 ns       ; A[0] ; Sum[1] ;
; N/A   ; None              ; 10.002 ns       ; B[0] ; Sum[1] ;
; N/A   ; None              ; 9.304 ns        ; A[0] ; Sum[2] ;
; N/A   ; None              ; 9.252 ns        ; B[0] ; Sum[2] ;
; N/A   ; None              ; 8.663 ns        ; A[0] ; Sum[0] ;
; N/A   ; None              ; 8.610 ns        ; B[0] ; Sum[0] ;
; N/A   ; None              ; 8.199 ns        ; A[0] ; Sum[3] ;
; N/A   ; None              ; 8.188 ns        ; A[0] ; Cout   ;
; N/A   ; None              ; 8.147 ns        ; B[0] ; Sum[3] ;
; N/A   ; None              ; 8.136 ns        ; B[0] ; Cout   ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Aug 30 16:11:56 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off practice -c practice --timing_analysis_only
Info: Longest tpd from source pin "Cin" to destination pin "Sum[1]" is 14.819 ns
    Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD10; Fanout = 1; PIN Node = 'Cin'
    Info: 2: + IC(6.123 ns) + CELL(0.485 ns) = 7.448 ns; Loc. = LCCOMB_X21_Y35_N14; Fanout = 2; COMB Node = 'Add0~1'
    Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.519 ns; Loc. = LCCOMB_X21_Y35_N16; Fanout = 2; COMB Node = 'Add0~3'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.590 ns; Loc. = LCCOMB_X21_Y35_N18; Fanout = 2; COMB Node = 'Add0~5'
    Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.000 ns; Loc. = LCCOMB_X21_Y35_N20; Fanout = 5; COMB Node = 'Add0~6'
    Info: 6: + IC(0.311 ns) + CELL(0.438 ns) = 8.749 ns; Loc. = LCCOMB_X21_Y35_N8; Fanout = 1; COMB Node = 'concat~0'
    Info: 7: + IC(0.444 ns) + CELL(0.438 ns) = 9.631 ns; Loc. = LCCOMB_X21_Y35_N26; Fanout = 1; COMB Node = 'concat~1'
    Info: 8: + IC(2.536 ns) + CELL(2.652 ns) = 14.819 ns; Loc. = PIN_E24; Fanout = 0; PIN Node = 'Sum[1]'
    Info: Total cell delay = 5.405 ns ( 36.47 % )
    Info: Total interconnect delay = 9.414 ns ( 63.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Aug 30 16:11:56 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


