OpenROAD 0889970d1790a2617e69f253221b8bd7626e51dc 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/home/codespace/OpenLane/designs/fa4bit/runs/run1/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/codespace/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   fa4bit
Die area:                 ( 0 0 ) ( 72100 82820 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     417
Number of terminals:      15
Number of snets:          2
Number of nets:           43

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 45.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2611.
[INFO DRT-0033] mcon shape region query size = 5808.
[INFO DRT-0033] met1 shape region query size = 949.
[INFO DRT-0033] via shape region query size = 460.
[INFO DRT-0033] met2 shape region query size = 276.
[INFO DRT-0033] via2 shape region query size = 368.
[INFO DRT-0033] met3 shape region query size = 289.
[INFO DRT-0033] via3 shape region query size = 368.
[INFO DRT-0033] met4 shape region query size = 140.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 73 pins.
[INFO DRT-0081]   Complete 27 unique inst patterns.
[INFO DRT-0084]   Complete 23 groups.
#scanned instances     = 417
#unique  instances     = 45
#stdCellGenAp          = 580
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 459
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 91
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 107.94 (MB), peak = 107.94 (MB)

Number of guides:     241

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 12 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 76.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 62.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 109 vertical wires in 1 frboxes and 75 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 13 vertical wires in 1 frboxes and 15 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 108.68 (MB), peak = 109.58 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 108.68 (MB), peak = 109.58 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 116.92 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 116.92 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 116.92 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 116.92 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met3
Metal Spacing        4      3
Recheck              1      0
Short                2      0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 466.97 (MB), peak = 478.96 (MB)
Total wire length = 555 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 385 um.
Total wire length on LAYER met2 = 125 um.
Total wire length on LAYER met3 = 44 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 182.
Up-via summary (total 182):.

----------------------
 FR_MASTERSLICE      0
            li1     91
           met1     78
           met2     13
           met3      0
           met4      0
----------------------
                   182


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 467.84 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 469.09 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 469.09 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 470.34 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met3
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 470.48 (MB), peak = 482.34 (MB)
Total wire length = 552 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 387 um.
Total wire length on LAYER met2 = 127 um.
Total wire length on LAYER met3 = 38 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 180.
Up-via summary (total 180):.

----------------------
 FR_MASTERSLICE      0
            li1     91
           met1     76
           met2     13
           met3      0
           met4      0
----------------------
                   180


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 470.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 470.48 (MB), peak = 482.34 (MB)
Total wire length = 553 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 385 um.
Total wire length on LAYER met2 = 127 um.
Total wire length on LAYER met3 = 40 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 180.
Up-via summary (total 180):.

----------------------
 FR_MASTERSLICE      0
            li1     91
           met1     76
           met2     13
           met3      0
           met4      0
----------------------
                   180


[INFO DRT-0198] Complete detail routing.
Total wire length = 553 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 385 um.
Total wire length on LAYER met2 = 127 um.
Total wire length on LAYER met3 = 40 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 180.
Up-via summary (total 180):.

----------------------
 FR_MASTERSLICE      0
            li1     91
           met1     76
           met2     13
           met3      0
           met4      0
----------------------
                   180


[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 470.48 (MB), peak = 482.34 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/codespace/OpenLane/designs/fa4bit/runs/run1/results/routing/fa4bit.odb'…
Writing netlist to '/home/codespace/OpenLane/designs/fa4bit/runs/run1/results/routing/fa4bit.nl.v'…
Writing powered netlist to '/home/codespace/OpenLane/designs/fa4bit/runs/run1/results/routing/fa4bit.pnl.v'…
Writing layout to '/home/codespace/OpenLane/designs/fa4bit/runs/run1/results/routing/fa4bit.def'…
