This project mainly contains two parts:
    1. Converts the covergroup construts of SystemVerilog into CNF
    2. Use Simultaneous SAT algorithms to generate stimulus for the given DUV

