****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:28:47 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'img2_jtag_tap_wrap.nlib:img2_jtag_tap_wrap.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 436, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)


Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:            0.2449
Critical Path Slack:             0.3052
Critical Path Clk Period:        1.1880
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:           -0.0084
Total Hold Violation:           -0.0443
No. of Hold Violations:              10
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.6005
Critical Path Slack:             0.0505
Critical Path Clk Period:        1.1880
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.5597
Critical Path Slack:             0.0023
Critical Path Clk Period:        1.1880
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.0605
Critical Path Slack:            -0.0055
Critical Path Clk Period:        1.1880
Total Negative Slack:           -0.0111
No. of Violating Paths:               2
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    426
Buf/Inv Cell Count:                  65
Buf Cell Count:                      19
Inv Cell Count:                      46
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           282
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             57.5942
Noncombinational Area:         151.8912
Buf/Inv Area:                   10.3162
Total Buffer Area:               5.3395
Total Inverter Area:             4.9766
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  1338.7755
Net YLength:                  1213.9120
----------------------------------------
Cell Area (netlist):                          209.4854
Cell Area (netlist and physical only):        332.7090
Net Length:                   2552.6875


Design Rules
----------------------------------------
Total Number of Nets:               438
Nets with Violations:                21
Max Trans Violations:                21
Max Cap Violations:                  10
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:28:47 2024
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)        -0.0055        -0.0111              2
Design             (Setup)          -0.0055        -0.0111              2

norm.tt0p8v85c.typical_CCworst (Hold)        -0.0084        -0.0443             10
Design             (Hold)           -0.0084        -0.0443             10
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          209.4854
Cell Area (netlist and physical only):        332.7090
Nets with DRC Violations:       21
1
