{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686779718680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686779718681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 22:55:18 2023 " "Processing started: Wed Jun 14 22:55:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686779718681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779718681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779718681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686779719174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686779719174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_TB-testbench " "Found design unit 1: SLCDC_TB-testbench" {  } { { "SLCDC_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727727 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_TB " "Found entity 1: SLCDC_TB" {  } { { "SLCDC_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_sr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_sr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_SR_TB-testbench " "Found design unit 1: ShiftRegister_SR_TB-testbench" {  } { { "ShiftRegister_SR_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_SR_TB " "Found entity 1: ShiftRegister_SR_TB" {  } { { "ShiftRegister_SR_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiverSDC_TB-testbench " "Found design unit 1: SerialReceiverSDC_TB-testbench" {  } { { "SerialReceiver_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727732 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiverSDC_TB " "Found entity 1: SerialReceiverSDC_TB" {  } { { "SerialReceiver_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl_TB-testbench " "Found design unit 1: SerialControl_TB-testbench" {  } { { "SerialControl_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727735 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl_TB " "Found entity 1: SerialControl_TB" {  } { { "SerialControl_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC_TB-testbench " "Found design unit 1: SDC_TB-testbench" {  } { { "SDC_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727738 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC_TB " "Found entity 1: SDC_TB" {  } { { "SDC_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl_TB-testbench " "Found design unit 1: RingBufferControl_TB-testbench" {  } { { "RingBufferControl_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727739 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl_TB " "Found entity 1: RingBufferControl_TB" {  } { { "RingBufferControl_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ring_Buffer_TB-testbench " "Found design unit 1: Ring_Buffer_TB-testbench" {  } { { "Ring_Buffer_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727742 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ring_Buffer_TB " "Found entity 1: Ring_Buffer_TB" {  } { { "Ring_Buffer_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBufferControl_TB-testbench " "Found design unit 1: OutputBufferControl_TB-testbench" {  } { { "OutputBufferControl_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727744 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBufferControl_TB " "Found entity 1: OutputBufferControl_TB" {  } { { "OutputBufferControl_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer_TB-testbench " "Found design unit 1: Output_Buffer_TB-testbench" {  } { { "Output_Buffer_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727746 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer_TB " "Found entity 1: Output_Buffer_TB" {  } { { "Output_Buffer_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1_TB-testbench " "Found design unit 1: MUX4_1_TB-testbench" {  } { { "mux4_1_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/mux4_1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727748 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_TB " "Found entity 1: MUX4_1_TB" {  } { { "mux4_1_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/mux4_1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_3bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_3bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_3bits_TB-testbench " "Found design unit 1: MUX2_1_3bits_TB-testbench" {  } { { "MUX2_1_3bits_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727750 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_3bits_TB " "Found entity 1: MUX2_1_3bits_TB" {  } { { "MUX2_1_3bits_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC_TB-testbench " "Found design unit 1: MAC_TB-testbench" {  } { { "MAC_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MAC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727752 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC_TB " "Found entity 1: MAC_TB" {  } { { "MAC_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MAC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_reader_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_reader_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard_Reader_TB-testbench " "Found design unit 1: Keyboard_Reader_TB-testbench" {  } { { "Keyboard_Reader_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Reader_TB " "Found entity 1: Keyboard_Reader_TB" {  } { { "Keyboard_Reader_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_keyscan-testbench " "Found design unit 1: testbench_keyscan-testbench" {  } { { "Key_scan_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_scan_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727757 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_keyscan " "Found entity 1: testbench_keyscan" {  } { { "Key_scan_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_scan_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decode_tb-test " "Found design unit 1: Key_Decode_tb-test" {  } { { "Key_decode_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_decode_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decode_tb " "Found entity 1: Key_Decode_tb" {  } { { "Key_decode_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_decode_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_CONTROL_TB-sim " "Found design unit 1: KEY_CONTROL_TB-sim" {  } { { "Key_control_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_control_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727763 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONTROL_TB " "Found entity 1: KEY_CONTROL_TB" {  } { { "Key_control_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_control_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorcontroller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doorcontroller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController_TB-testbench " "Found design unit 1: DoorController_TB-testbench" {  } { { "DoorController_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727765 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController_TB " "Found entity 1: DoorController_TB" {  } { { "DoorController_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher_TB-testbench " "Found design unit 1: Dispatcher_TB-testbench" {  } { { "Dispatcher_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Dispatcher_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher_TB " "Found entity 1: Dispatcher_TB" {  } { { "Dispatcher_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Dispatcher_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2_3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER2_3_TB-testbench " "Found design unit 1: DECODER2_3_TB-testbench" {  } { { "decoder2_3_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/decoder2_3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727768 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_3_TB " "Found entity 1: DECODER2_3_TB" {  } { { "decoder2_3_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/decoder2_3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_TB-TESTBENCH " "Found design unit 1: COUNTER_TB-TESTBENCH" {  } { { "Counter_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727770 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_TB " "Found entity 1: COUNTER_TB" {  } { { "Counter_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_4bit_TB-testbench " "Found design unit 1: Counter_4bit_TB-testbench" {  } { { "Counter_4bit_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_4bit_TB " "Found entity 1: Counter_4bit_TB" {  } { { "Counter_4bit_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_3_TB-testbench " "Found design unit 1: COUNTER_3_TB-testbench" {  } { { "COUNTER_3_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727774 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_3_TB " "Found entity 1: COUNTER_3_TB" {  } { { "COUNTER_3_tb.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1-Behavioral " "Found design unit 1: MUX4_1-Behavioral" {  } { { "mux4_1.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/mux4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727777 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "mux4_1.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER2_3-arq_DECODER " "Found design unit 1: DECODER2_3-arq_DECODER" {  } { { "decoder2_3.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/decoder2_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727780 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_3 " "Found entity 1: DECODER2_3" {  } { { "decoder2_3.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/decoder2_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_4BITS-Behavioral " "Found design unit 1: FULL_ADDER_4BITS-Behavioral" {  } { { "Full_adder_4bits.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Full_adder_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727781 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_4BITS " "Found entity 1: FULL_ADDER_4BITS" {  } { { "Full_adder_4bits.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Full_adder_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR-arq_SOMADOR " "Found design unit 1: SOMADOR-arq_SOMADOR" {  } { { "Somador.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727783 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR " "Found entity 1: SOMADOR" {  } { { "Somador.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-arq_COUNTER " "Found design unit 1: COUNTER-arq_COUNTER" {  } { { "Counter.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727785 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "Counter.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_SCAN-arq_KEY_SCAN " "Found design unit 1: KEY_SCAN-arq_KEY_SCAN" {  } { { "Key_scan.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727787 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_SCAN " "Found entity 1: KEY_SCAN" {  } { { "Key_scan.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY_CONTROL-behavioral " "Found design unit 1: KEY_CONTROL-behavioral" {  } { { "Key_control.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727789 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONTROL " "Found entity 1: KEY_CONTROL" {  } { { "Key_control.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTOR-arq_REGISTOR " "Found design unit 1: REGISTOR-arq_REGISTOR" {  } { { "Registor.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Registor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727791 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTOR " "Found entity 1: REGISTOR" {  } { { "Registor.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Registor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727793 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decode-arq_KeyDecode " "Found design unit 1: Key_Decode-arq_KeyDecode" {  } { { "Key_decode.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decode " "Found entity 1: Key_Decode" {  } { { "Key_decode.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decode_test-arq_KeyDecode_test " "Found design unit 1: Key_Decode_test-arq_KeyDecode_test" {  } { { "Key_Decode_test.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_Decode_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decode_test " "Found entity 1: Key_Decode_test" {  } { { "Key_Decode_test.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_Decode_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "Clk_div.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Clk_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727798 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "Clk_div.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher-behavioral " "Found design unit 1: Dispatcher-behavioral" {  } { { "Dispatcher.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Dispatcher.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "Dispatcher.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-arq_SLCDC " "Found design unit 1: SLCDC-arq_SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727802 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "SLCDC.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727804 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_USBPORT-arq_SLCDC_USBPORT " "Found design unit 1: SLCDC_USBPORT-arq_SLCDC_USBPORT" {  } { { "SLCDC_USBPORT.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC_USBPORT.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727806 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_USBPORT " "Found entity 1: SLCDC_USBPORT" {  } { { "SLCDC_USBPORT.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC_USBPORT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_WRAPPER-arq_SR_WRAPPER " "Found design unit 1: SR_WRAPPER-arq_SR_WRAPPER" {  } { { "SR_WRAPPER.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SR_WRAPPER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727807 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_WRAPPER " "Found entity 1: SR_WRAPPER" {  } { { "SR_WRAPPER.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SR_WRAPPER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalto12dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equalto12dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalTo12Dispatcher-arq_equalTo12Dispatcher " "Found design unit 1: equalTo12Dispatcher-arq_equalTo12Dispatcher" {  } { { "equalTo12Dispatcher.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/equalTo12Dispatcher.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727809 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalTo12Dispatcher " "Found entity 1: equalTo12Dispatcher" {  } { { "equalTo12Dispatcher.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/equalTo12Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doorcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file doorcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController-behavioral " "Found design unit 1: DoorController-behavioral" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727811 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController " "Found entity 1: DoorController" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-arq_SDC " "Found design unit 1: SDC-arq_SDC" {  } { { "SDC.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SDC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727813 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "SDC.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlogic_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterlogic_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterLogic_3bit-Structural " "Found design unit 1: CounterLogic_3bit-Structural" {  } { { "CounterLogic_3bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727815 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterLogic_3bit " "Found entity 1: CounterLogic_3bit" {  } { { "CounterLogic_3bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Behavioral " "Found design unit 1: MUX2_1-Behavioral" {  } { { "MUX2_1.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MUX2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727817 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MUX2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_R-Behavioral " "Found design unit 1: register_D_R-Behavioral" {  } { { "register_D_R.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/register_D_R.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727818 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_R " "Found entity 1: register_D_R" {  } { { "register_D_R.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/register_D_R.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_3bit-Behavioral " "Found design unit 1: Counter_3bit-Behavioral" {  } { { "Counter_3bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727820 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_3bit " "Found entity 1: Counter_3bit" {  } { { "Counter_3bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-arq_MAC " "Found design unit 1: MAC-arq_MAC" {  } { { "MAC.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727822 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR3-arq_SOMADOR " "Found design unit 1: SOMADOR3-arq_SOMADOR" {  } { { "SOMADOR3.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SOMADOR3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727824 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR3 " "Found entity 1: SOMADOR3" {  } { { "SOMADOR3.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SOMADOR3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_3-arq_COUNTER " "Found design unit 1: COUNTER_3-arq_COUNTER" {  } { { "COUNTER_3.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727826 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_3 " "Found entity 1: COUNTER_3" {  } { { "COUNTER_3.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_3bits-Behavioral " "Found design unit 1: MUX2_1_3bits-Behavioral" {  } { { "MUX2_1_3bits.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727828 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_3bits " "Found entity 1: MUX2_1_3bits" {  } { { "MUX2_1_3bits.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/MUX2_1_3bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registor_rb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registor_rb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTOR_RB-arq_REGISTOR " "Found design unit 1: REGISTOR_RB-arq_REGISTOR" {  } { { "REGISTOR_RB.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/REGISTOR_RB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727830 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTOR_RB " "Found entity 1: REGISTOR_RB" {  } { { "REGISTOR_RB.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/REGISTOR_RB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-arq_RingBufferControl " "Found design unit 1: RingBufferControl-arq_RingBufferControl" {  } { { "RingBufferControl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727832 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "RingBufferControl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RingBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727834 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ring_Buffer-arq_Ring_Buffer " "Found design unit 1: Ring_Buffer-arq_Ring_Buffer" {  } { { "Ring_Buffer.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ring_Buffer " "Found entity 1: Ring_Buffer" {  } { { "Ring_Buffer.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBufferControl-arq_OutputBufferControl " "Found design unit 1: OutputBufferControl-arq_OutputBufferControl" {  } { { "OutputBufferControl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727837 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBufferControl " "Found entity 1: OutputBufferControl" {  } { { "OutputBufferControl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/OutputBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer-arq_Output_Buffer " "Found design unit 1: Output_Buffer-arq_Output_Buffer" {  } { { "Output_Buffer.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer " "Found entity 1: Output_Buffer" {  } { { "Output_Buffer.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "adder_rc.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727841 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "adder_rc.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "counter_pl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727844 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "counter_pl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "door_emulation_seg.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727846 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "door_emulation_seg.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "door_mecanism.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727847 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "door_mecanism.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "full_adder.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727849 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727851 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "ShiftRegister_lr.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727853 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "ShiftRegister_lr.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard_Reader-arq_Keyboard_Reader " "Found design unit 1: Keyboard_Reader-arq_Keyboard_Reader" {  } { { "Keyboard_Reader.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Reader " "Found entity 1: Keyboard_Reader" {  } { { "Keyboard_Reader.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slcdc_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slcdc_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC_WRAPPER-arq_SLCDC_WRAPPER " "Found design unit 1: SLCDC_WRAPPER-arq_SLCDC_WRAPPER" {  } { { "SLCDC_WRAPPER.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC_WRAPPER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727857 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC_WRAPPER " "Found entity 1: SLCDC_WRAPPER" {  } { { "SLCDC_WRAPPER.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC_WRAPPER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_4bit-Behavioral " "Found design unit 1: Counter_4bit-Behavioral" {  } { { "Counter_4bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_4bit " "Found entity 1: Counter_4bit" {  } { { "Counter_4bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlogic_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterlogic_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterLogic_4bit-Structural " "Found design unit 1: CounterLogic_4bit-Structural" {  } { { "CounterLogic_4bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727861 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterLogic_4bit " "Found entity 1: CounterLogic_4bit" {  } { { "CounterLogic_4bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bit-Structural " "Found design unit 1: adder4bit-Structural" {  } { { "adder4bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/adder4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727863 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bit " "Found entity 1: adder4bit" {  } { { "adder4bit.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/adder4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-arq_SerialControl " "Found design unit 1: SerialControl-arq_SerialControl" {  } { { "SerialControl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727865 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "SerialControl.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-arq_SerialReceiver " "Found design unit 1: SerialReceiver-arq_SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727867 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_SR-arq_ShiftRegister_SR " "Found design unit 1: ShiftRegister_SR-arq_ShiftRegister_SR" {  } { { "ShiftRegister_SR.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_SR " "Found entity 1: ShiftRegister_SR" {  } { { "ShiftRegister_SR.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_SR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalto5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equalto5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalTo5-arq_equalTo5 " "Found design unit 1: equalTo5-arq_equalTo5" {  } { { "equalTo5.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/equalTo5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727871 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalTo5 " "Found entity 1: equalTo5" {  } { { "equalTo5.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/equalTo5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdc_usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdc_usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC_USBPORT-arq_SDC_USBPORT " "Found design unit 1: SDC_USBPORT-arq_SDC_USBPORT" {  } { { "SDC_USBPORT.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SDC_USBPORT.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727873 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC_USBPORT " "Found entity 1: SDC_USBPORT" {  } { { "SDC_USBPORT.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/SDC_USBPORT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrolsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccessControlSystem-arq_AccessControlSystem " "Found design unit 1: AccessControlSystem-arq_AccessControlSystem" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727876 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccessControlSystem " "Found entity 1: AccessControlSystem" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_readerusbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_readerusbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard_ReaderUSBPORT-arq_Keyboard_Reader " "Found design unit 1: Keyboard_ReaderUSBPORT-arq_Keyboard_Reader" {  } { { "Keyboard_ReaderUSBPORT.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_ReaderUSBPORT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_ReaderUSBPORT " "Found entity 1: Keyboard_ReaderUSBPORT" {  } { { "Keyboard_ReaderUSBPORT.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_ReaderUSBPORT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779727879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AccessControlSystem " "Elaborating entity \"AccessControlSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686779727949 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "KEY_CODE AccessControlSystem.vhd(8) " "VHDL Signal Declaration warning at AccessControlSystem.vhd(8): used implicit default value for signal \"KEY_CODE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686779727950 "|AccessControlSystem"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "UsbPortInputSignal\[5\] AccessControlSystem.vhd(81) " "Using initial value X (don't care) for net \"UsbPortInputSignal\[5\]\" at AccessControlSystem.vhd(81)" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779727952 "|AccessControlSystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:uUsbPort " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:uUsbPort\"" {  } { { "AccessControlSystem.vhd" "uUsbPort" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779727961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "b2v_inst" { Text "C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779727992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686779728001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686779728001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686779728001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686779728001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686779728001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686779728001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686779728001 ""}  } { { "UsbPort.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686779728001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:uUsbPort\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Reader Keyboard_Reader:uKeyboard_Reader " "Elaborating entity \"Keyboard_Reader\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\"" {  } { { "AccessControlSystem.vhd" "uKeyboard_Reader" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ring_Buffer Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer " "Elaborating entity \"Ring_Buffer\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\"" {  } { { "Keyboard_Reader.vhd" "uRing_Buffer" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC " "Elaborating entity \"MAC\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\"" {  } { { "Ring_Buffer.vhd" "UMAC" { Text "C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_4bit Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4 " "Elaborating entity \"Counter_4bit\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\"" {  } { { "MAC.vhd" "Ucounter_4" { Text "C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterLogic_4bit Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit " "Elaborating entity \"CounterLogic_4bit\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit\"" {  } { { "Counter_4bit.vhd" "Inst_CounterLogic_4bit" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bit Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit\|adder4bit:U2_adder4bit " "Elaborating entity \"adder4bit\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit\|adder4bit:U2_adder4bit\"" {  } { { "CounterLogic_4bit.vhd" "U2_adder4bit" { Text "C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_4BITS Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit\|adder4bit:U2_adder4bit\|FULL_ADDER_4BITS:U0 " "Elaborating entity \"FULL_ADDER_4BITS\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit\|adder4bit:U2_adder4bit\|FULL_ADDER_4BITS:U0\"" {  } { { "adder4bit.vhd" "U0" { Text "C:/ISEL/2022-2023/V/LIC/Project/adder4bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit\|MUX2_1:U0_MUX2_1 " "Elaborating entity \"MUX2_1\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|CounterLogic_4bit:Inst_CounterLogic_4bit\|MUX2_1:U0_MUX2_1\"" {  } { { "CounterLogic_4bit.vhd" "U0_MUX2_1" { Text "C:/ISEL/2022-2023/V/LIC/Project/CounterLogic_4bit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_R Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|register_D_R:Inst_register_D_R " "Elaborating entity \"register_D_R\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|Counter_4bit:Ucounter_4\|register_D_R:Inst_register_D_R\"" {  } { { "Counter_4bit.vhd" "Inst_register_D_R" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter_4bit.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_3 Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx " "Elaborating entity \"COUNTER_3\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx\"" {  } { { "MAC.vhd" "Ucounter_3_putIdx" { Text "C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMADOR3 Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx\|SOMADOR3:USOMADOR " "Elaborating entity \"SOMADOR3\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx\|SOMADOR3:USOMADOR\"" {  } { { "COUNTER_3.vhd" "USOMADOR" { Text "C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTOR_RB Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx\|REGISTOR_RB:UREGISTOR " "Elaborating entity \"REGISTOR_RB\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx\|REGISTOR_RB:UREGISTOR\"" {  } { { "COUNTER_3.vhd" "UREGISTOR" { Text "C:/ISEL/2022-2023/V/LIC/Project/COUNTER_3.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx\|REGISTOR_RB:UREGISTOR\|FFD:U0FFD " "Elaborating entity \"FFD\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|COUNTER_3:Ucounter_3_putIdx\|REGISTOR_RB:UREGISTOR\|FFD:U0FFD\"" {  } { { "REGISTOR_RB.vhd" "U0FFD" { Text "C:/ISEL/2022-2023/V/LIC/Project/REGISTOR_RB.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1_3bits Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|MUX2_1_3bits:UMux2_1 " "Elaborating entity \"MUX2_1_3bits\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|MAC:UMAC\|MUX2_1_3bits:UMux2_1\"" {  } { { "MAC.vhd" "UMux2_1" { Text "C:/ISEL/2022-2023/V/LIC/Project/MAC.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBufferControl Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|RingBufferControl:URingBufferControl " "Elaborating entity \"RingBufferControl\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|RingBufferControl:URingBufferControl\"" {  } { { "Ring_Buffer.vhd" "URingBufferControl" { Text "C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|RAM:URAM " "Elaborating entity \"RAM\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Ring_Buffer:uRing_Buffer\|RAM:URAM\"" {  } { { "Ring_Buffer.vhd" "URAM" { Text "C:/ISEL/2022-2023/V/LIC/Project/Ring_Buffer.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(43) " "VHDL Process Statement warning at RAM.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686779728434 "|AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din RAM.vhd(46) " "VHDL Process Statement warning at RAM.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/RAM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686779728434 "|AccessControlSystem|Keyboard_Reader:uKeyboard_Reader|Ring_Buffer:uRing_Buffer|RAM:URAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Buffer Keyboard_Reader:uKeyboard_Reader\|Output_Buffer:uOutput_Buffer " "Elaborating entity \"Output_Buffer\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Output_Buffer:uOutput_Buffer\"" {  } { { "Keyboard_Reader.vhd" "uOutput_Buffer" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputBufferControl Keyboard_Reader:uKeyboard_Reader\|Output_Buffer:uOutput_Buffer\|OutputBufferControl:UOutputBufferControl " "Elaborating entity \"OutputBufferControl\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Output_Buffer:uOutput_Buffer\|OutputBufferControl:UOutputBufferControl\"" {  } { { "Output_Buffer.vhd" "UOutputBufferControl" { Text "C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTOR Keyboard_Reader:uKeyboard_Reader\|Output_Buffer:uOutput_Buffer\|REGISTOR:UREGISTOR " "Elaborating entity \"REGISTOR\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Output_Buffer:uOutput_Buffer\|REGISTOR:UREGISTOR\"" {  } { { "Output_Buffer.vhd" "UREGISTOR" { Text "C:/ISEL/2022-2023/V/LIC/Project/Output_Buffer.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_Decode Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode " "Elaborating entity \"Key_Decode\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\"" {  } { { "Keyboard_Reader.vhd" "uKey_Decode" { Text "C:/ISEL/2022-2023/V/LIC/Project/Keyboard_Reader.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|CLKDIV:uCLKDIV " "Elaborating entity \"CLKDIV\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|CLKDIV:uCLKDIV\"" {  } { { "Key_decode.vhd" "uCLKDIV" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_SCAN Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan " "Elaborating entity \"KEY_SCAN\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\"" {  } { { "Key_decode.vhd" "uKeyScan" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_3 Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|DECODER2_3:UDECODER " "Elaborating entity \"DECODER2_3\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|DECODER2_3:UDECODER\"" {  } { { "Key_scan.vhd" "UDECODER" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|MUX4_1:UMUX4_1 " "Elaborating entity \"MUX4_1\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|MUX4_1:UMUX4_1\"" {  } { { "Key_scan.vhd" "UMUX4_1" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|COUNTER:UCOUNTER " "Elaborating entity \"COUNTER\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|COUNTER:UCOUNTER\"" {  } { { "Key_scan.vhd" "UCOUNTER" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_scan.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMADOR Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|COUNTER:UCOUNTER\|SOMADOR:USOMADOR " "Elaborating entity \"SOMADOR\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_SCAN:uKeyScan\|COUNTER:UCOUNTER\|SOMADOR:USOMADOR\"" {  } { { "Counter.vhd" "USOMADOR" { Text "C:/ISEL/2022-2023/V/LIC/Project/Counter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_CONTROL Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_CONTROL:uKeyControL " "Elaborating entity \"KEY_CONTROL\" for hierarchy \"Keyboard_Reader:uKeyboard_Reader\|Key_Decode:uKey_Decode\|KEY_CONTROL:uKeyControL\"" {  } { { "Key_decode.vhd" "uKeyControL" { Text "C:/ISEL/2022-2023/V/LIC/Project/Key_decode.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC SLCDC:uSLCDC " "Elaborating entity \"SLCDC\" for hierarchy \"SLCDC:uSLCDC\"" {  } { { "AccessControlSystem.vhd" "uSLCDC" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalTo12Dispatcher SLCDC:uSLCDC\|equalTo12Dispatcher:uequalTo12Dispatcher " "Elaborating entity \"equalTo12Dispatcher\" for hierarchy \"SLCDC:uSLCDC\|equalTo12Dispatcher:uequalTo12Dispatcher\"" {  } { { "SLCDC.vhd" "uequalTo12Dispatcher" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver " "Elaborating entity \"SerialReceiver\" for hierarchy \"SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver\"" {  } { { "SLCDC.vhd" "uSerialReceiver" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver\|SerialControl:uSerialControl " "Elaborating entity \"SerialControl\" for hierarchy \"SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver\|SerialControl:uSerialControl\"" {  } { { "SerialReceiver.vhd" "uSerialControl" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_SR SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver\|ShiftRegister_SR:uShiftRegister " "Elaborating entity \"ShiftRegister_SR\" for hierarchy \"SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver\|ShiftRegister_SR:uShiftRegister\"" {  } { { "SerialReceiver.vhd" "uShiftRegister" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalTo5 SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver\|equalTo5:uequalTo5 " "Elaborating entity \"equalTo5\" for hierarchy \"SLCDC:uSLCDC\|SerialReceiver:uSerialReceiver\|equalTo5:uequalTo5\"" {  } { { "SerialReceiver.vhd" "uequalTo5" { Text "C:/ISEL/2022-2023/V/LIC/Project/SerialReceiver.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dispatcher SLCDC:uSLCDC\|Dispatcher:uDispat " "Elaborating entity \"Dispatcher\" for hierarchy \"SLCDC:uSLCDC\|Dispatcher:uDispat\"" {  } { { "SLCDC.vhd" "uDispat" { Text "C:/ISEL/2022-2023/V/LIC/Project/SLCDC.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728593 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable Dispatcher.vhd(6) " "VHDL Signal Declaration warning at Dispatcher.vhd(6): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Dispatcher.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/Dispatcher.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686779728593 "|AccessControlSystem|SLCDC:uSLCDC|Dispatcher:uDispat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC SDC:uSDC " "Elaborating entity \"SDC\" for hierarchy \"SDC:uSDC\"" {  } { { "AccessControlSystem.vhd" "uSDC" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoorController SDC:uSDC\|DoorController:uDoorController " "Elaborating entity \"DoorController\" for hierarchy \"SDC:uSDC\|DoorController:uDoorController\"" {  } { { "SDC.vhd" "uDoorController" { Text "C:/ISEL/2022-2023/V/LIC/Project/SDC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728615 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE DoorController.vhd(28) " "VHDL Process Statement warning at DoorController.vhd(28): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686779728616 "|AccessControlSystem|SDC:uSDC|DoorController:uDoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.COMPLETED DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.COMPLETED\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779728616 "|AccessControlSystem|SDC:uSDC|DoorController:uDoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLOSING DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.CLOSING\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779728616 "|AccessControlSystem|SDC:uSDC|DoorController:uDoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.OPENING DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.OPENING\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779728617 "|AccessControlSystem|SDC:uSDC|DoorController:uDoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WAITING DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.WAITING\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779728617 "|AccessControlSystem|SDC:uSDC|DoorController:uDoorController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.SYSTEM_OFF DoorController.vhd(28) " "Inferred latch for \"NEXT_STATE.SYSTEM_OFF\" at DoorController.vhd(28)" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779728617 "|AccessControlSystem|SDC:uSDC|DoorController:uDoorController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_mecanism door_mecanism:udoor_mecanism " "Elaborating entity \"door_mecanism\" for hierarchy \"door_mecanism:udoor_mecanism\"" {  } { { "AccessControlSystem.vhd" "udoor_mecanism" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV door_mecanism:udoor_mecanism\|CLKDIV:UCLK " "Elaborating entity \"CLKDIV\" for hierarchy \"door_mecanism:udoor_mecanism\|CLKDIV:UCLK\"" {  } { { "door_mecanism.vhd" "UCLK" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pl door_mecanism:udoor_mecanism\|counter_pl:U6 " "Elaborating entity \"counter_pl\" for hierarchy \"door_mecanism:udoor_mecanism\|counter_pl:U6\"" {  } { { "door_mecanism.vhd" "U6" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc door_mecanism:udoor_mecanism\|counter_pl:U6\|adder_rc:U1 " "Elaborating entity \"adder_rc\" for hierarchy \"door_mecanism:udoor_mecanism\|counter_pl:U6\|adder_rc:U1\"" {  } { { "counter_pl.vhd" "U1" { Text "C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder door_mecanism:udoor_mecanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1 " "Elaborating entity \"full_adder\" for hierarchy \"door_mecanism:udoor_mecanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1\"" {  } { { "adder_rc.vhd" "\\SC:0:U1" { Text "C:/ISEL/2022-2023/V/LIC/Project/adder_rc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:udoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:udoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\"" {  } { { "counter_pl.vhd" "U2" { Text "C:/ISEL/2022-2023/V/LIC/Project/counter_pl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686779728674 "|AccessControlSystem|door_mecanism:udoor_mecanism|counter_pl:U6|register_D_E_R_value:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_lr door_mecanism:udoor_mecanism\|ShiftRegister_lr:U7 " "Elaborating entity \"ShiftRegister_lr\" for hierarchy \"door_mecanism:udoor_mecanism\|ShiftRegister_lr:U7\"" {  } { { "door_mecanism.vhd" "U7" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:udoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:udoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\"" {  } { { "ShiftRegister_lr.vhd" "U1" { Text "C:/ISEL/2022-2023/V/LIC/Project/ShiftRegister_lr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686779728690 "|AccessControlSystem|door_mecanism:udoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_emulation_seg door_mecanism:udoor_mecanism\|door_emulation_seg:U0 " "Elaborating entity \"door_emulation_seg\" for hierarchy \"door_mecanism:udoor_mecanism\|door_emulation_seg:U0\"" {  } { { "door_mecanism.vhd" "U0" { Text "C:/ISEL/2022-2023/V/LIC/Project/door_mecanism.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779728697 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686779728890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.14.22:55:32 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2023.06.14.22:55:32 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779732368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779734941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779735059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779738539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779738653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779738776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779738910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779738916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779738917 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686779739615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779739831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779739831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779739911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779739911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779739914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779739914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779739990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779739990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779740094 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779740094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779740094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686779740175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779740175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.CLOSING_137 " "LATCH primitive \"SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.CLOSING_137\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686779741357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.OPENING_150 " "LATCH primitive \"SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.OPENING_150\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686779741357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.WAITING_163 " "LATCH primitive \"SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.WAITING_163\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686779741357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.SYSTEM_OFF_176 " "LATCH primitive \"SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.SYSTEM_OFF_176\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686779741357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.COMPLETED_124 " "LATCH primitive \"SDC:uSDC\|DoorController:uDoorController\|NEXT_STATE.COMPLETED_124\" is permanently enabled" {  } { { "DoorController.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/DoorController.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686779741357 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686779741673 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_D_E_R_value.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/register_D_E_R_value.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686779741722 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686779741722 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "KEY_CODE\[0\] GND " "Pin \"KEY_CODE\[0\]\" is stuck at GND" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|KEY_CODE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KEY_CODE\[1\] GND " "Pin \"KEY_CODE\[1\]\" is stuck at GND" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|KEY_CODE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KEY_CODE\[2\] GND " "Pin \"KEY_CODE\[2\]\" is stuck at GND" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|KEY_CODE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KEY_CODE\[3\] GND " "Pin \"KEY_CODE\[3\]\" is stuck at GND" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|KEY_CODE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/2022-2023/V/LIC/Project/AccessControlSystem.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686779741777 "|AccessControlSystem|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686779741777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779741854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686779743178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686779743178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "519 " "Implemented 519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686779743267 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686779743267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686779743267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686779743267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686779743303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 22:55:43 2023 " "Processing ended: Wed Jun 14 22:55:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686779743303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686779743303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686779743303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686779743303 ""}
