
Wave_Info.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2c8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000640  0800b498  0800b498  0000c498  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bad8  0800bad8  0000d1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bad8  0800bad8  0000cad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bae0  0800bae0  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bae0  0800bae0  0000cae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bae4  0800bae4  0000cae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800bae8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  200001d4  0800bcbc  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  0800bcbc  0000d534  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116f6  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a04  00000000  00000000  0001e8fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00021300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c89  00000000  00000000  00022320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000254c5  00000000  00000000  00022fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001340d  00000000  00000000  0004846e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e27ce  00000000  00000000  0005b87b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013e049  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b14  00000000  00000000  0013e08c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00143ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b480 	.word	0x0800b480

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800b480 	.word	0x0800b480

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	0000      	movs	r0, r0
	...

08001028 <set_sinoid>:
uint32_t diff=0;
uint8_t is_Fist=0;
float frequency=0;

void set_sinoid(uint32_t *sine_value, int size)
{
 8001028:	b5b0      	push	{r4, r5, r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
	for(int i=0;i<size;i++)
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	e03f      	b.n	80010b8 <set_sinoid+0x90>
	{
		sine_value[i]=((sin(i*2*PI/size)+1)*((0xFFF +1)/2));
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fa91 	bl	8000564 <__aeabi_i2d>
 8001042:	a325      	add	r3, pc, #148	@ (adr r3, 80010d8 <set_sinoid+0xb0>)
 8001044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001048:	f7ff faf6 	bl	8000638 <__aeabi_dmul>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4614      	mov	r4, r2
 8001052:	461d      	mov	r5, r3
 8001054:	6838      	ldr	r0, [r7, #0]
 8001056:	f7ff fa85 	bl	8000564 <__aeabi_i2d>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4620      	mov	r0, r4
 8001060:	4629      	mov	r1, r5
 8001062:	f7ff fc13 	bl	800088c <__aeabi_ddiv>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	ec43 2b17 	vmov	d7, r2, r3
 800106e:	eeb0 0a47 	vmov.f32	s0, s14
 8001072:	eef0 0a67 	vmov.f32	s1, s15
 8001076:	f009 f9d3 	bl	800a420 <sin>
 800107a:	ec51 0b10 	vmov	r0, r1, d0
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	4b13      	ldr	r3, [pc, #76]	@ (80010d0 <set_sinoid+0xa8>)
 8001084:	f7ff f922 	bl	80002cc <__adddf3>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4610      	mov	r0, r2
 800108e:	4619      	mov	r1, r3
 8001090:	f04f 0200 	mov.w	r2, #0
 8001094:	4b0f      	ldr	r3, [pc, #60]	@ (80010d4 <set_sinoid+0xac>)
 8001096:	f7ff facf 	bl	8000638 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	18d4      	adds	r4, r2, r3
 80010aa:	f7ff fd9d 	bl	8000be8 <__aeabi_d2uiz>
 80010ae:	4603      	mov	r3, r0
 80010b0:	6023      	str	r3, [r4, #0]
	for(int i=0;i<size;i++)
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	3301      	adds	r3, #1
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fa      	ldr	r2, [r7, #12]
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	429a      	cmp	r2, r3
 80010be:	dbbb      	blt.n	8001038 <set_sinoid+0x10>
	}
}
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bdb0      	pop	{r4, r5, r7, pc}
 80010ca:	bf00      	nop
 80010cc:	f3af 8000 	nop.w
 80010d0:	3ff00000 	.word	0x3ff00000
 80010d4:	40a00000 	.word	0x40a00000
 80010d8:	f01b866e 	.word	0xf01b866e
 80010dc:	400921f9 	.word	0x400921f9

080010e0 <get_sinoid>:
float get_sinoid(uint32_t *buffer,float * convValue, ADC_HandleTypeDef *hadc, int samples)
{
 80010e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010e4:	b089      	sub	sp, #36	@ 0x24
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	60f8      	str	r0, [r7, #12]
 80010ea:	60b9      	str	r1, [r7, #8]
 80010ec:	607a      	str	r2, [r7, #4]
 80010ee:	603b      	str	r3, [r7, #0]
 80010f0:	466b      	mov	r3, sp
 80010f2:	461e      	mov	r6, r3
	float teste[samples];
 80010f4:	6839      	ldr	r1, [r7, #0]
 80010f6:	1e4b      	subs	r3, r1, #1
 80010f8:	61bb      	str	r3, [r7, #24]
 80010fa:	460a      	mov	r2, r1
 80010fc:	2300      	movs	r3, #0
 80010fe:	4690      	mov	r8, r2
 8001100:	4699      	mov	r9, r3
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	f04f 0300 	mov.w	r3, #0
 800110a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800110e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001112:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001116:	460a      	mov	r2, r1
 8001118:	2300      	movs	r3, #0
 800111a:	4614      	mov	r4, r2
 800111c:	461d      	mov	r5, r3
 800111e:	f04f 0200 	mov.w	r2, #0
 8001122:	f04f 0300 	mov.w	r3, #0
 8001126:	016b      	lsls	r3, r5, #5
 8001128:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800112c:	0162      	lsls	r2, r4, #5
 800112e:	460b      	mov	r3, r1
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	3307      	adds	r3, #7
 8001134:	08db      	lsrs	r3, r3, #3
 8001136:	00db      	lsls	r3, r3, #3
 8001138:	ebad 0d03 	sub.w	sp, sp, r3
 800113c:	466b      	mov	r3, sp
 800113e:	3303      	adds	r3, #3
 8001140:	089b      	lsrs	r3, r3, #2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	617b      	str	r3, [r7, #20]
	 for (int i = 0; i < samples; i++) {
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
 800114a:	e056      	b.n	80011fa <get_sinoid+0x11a>
	        HAL_ADC_Start(hadc);
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f001 f827 	bl	80021a0 <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8001152:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f001 f8f4 	bl	8002344 <HAL_ADC_PollForConversion>
	        buffer[i] = HAL_ADC_GetValue(hadc);
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	68fa      	ldr	r2, [r7, #12]
 8001162:	18d4      	adds	r4, r2, r3
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f001 f978 	bl	800245a <HAL_ADC_GetValue>
 800116a:	4603      	mov	r3, r0
 800116c:	6023      	str	r3, [r4, #0]
	        teste[i] = ((float)buffer[i] * 3.3 / 0xFFF);
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	4413      	add	r3, r2
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	ee07 3a90 	vmov	s15, r3
 800117c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001180:	ee17 0a90 	vmov	r0, s15
 8001184:	f7ff fa00 	bl	8000588 <__aeabi_f2d>
 8001188:	a327      	add	r3, pc, #156	@ (adr r3, 8001228 <get_sinoid+0x148>)
 800118a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118e:	f7ff fa53 	bl	8000638 <__aeabi_dmul>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4610      	mov	r0, r2
 8001198:	4619      	mov	r1, r3
 800119a:	a325      	add	r3, pc, #148	@ (adr r3, 8001230 <get_sinoid+0x150>)
 800119c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a0:	f7ff fb74 	bl	800088c <__aeabi_ddiv>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f7ff fd3c 	bl	8000c28 <__aeabi_d2f>
 80011b0:	4601      	mov	r1, r0
 80011b2:	697a      	ldr	r2, [r7, #20]
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	6019      	str	r1, [r3, #0]
	        convValue[i]=POWER_CONV*teste[i];
 80011bc:	697a      	ldr	r2, [r7, #20]
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff f9de 	bl	8000588 <__aeabi_f2d>
 80011cc:	a31a      	add	r3, pc, #104	@ (adr r3, 8001238 <get_sinoid+0x158>)
 80011ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d2:	f7ff fa31 	bl	8000638 <__aeabi_dmul>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	68ba      	ldr	r2, [r7, #8]
 80011e4:	18d4      	adds	r4, r2, r3
 80011e6:	f7ff fd1f 	bl	8000c28 <__aeabi_d2f>
 80011ea:	4603      	mov	r3, r0
 80011ec:	6023      	str	r3, [r4, #0]
	        delay_us(50);
 80011ee:	2032      	movs	r0, #50	@ 0x32
 80011f0:	f000 f8c6 	bl	8001380 <delay_us>
	 for (int i = 0; i < samples; i++) {
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	3301      	adds	r3, #1
 80011f8:	61fb      	str	r3, [r7, #28]
 80011fa:	69fa      	ldr	r2, [r7, #28]
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	429a      	cmp	r2, r3
 8001200:	dba4      	blt.n	800114c <get_sinoid+0x6c>
	 }

	 return convValue[samples - 1]; // Retorna o último valor convertido
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001208:	3b01      	subs	r3, #1
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	68ba      	ldr	r2, [r7, #8]
 800120e:	4413      	add	r3, r2
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	46b5      	mov	sp, r6
 8001214:	ee07 3a90 	vmov	s15, r3


}
 8001218:	eeb0 0a67 	vmov.f32	s0, s15
 800121c:	3724      	adds	r7, #36	@ 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001224:	f3af 8000 	nop.w
 8001228:	66666666 	.word	0x66666666
 800122c:	400a6666 	.word	0x400a6666
 8001230:	00000000 	.word	0x00000000
 8001234:	40affe00 	.word	0x40affe00
 8001238:	aaaaaaab 	.word	0xaaaaaaab
 800123c:	4050aaaa 	.word	0x4050aaaa

08001240 <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	7f1b      	ldrb	r3, [r3, #28]
 800124c:	2b01      	cmp	r3, #1
 800124e:	d149      	bne.n	80012e4 <HAL_TIM_IC_CaptureCallback+0xa4>
	{
		if(is_Fist== 0)
 8001250:	4b26      	ldr	r3, [pc, #152]	@ (80012ec <HAL_TIM_IC_CaptureCallback+0xac>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d10a      	bne.n	800126e <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			IC_VAL1= HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001258:	2100      	movs	r1, #0
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f003 fdc4 	bl	8004de8 <HAL_TIM_ReadCapturedValue>
 8001260:	4603      	mov	r3, r0
 8001262:	4a23      	ldr	r2, [pc, #140]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001264:	6013      	str	r3, [r2, #0]
			is_Fist=1;
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <HAL_TIM_IC_CaptureCallback+0xac>)
 8001268:	2201      	movs	r2, #1
 800126a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim,0);
			is_Fist=0;
		}
	}

}
 800126c:	e03a      	b.n	80012e4 <HAL_TIM_IC_CaptureCallback+0xa4>
			IC_VAL2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800126e:	2100      	movs	r1, #0
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f003 fdb9 	bl	8004de8 <HAL_TIM_ReadCapturedValue>
 8001276:	4603      	mov	r3, r0
 8001278:	4a1e      	ldr	r2, [pc, #120]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800127a:	6013      	str	r3, [r2, #0]
			if(IC_VAL2> IC_VAL1)
 800127c:	4b1d      	ldr	r3, [pc, #116]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4b1b      	ldr	r3, [pc, #108]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	429a      	cmp	r2, r3
 8001286:	d907      	bls.n	8001298 <HAL_TIM_IC_CaptureCallback+0x58>
				diff  = IC_VAL2-IC_VAL1;
 8001288:	4b1a      	ldr	r3, [pc, #104]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	4a19      	ldr	r2, [pc, #100]	@ (80012f8 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	e00f      	b.n	80012b8 <HAL_TIM_IC_CaptureCallback+0x78>
			}else if(IC_VAL1>IC_VAL2)
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b15      	ldr	r3, [pc, #84]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d909      	bls.n	80012b8 <HAL_TIM_IC_CaptureCallback+0x78>
				diff = (0xffff-IC_VAL1)+ IC_VAL2;
 80012a4:	4b13      	ldr	r3, [pc, #76]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80012b2:	33ff      	adds	r3, #255	@ 0xff
 80012b4:	4a10      	ldr	r2, [pc, #64]	@ (80012f8 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80012b6:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <HAL_TIM_IC_CaptureCallback+0xbc>)
 80012ba:	60fb      	str	r3, [r7, #12]
			frequency = refClock/diff;
 80012bc:	4b0e      	ldr	r3, [pc, #56]	@ (80012f8 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012c8:	edd7 6a03 	vldr	s13, [r7, #12]
 80012cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80012d2:	edc3 7a00 	vstr	s15, [r3]
			__HAL_TIM_SET_COUNTER(htim,0);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2200      	movs	r2, #0
 80012dc:	625a      	str	r2, [r3, #36]	@ 0x24
			is_Fist=0;
 80012de:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <HAL_TIM_IC_CaptureCallback+0xac>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]
}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200001fc 	.word	0x200001fc
 80012f0:	200001f0 	.word	0x200001f0
 80012f4:	200001f4 	.word	0x200001f4
 80012f8:	200001f8 	.word	0x200001f8
 80012fc:	49742400 	.word	0x49742400
 8001300:	20000200 	.word	0x20000200

08001304 <get_frequency>:


float get_frequency()
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
	return frequency;
 8001308:	4b04      	ldr	r3, [pc, #16]	@ (800131c <get_frequency+0x18>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	ee07 3a90 	vmov	s15, r3
}
 8001310:	eeb0 0a67 	vmov.f32	s0, s15
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	20000200 	.word	0x20000200

08001320 <find_amp>:
float find_amp(float *convValue, int samples)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
	float max=0;
 800132a:	f04f 0300 	mov.w	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < samples; i++) {
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	e015      	b.n	8001362 <find_amp+0x42>
    	if(convValue[i]>max) {max= convValue[i];}
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	edd3 7a00 	vldr	s15, [r3]
 8001342:	ed97 7a03 	vldr	s14, [r7, #12]
 8001346:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800134a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134e:	d505      	bpl.n	800135c <find_amp+0x3c>
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	4413      	add	r3, r2
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < samples; i++) {
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	3301      	adds	r3, #1
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	429a      	cmp	r2, r3
 8001368:	dbe5      	blt.n	8001336 <find_amp+0x16>

    }
    return max;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	ee07 3a90 	vmov	s15, r3
}
 8001370:	eeb0 0a67 	vmov.f32	s0, s15
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
	...

08001380 <delay_us>:
UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */

void delay_us (uint16_t us)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 800138a:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <delay_us+0x30>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2200      	movs	r2, #0
 8001390:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8001392:	bf00      	nop
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <delay_us+0x30>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800139a:	88fb      	ldrh	r3, [r7, #6]
 800139c:	429a      	cmp	r2, r3
 800139e:	d3f9      	bcc.n	8001394 <delay_us+0x14>
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	200002c0 	.word	0x200002c0

080013b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	f5ad 5d0a 	sub.w	sp, sp, #8832	@ 0x2280
 80013ba:	b08a      	sub	sp, #40	@ 0x28
 80013bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013be:	f000 fe15 	bl	8001fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c2:	f000 f879 	bl	80014b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c6:	f000 fab7 	bl	8001938 <MX_GPIO_Init>
  MX_DMA_Init();
 80013ca:	f000 fa95 	bl	80018f8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013ce:	f000 fa69 	bl	80018a4 <MX_USART2_UART_Init>
  MX_DAC_Init();
 80013d2:	f000 f931 	bl	8001638 <MX_DAC_Init>
  MX_TIM2_Init();
 80013d6:	f000 f9a9 	bl	800172c <MX_TIM2_Init>
  MX_ADC1_Init();
 80013da:	f000 f8db 	bl	8001594 <MX_ADC1_Init>
  MX_TIM1_Init();
 80013de:	f000 f955 	bl	800168c <MX_TIM1_Init>
  MX_TIM3_Init();
 80013e2:	f000 f9ef 	bl	80017c4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  float freq;

  set_sinoid(sine_value,SINOID_SIZE);
 80013e6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80013ea:	21a6      	movs	r1, #166	@ 0xa6
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fe1b 	bl	8001028 <set_sinoid>
  HAL_TIM_Base_Start(&htim1);
 80013f2:	482a      	ldr	r0, [pc, #168]	@ (800149c <main+0xe8>)
 80013f4:	f003 f8ba 	bl	800456c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 80013f8:	4829      	ldr	r0, [pc, #164]	@ (80014a0 <main+0xec>)
 80013fa:	f003 f8b7 	bl	800456c <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3,TIM_CHANNEL_1);
 80013fe:	2100      	movs	r1, #0
 8001400:	4828      	ldr	r0, [pc, #160]	@ (80014a4 <main+0xf0>)
 8001402:	f003 f975 	bl	80046f0 <HAL_TIM_IC_Start_IT>
  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, sine_value,SINOID_SIZE, DAC_ALIGN_12B_R);
 8001406:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 800140a:	2300      	movs	r3, #0
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	23a6      	movs	r3, #166	@ 0xa6
 8001410:	2100      	movs	r1, #0
 8001412:	4825      	ldr	r0, [pc, #148]	@ (80014a8 <main+0xf4>)
 8001414:	f001 fb90 	bl	8002b38 <HAL_DAC_Start_DMA>
  HAL_ADC_Init(&hadc1);
 8001418:	4824      	ldr	r0, [pc, #144]	@ (80014ac <main+0xf8>)
 800141a:	f000 fe7d 	bl	8002118 <HAL_ADC_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  freq=  get_frequency();
 800141e:	f7ff ff71 	bl	8001304 <get_frequency>
 8001422:	f507 530a 	add.w	r3, r7, #8832	@ 0x2280
 8001426:	f103 031c 	add.w	r3, r3, #28
 800142a:	ed83 0a00 	vstr	s0, [r3]
	  get_sinoid(buffer, convValue,&hadc1, SAMPLES);
 800142e:	f107 0120 	add.w	r1, r7, #32
 8001432:	3920      	subs	r1, #32
 8001434:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 8001438:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800143c:	4a1b      	ldr	r2, [pc, #108]	@ (80014ac <main+0xf8>)
 800143e:	f7ff fe4f 	bl	80010e0 <get_sinoid>
	  amp=find_amp(convValue, SAMPLES);
 8001442:	f107 0320 	add.w	r3, r7, #32
 8001446:	3b20      	subs	r3, #32
 8001448:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff67 	bl	8001320 <find_amp>
 8001452:	f507 530a 	add.w	r3, r7, #8832	@ 0x2280
 8001456:	f103 0318 	add.w	r3, r3, #24
 800145a:	ed83 0a00 	vstr	s0, [r3]
	  printf("AMP: %.2f\n\r",amp);
 800145e:	f507 530a 	add.w	r3, r7, #8832	@ 0x2280
 8001462:	f103 0318 	add.w	r3, r3, #24
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f7ff f88e 	bl	8000588 <__aeabi_f2d>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	480f      	ldr	r0, [pc, #60]	@ (80014b0 <main+0xfc>)
 8001472:	f005 fb85 	bl	8006b80 <iprintf>
	  printf("Freq: %.2f\n\r",freq);
 8001476:	f507 530a 	add.w	r3, r7, #8832	@ 0x2280
 800147a:	f103 031c 	add.w	r3, r3, #28
 800147e:	6818      	ldr	r0, [r3, #0]
 8001480:	f7ff f882 	bl	8000588 <__aeabi_f2d>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	480a      	ldr	r0, [pc, #40]	@ (80014b4 <main+0x100>)
 800148a:	f005 fb79 	bl	8006b80 <iprintf>

	  HAL_Delay(5000);
 800148e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001492:	f000 fe1d 	bl	80020d0 <HAL_Delay>
	  freq=  get_frequency();
 8001496:	bf00      	nop
 8001498:	e7c1      	b.n	800141e <main+0x6a>
 800149a:	bf00      	nop
 800149c:	200002c0 	.word	0x200002c0
 80014a0:	20000308 	.word	0x20000308
 80014a4:	20000350 	.word	0x20000350
 80014a8:	2000024c 	.word	0x2000024c
 80014ac:	20000204 	.word	0x20000204
 80014b0:	0800b498 	.word	0x0800b498
 80014b4:	0800b4a4 	.word	0x0800b4a4

080014b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b094      	sub	sp, #80	@ 0x50
 80014bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014be:	f107 031c 	add.w	r3, r7, #28
 80014c2:	2234      	movs	r2, #52	@ 0x34
 80014c4:	2100      	movs	r1, #0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f005 fbcf 	bl	8006c6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014dc:	2300      	movs	r3, #0
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	4b2a      	ldr	r3, [pc, #168]	@ (800158c <SystemClock_Config+0xd4>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	4a29      	ldr	r2, [pc, #164]	@ (800158c <SystemClock_Config+0xd4>)
 80014e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ec:	4b27      	ldr	r3, [pc, #156]	@ (800158c <SystemClock_Config+0xd4>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014f8:	2300      	movs	r3, #0
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	4b24      	ldr	r3, [pc, #144]	@ (8001590 <SystemClock_Config+0xd8>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001504:	4a22      	ldr	r2, [pc, #136]	@ (8001590 <SystemClock_Config+0xd8>)
 8001506:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	4b20      	ldr	r3, [pc, #128]	@ (8001590 <SystemClock_Config+0xd8>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001514:	603b      	str	r3, [r7, #0]
 8001516:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001518:	2302      	movs	r3, #2
 800151a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800151c:	2301      	movs	r3, #1
 800151e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001520:	2310      	movs	r3, #16
 8001522:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001524:	2302      	movs	r3, #2
 8001526:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001528:	2300      	movs	r3, #0
 800152a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800152c:	2310      	movs	r3, #16
 800152e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001530:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001534:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001536:	2304      	movs	r3, #4
 8001538:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800153a:	2302      	movs	r3, #2
 800153c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800153e:	2302      	movs	r3, #2
 8001540:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001542:	f107 031c 	add.w	r3, r7, #28
 8001546:	4618      	mov	r0, r3
 8001548:	f002 fd22 	bl	8003f90 <HAL_RCC_OscConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001552:	f000 fa75 	bl	8001a40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001556:	230f      	movs	r3, #15
 8001558:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155a:	2302      	movs	r3, #2
 800155c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001562:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001566:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800156c:	f107 0308 	add.w	r3, r7, #8
 8001570:	2102      	movs	r1, #2
 8001572:	4618      	mov	r0, r3
 8001574:	f002 f9c2 	bl	80038fc <HAL_RCC_ClockConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800157e:	f000 fa5f 	bl	8001a40 <Error_Handler>
  }
}
 8001582:	bf00      	nop
 8001584:	3750      	adds	r7, #80	@ 0x50
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800
 8001590:	40007000 	.word	0x40007000

08001594 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800159a:	463b      	mov	r3, r7
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015a6:	4b21      	ldr	r3, [pc, #132]	@ (800162c <MX_ADC1_Init+0x98>)
 80015a8:	4a21      	ldr	r2, [pc, #132]	@ (8001630 <MX_ADC1_Init+0x9c>)
 80015aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80015ac:	4b1f      	ldr	r3, [pc, #124]	@ (800162c <MX_ADC1_Init+0x98>)
 80015ae:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80015b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <MX_ADC1_Init+0x98>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015ba:	4b1c      	ldr	r3, [pc, #112]	@ (800162c <MX_ADC1_Init+0x98>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015c0:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <MX_ADC1_Init+0x98>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015c6:	4b19      	ldr	r3, [pc, #100]	@ (800162c <MX_ADC1_Init+0x98>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <MX_ADC1_Init+0x98>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015d4:	4b15      	ldr	r3, [pc, #84]	@ (800162c <MX_ADC1_Init+0x98>)
 80015d6:	4a17      	ldr	r2, [pc, #92]	@ (8001634 <MX_ADC1_Init+0xa0>)
 80015d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015da:	4b14      	ldr	r3, [pc, #80]	@ (800162c <MX_ADC1_Init+0x98>)
 80015dc:	2200      	movs	r2, #0
 80015de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015e0:	4b12      	ldr	r3, [pc, #72]	@ (800162c <MX_ADC1_Init+0x98>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015e6:	4b11      	ldr	r3, [pc, #68]	@ (800162c <MX_ADC1_Init+0x98>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015ee:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <MX_ADC1_Init+0x98>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015f4:	480d      	ldr	r0, [pc, #52]	@ (800162c <MX_ADC1_Init+0x98>)
 80015f6:	f000 fd8f 	bl	8002118 <HAL_ADC_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001600:	f000 fa1e 	bl	8001a40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001604:	2300      	movs	r3, #0
 8001606:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001608:	2301      	movs	r3, #1
 800160a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800160c:	2304      	movs	r3, #4
 800160e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	4619      	mov	r1, r3
 8001614:	4805      	ldr	r0, [pc, #20]	@ (800162c <MX_ADC1_Init+0x98>)
 8001616:	f000 ff2d 	bl	8002474 <HAL_ADC_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001620:	f000 fa0e 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000204 	.word	0x20000204
 8001630:	40012000 	.word	0x40012000
 8001634:	0f000001 	.word	0x0f000001

08001638 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800163e:	463b      	mov	r3, r7
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001646:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <MX_DAC_Init+0x4c>)
 8001648:	4a0f      	ldr	r2, [pc, #60]	@ (8001688 <MX_DAC_Init+0x50>)
 800164a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800164c:	480d      	ldr	r0, [pc, #52]	@ (8001684 <MX_DAC_Init+0x4c>)
 800164e:	f001 fa50 	bl	8002af2 <HAL_DAC_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001658:	f000 f9f2 	bl	8001a40 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800165c:	2324      	movs	r3, #36	@ 0x24
 800165e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001664:	463b      	mov	r3, r7
 8001666:	2200      	movs	r2, #0
 8001668:	4619      	mov	r1, r3
 800166a:	4806      	ldr	r0, [pc, #24]	@ (8001684 <MX_DAC_Init+0x4c>)
 800166c:	f001 fb44 	bl	8002cf8 <HAL_DAC_ConfigChannel>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001676:	f000 f9e3 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	2000024c 	.word	0x2000024c
 8001688:	40007400 	.word	0x40007400

0800168c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001692:	f107 0308 	add.w	r3, r7, #8
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a0:	463b      	mov	r3, r7
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016aa:	4a1f      	ldr	r2, [pc, #124]	@ (8001728 <MX_TIM1_Init+0x9c>)
 80016ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80016ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016b0:	2253      	movs	r2, #83	@ 0x53
 80016b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c2:	4b18      	ldr	r3, [pc, #96]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016c8:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016d4:	4813      	ldr	r0, [pc, #76]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016d6:	f002 fef9 	bl	80044cc <HAL_TIM_Base_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80016e0:	f000 f9ae 	bl	8001a40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016ea:	f107 0308 	add.w	r3, r7, #8
 80016ee:	4619      	mov	r1, r3
 80016f0:	480c      	ldr	r0, [pc, #48]	@ (8001724 <MX_TIM1_Init+0x98>)
 80016f2:	f003 fab1 	bl	8004c58 <HAL_TIM_ConfigClockSource>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80016fc:	f000 f9a0 	bl	8001a40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001700:	2300      	movs	r3, #0
 8001702:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001704:	2300      	movs	r3, #0
 8001706:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001708:	463b      	mov	r3, r7
 800170a:	4619      	mov	r1, r3
 800170c:	4805      	ldr	r0, [pc, #20]	@ (8001724 <MX_TIM1_Init+0x98>)
 800170e:	f003 fe6d 	bl	80053ec <HAL_TIMEx_MasterConfigSynchronization>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001718:	f000 f992 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	200002c0 	.word	0x200002c0
 8001728:	40010000 	.word	0x40010000

0800172c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	463b      	mov	r3, r7
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001748:	4b1d      	ldr	r3, [pc, #116]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800174a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800174e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001750:	4b1b      	ldr	r3, [pc, #108]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001752:	2253      	movs	r2, #83	@ 0x53
 8001754:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001756:	4b1a      	ldr	r3, [pc, #104]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800175c:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800175e:	2263      	movs	r2, #99	@ 0x63
 8001760:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001762:	4b17      	ldr	r3, [pc, #92]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001768:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800176a:	2200      	movs	r2, #0
 800176c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800176e:	4814      	ldr	r0, [pc, #80]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001770:	f002 feac 	bl	80044cc <HAL_TIM_Base_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800177a:	f000 f961 	bl	8001a40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800177e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001782:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001784:	f107 0308 	add.w	r3, r7, #8
 8001788:	4619      	mov	r1, r3
 800178a:	480d      	ldr	r0, [pc, #52]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800178c:	f003 fa64 	bl	8004c58 <HAL_TIM_ConfigClockSource>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001796:	f000 f953 	bl	8001a40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800179a:	2320      	movs	r3, #32
 800179c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017a2:	463b      	mov	r3, r7
 80017a4:	4619      	mov	r1, r3
 80017a6:	4806      	ldr	r0, [pc, #24]	@ (80017c0 <MX_TIM2_Init+0x94>)
 80017a8:	f003 fe20 	bl	80053ec <HAL_TIMEx_MasterConfigSynchronization>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80017b2:	f000 f945 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017b6:	bf00      	nop
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000308 	.word	0x20000308

080017c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	@ 0x28
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ca:	f107 0318 	add.w	r3, r7, #24
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80017e2:	463b      	mov	r3, r7
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017ee:	4b2b      	ldr	r3, [pc, #172]	@ (800189c <MX_TIM3_Init+0xd8>)
 80017f0:	4a2b      	ldr	r2, [pc, #172]	@ (80018a0 <MX_TIM3_Init+0xdc>)
 80017f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80017f4:	4b29      	ldr	r3, [pc, #164]	@ (800189c <MX_TIM3_Init+0xd8>)
 80017f6:	2253      	movs	r2, #83	@ 0x53
 80017f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b28      	ldr	r3, [pc, #160]	@ (800189c <MX_TIM3_Init+0xd8>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001800:	4b26      	ldr	r3, [pc, #152]	@ (800189c <MX_TIM3_Init+0xd8>)
 8001802:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001806:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001808:	4b24      	ldr	r3, [pc, #144]	@ (800189c <MX_TIM3_Init+0xd8>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180e:	4b23      	ldr	r3, [pc, #140]	@ (800189c <MX_TIM3_Init+0xd8>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001814:	4821      	ldr	r0, [pc, #132]	@ (800189c <MX_TIM3_Init+0xd8>)
 8001816:	f002 fe59 	bl	80044cc <HAL_TIM_Base_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001820:	f000 f90e 	bl	8001a40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001824:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001828:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800182a:	f107 0318 	add.w	r3, r7, #24
 800182e:	4619      	mov	r1, r3
 8001830:	481a      	ldr	r0, [pc, #104]	@ (800189c <MX_TIM3_Init+0xd8>)
 8001832:	f003 fa11 	bl	8004c58 <HAL_TIM_ConfigClockSource>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800183c:	f000 f900 	bl	8001a40 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001840:	4816      	ldr	r0, [pc, #88]	@ (800189c <MX_TIM3_Init+0xd8>)
 8001842:	f002 fefb 	bl	800463c <HAL_TIM_IC_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800184c:	f000 f8f8 	bl	8001a40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001850:	2300      	movs	r3, #0
 8001852:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001858:	f107 0310 	add.w	r3, r7, #16
 800185c:	4619      	mov	r1, r3
 800185e:	480f      	ldr	r0, [pc, #60]	@ (800189c <MX_TIM3_Init+0xd8>)
 8001860:	f003 fdc4 	bl	80053ec <HAL_TIMEx_MasterConfigSynchronization>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800186a:	f000 f8e9 	bl	8001a40 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800186e:	2300      	movs	r3, #0
 8001870:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001872:	2301      	movs	r3, #1
 8001874:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800187e:	463b      	mov	r3, r7
 8001880:	2200      	movs	r2, #0
 8001882:	4619      	mov	r1, r3
 8001884:	4805      	ldr	r0, [pc, #20]	@ (800189c <MX_TIM3_Init+0xd8>)
 8001886:	f003 f94b 	bl	8004b20 <HAL_TIM_IC_ConfigChannel>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001890:	f000 f8d6 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	3728      	adds	r7, #40	@ 0x28
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	20000350 	.word	0x20000350
 80018a0:	40000400 	.word	0x40000400

080018a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018aa:	4a12      	ldr	r2, [pc, #72]	@ (80018f4 <MX_USART2_UART_Init+0x50>)
 80018ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018ae:	4b10      	ldr	r3, [pc, #64]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018bc:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018c2:	4b0b      	ldr	r3, [pc, #44]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018c8:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018ca:	220c      	movs	r2, #12
 80018cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ce:	4b08      	ldr	r3, [pc, #32]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d4:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018da:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <MX_USART2_UART_Init+0x4c>)
 80018dc:	f003 fe16 	bl	800550c <HAL_UART_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018e6:	f000 f8ab 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000398 	.word	0x20000398
 80018f4:	40004400 	.word	0x40004400

080018f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <MX_DMA_Init+0x3c>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a0b      	ldr	r2, [pc, #44]	@ (8001934 <MX_DMA_Init+0x3c>)
 8001908:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <MX_DMA_Init+0x3c>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2100      	movs	r1, #0
 800191e:	2010      	movs	r0, #16
 8001920:	f001 f8b1 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001924:	2010      	movs	r0, #16
 8001926:	f001 f8ca 	bl	8002abe <HAL_NVIC_EnableIRQ>

}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40023800 	.word	0x40023800

08001938 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	@ 0x28
 800193c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b2d      	ldr	r3, [pc, #180]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	4a2c      	ldr	r2, [pc, #176]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 8001958:	f043 0304 	orr.w	r3, r3, #4
 800195c:	6313      	str	r3, [r2, #48]	@ 0x30
 800195e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	f003 0304 	and.w	r3, r3, #4
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	4b26      	ldr	r3, [pc, #152]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	4a25      	ldr	r2, [pc, #148]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 8001974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001978:	6313      	str	r3, [r2, #48]	@ 0x30
 800197a:	4b23      	ldr	r3, [pc, #140]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	4a1e      	ldr	r2, [pc, #120]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6313      	str	r3, [r2, #48]	@ 0x30
 8001996:	4b1c      	ldr	r3, [pc, #112]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	4b18      	ldr	r3, [pc, #96]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	4a17      	ldr	r2, [pc, #92]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 80019ac:	f043 0302 	orr.w	r3, r3, #2
 80019b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b2:	4b15      	ldr	r3, [pc, #84]	@ (8001a08 <MX_GPIO_Init+0xd0>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80019be:	2200      	movs	r2, #0
 80019c0:	2120      	movs	r1, #32
 80019c2:	4812      	ldr	r0, [pc, #72]	@ (8001a0c <MX_GPIO_Init+0xd4>)
 80019c4:	f001 ff80 	bl	80038c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019ce:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80019d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019d8:	f107 0314 	add.w	r3, r7, #20
 80019dc:	4619      	mov	r1, r3
 80019de:	480c      	ldr	r0, [pc, #48]	@ (8001a10 <MX_GPIO_Init+0xd8>)
 80019e0:	f001 fdde 	bl	80035a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019e4:	2320      	movs	r3, #32
 80019e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e8:	2301      	movs	r3, #1
 80019ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	4619      	mov	r1, r3
 80019fa:	4804      	ldr	r0, [pc, #16]	@ (8001a0c <MX_GPIO_Init+0xd4>)
 80019fc:	f001 fdd0 	bl	80035a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a00:	bf00      	nop
 8001a02:	3728      	adds	r7, #40	@ 0x28
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	40020800 	.word	0x40020800

08001a14 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *data, int len)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a28:	68b9      	ldr	r1, [r7, #8]
 8001a2a:	4804      	ldr	r0, [pc, #16]	@ (8001a3c <_write+0x28>)
 8001a2c:	f003 fdbe 	bl	80055ac <HAL_UART_Transmit>
    return len;
 8001a30:	687b      	ldr	r3, [r7, #4]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000398 	.word	0x20000398

08001a40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a44:	b672      	cpsid	i
}
 8001a46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <Error_Handler+0x8>

08001a4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	4b10      	ldr	r3, [pc, #64]	@ (8001a98 <HAL_MspInit+0x4c>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a98 <HAL_MspInit+0x4c>)
 8001a5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a62:	4b0d      	ldr	r3, [pc, #52]	@ (8001a98 <HAL_MspInit+0x4c>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <HAL_MspInit+0x4c>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	4a08      	ldr	r2, [pc, #32]	@ (8001a98 <HAL_MspInit+0x4c>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <HAL_MspInit+0x4c>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a86:	603b      	str	r3, [r7, #0]
 8001a88:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a8a:	2007      	movs	r0, #7
 8001a8c:	f000 fff0 	bl	8002a70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a90:	bf00      	nop
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40023800 	.word	0x40023800

08001a9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	@ 0x28
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a17      	ldr	r2, [pc, #92]	@ (8001b18 <HAL_ADC_MspInit+0x7c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d127      	bne.n	8001b0e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <HAL_ADC_MspInit+0x80>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac6:	4a15      	ldr	r2, [pc, #84]	@ (8001b1c <HAL_ADC_MspInit+0x80>)
 8001ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ace:	4b13      	ldr	r3, [pc, #76]	@ (8001b1c <HAL_ADC_MspInit+0x80>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <HAL_ADC_MspInit+0x80>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8001b1c <HAL_ADC_MspInit+0x80>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aea:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <HAL_ADC_MspInit+0x80>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001af6:	2301      	movs	r3, #1
 8001af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001afa:	2303      	movs	r3, #3
 8001afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b02:	f107 0314 	add.w	r3, r7, #20
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <HAL_ADC_MspInit+0x84>)
 8001b0a:	f001 fd49 	bl	80035a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b0e:	bf00      	nop
 8001b10:	3728      	adds	r7, #40	@ 0x28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40012000 	.word	0x40012000
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020000 	.word	0x40020000

08001b24 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08a      	sub	sp, #40	@ 0x28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a2f      	ldr	r2, [pc, #188]	@ (8001c00 <HAL_DAC_MspInit+0xdc>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d158      	bne.n	8001bf8 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	613b      	str	r3, [r7, #16]
 8001b4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c04 <HAL_DAC_MspInit+0xe0>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001c04 <HAL_DAC_MspInit+0xe0>)
 8001b50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b56:	4b2b      	ldr	r3, [pc, #172]	@ (8001c04 <HAL_DAC_MspInit+0xe0>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b27      	ldr	r3, [pc, #156]	@ (8001c04 <HAL_DAC_MspInit+0xe0>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	4a26      	ldr	r2, [pc, #152]	@ (8001c04 <HAL_DAC_MspInit+0xe0>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b72:	4b24      	ldr	r3, [pc, #144]	@ (8001c04 <HAL_DAC_MspInit+0xe0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b7e:	2310      	movs	r3, #16
 8001b80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b82:	2303      	movs	r3, #3
 8001b84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	4619      	mov	r1, r3
 8001b90:	481d      	ldr	r0, [pc, #116]	@ (8001c08 <HAL_DAC_MspInit+0xe4>)
 8001b92:	f001 fd05 	bl	80035a0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001b96:	4b1d      	ldr	r3, [pc, #116]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001b98:	4a1d      	ldr	r2, [pc, #116]	@ (8001c10 <HAL_DAC_MspInit+0xec>)
 8001b9a:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001b9e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001ba2:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ba4:	4b19      	ldr	r3, [pc, #100]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001ba6:	2240      	movs	r2, #64	@ 0x40
 8001ba8:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001baa:	4b18      	ldr	r3, [pc, #96]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001bb0:	4b16      	ldr	r3, [pc, #88]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bb6:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001bb8:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bbe:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bc2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bc6:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001bc8:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bce:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001bdc:	480b      	ldr	r0, [pc, #44]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bde:	f001 f96f 	bl	8002ec0 <HAL_DMA_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001be8:	f7ff ff2a 	bl	8001a40 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a07      	ldr	r2, [pc, #28]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bf0:	609a      	str	r2, [r3, #8]
 8001bf2:	4a06      	ldr	r2, [pc, #24]	@ (8001c0c <HAL_DAC_MspInit+0xe8>)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001bf8:	bf00      	nop
 8001bfa:	3728      	adds	r7, #40	@ 0x28
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40007400 	.word	0x40007400
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	20000260 	.word	0x20000260
 8001c10:	40026088 	.word	0x40026088

08001c14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08c      	sub	sp, #48	@ 0x30
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 031c 	add.w	r3, r7, #28
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
 8001c2a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a31      	ldr	r2, [pc, #196]	@ (8001cf8 <HAL_TIM_Base_MspInit+0xe4>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d10e      	bne.n	8001c54 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	4b30      	ldr	r3, [pc, #192]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	4a2f      	ldr	r2, [pc, #188]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c46:	4b2d      	ldr	r3, [pc, #180]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c52:	e04c      	b.n	8001cee <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM2)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c5c:	d10e      	bne.n	8001c7c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	4b26      	ldr	r3, [pc, #152]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	4a25      	ldr	r2, [pc, #148]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c6e:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	697b      	ldr	r3, [r7, #20]
}
 8001c7a:	e038      	b.n	8001cee <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM3)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a1f      	ldr	r2, [pc, #124]	@ (8001d00 <HAL_TIM_Base_MspInit+0xec>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d133      	bne.n	8001cee <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c90:	f043 0302 	orr.w	r3, r3, #2
 8001c94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c96:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	613b      	str	r3, [r7, #16]
 8001ca0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a14      	ldr	r2, [pc, #80]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b12      	ldr	r3, [pc, #72]	@ (8001cfc <HAL_TIM_Base_MspInit+0xe8>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cbe:	2340      	movs	r3, #64	@ 0x40
 8001cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd2:	f107 031c 	add.w	r3, r7, #28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	480a      	ldr	r0, [pc, #40]	@ (8001d04 <HAL_TIM_Base_MspInit+0xf0>)
 8001cda:	f001 fc61 	bl	80035a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001cde:	2200      	movs	r2, #0
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	201d      	movs	r0, #29
 8001ce4:	f000 fecf 	bl	8002a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ce8:	201d      	movs	r0, #29
 8001cea:	f000 fee8 	bl	8002abe <HAL_NVIC_EnableIRQ>
}
 8001cee:	bf00      	nop
 8001cf0:	3730      	adds	r7, #48	@ 0x30
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40010000 	.word	0x40010000
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40000400 	.word	0x40000400
 8001d04:	40020000 	.word	0x40020000

08001d08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08a      	sub	sp, #40	@ 0x28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a19      	ldr	r2, [pc, #100]	@ (8001d8c <HAL_UART_MspInit+0x84>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d12b      	bne.n	8001d82 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
 8001d2e:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <HAL_UART_MspInit+0x88>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	4a17      	ldr	r2, [pc, #92]	@ (8001d90 <HAL_UART_MspInit+0x88>)
 8001d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <HAL_UART_MspInit+0x88>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <HAL_UART_MspInit+0x88>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	4a10      	ldr	r2, [pc, #64]	@ (8001d90 <HAL_UART_MspInit+0x88>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <HAL_UART_MspInit+0x88>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d62:	230c      	movs	r3, #12
 8001d64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d66:	2302      	movs	r3, #2
 8001d68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d72:	2307      	movs	r3, #7
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d76:	f107 0314 	add.w	r3, r7, #20
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4805      	ldr	r0, [pc, #20]	@ (8001d94 <HAL_UART_MspInit+0x8c>)
 8001d7e:	f001 fc0f 	bl	80035a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d82:	bf00      	nop
 8001d84:	3728      	adds	r7, #40	@ 0x28
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40004400 	.word	0x40004400
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020000 	.word	0x40020000

08001d98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <NMI_Handler+0x4>

08001da0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <HardFault_Handler+0x4>

08001da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <MemManage_Handler+0x4>

08001db0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <BusFault_Handler+0x4>

08001db8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <UsageFault_Handler+0x4>

08001dc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dea:	b580      	push	{r7, lr}
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dee:	f000 f94f 	bl	8002090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001dfc:	4802      	ldr	r0, [pc, #8]	@ (8001e08 <DMA1_Stream5_IRQHandler+0x10>)
 8001dfe:	f001 f965 	bl	80030cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000260 	.word	0x20000260

08001e0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e10:	4802      	ldr	r0, [pc, #8]	@ (8001e1c <TIM3_IRQHandler+0x10>)
 8001e12:	f002 fd95 	bl	8004940 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000350 	.word	0x20000350

08001e20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return 1;
 8001e24:	2301      	movs	r3, #1
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <_kill>:

int _kill(int pid, int sig)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e3a:	f004 ff69 	bl	8006d10 <__errno>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2216      	movs	r2, #22
 8001e42:	601a      	str	r2, [r3, #0]
  return -1;
 8001e44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <_exit>:

void _exit (int status)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff ffe7 	bl	8001e30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e62:	bf00      	nop
 8001e64:	e7fd      	b.n	8001e62 <_exit+0x12>

08001e66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b086      	sub	sp, #24
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	60f8      	str	r0, [r7, #12]
 8001e6e:	60b9      	str	r1, [r7, #8]
 8001e70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
 8001e76:	e00a      	b.n	8001e8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e78:	f3af 8000 	nop.w
 8001e7c:	4601      	mov	r1, r0
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	60ba      	str	r2, [r7, #8]
 8001e84:	b2ca      	uxtb	r2, r1
 8001e86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	dbf0      	blt.n	8001e78 <_read+0x12>
  }

  return len;
 8001e96:	687b      	ldr	r3, [r7, #4]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ec8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <_isatty>:

int _isatty(int file)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ee0:	2301      	movs	r3, #1
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f10:	4a14      	ldr	r2, [pc, #80]	@ (8001f64 <_sbrk+0x5c>)
 8001f12:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <_sbrk+0x60>)
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f1c:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <_sbrk+0x64>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d102      	bne.n	8001f2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f24:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <_sbrk+0x64>)
 8001f26:	4a12      	ldr	r2, [pc, #72]	@ (8001f70 <_sbrk+0x68>)
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <_sbrk+0x64>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d207      	bcs.n	8001f48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f38:	f004 feea 	bl	8006d10 <__errno>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	220c      	movs	r2, #12
 8001f40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f46:	e009      	b.n	8001f5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f48:	4b08      	ldr	r3, [pc, #32]	@ (8001f6c <_sbrk+0x64>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <_sbrk+0x64>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	4a05      	ldr	r2, [pc, #20]	@ (8001f6c <_sbrk+0x64>)
 8001f58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20020000 	.word	0x20020000
 8001f68:	00000400 	.word	0x00000400
 8001f6c:	200003e0 	.word	0x200003e0
 8001f70:	20000538 	.word	0x20000538

08001f74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <SystemInit+0x20>)
 8001f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f7e:	4a05      	ldr	r2, [pc, #20]	@ (8001f94 <SystemInit+0x20>)
 8001f80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fd0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f9c:	f7ff ffea 	bl	8001f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fa0:	480c      	ldr	r0, [pc, #48]	@ (8001fd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fa2:	490d      	ldr	r1, [pc, #52]	@ (8001fd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8001fdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fa8:	e002      	b.n	8001fb0 <LoopCopyDataInit>

08001faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fae:	3304      	adds	r3, #4

08001fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fb4:	d3f9      	bcc.n	8001faa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fb8:	4c0a      	ldr	r4, [pc, #40]	@ (8001fe4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fbc:	e001      	b.n	8001fc2 <LoopFillZerobss>

08001fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc0:	3204      	adds	r2, #4

08001fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fc4:	d3fb      	bcc.n	8001fbe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001fc6:	f004 fea9 	bl	8006d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fca:	f7ff f9f3 	bl	80013b4 <main>
  bx  lr    
 8001fce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fd8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001fdc:	0800bae8 	.word	0x0800bae8
  ldr r2, =_sbss
 8001fe0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001fe4:	20000534 	.word	0x20000534

08001fe8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fe8:	e7fe      	b.n	8001fe8 <ADC_IRQHandler>
	...

08001fec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800202c <HAL_Init+0x40>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800202c <HAL_Init+0x40>)
 8001ff6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ffa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <HAL_Init+0x40>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0a      	ldr	r2, [pc, #40]	@ (800202c <HAL_Init+0x40>)
 8002002:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002006:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002008:	4b08      	ldr	r3, [pc, #32]	@ (800202c <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a07      	ldr	r2, [pc, #28]	@ (800202c <HAL_Init+0x40>)
 800200e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002012:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002014:	2003      	movs	r0, #3
 8002016:	f000 fd2b 	bl	8002a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800201a:	2000      	movs	r0, #0
 800201c:	f000 f808 	bl	8002030 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002020:	f7ff fd14 	bl	8001a4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40023c00 	.word	0x40023c00

08002030 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002038:	4b12      	ldr	r3, [pc, #72]	@ (8002084 <HAL_InitTick+0x54>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <HAL_InitTick+0x58>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	4619      	mov	r1, r3
 8002042:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002046:	fbb3 f3f1 	udiv	r3, r3, r1
 800204a:	fbb2 f3f3 	udiv	r3, r2, r3
 800204e:	4618      	mov	r0, r3
 8002050:	f000 fd43 	bl	8002ada <HAL_SYSTICK_Config>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e00e      	b.n	800207c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b0f      	cmp	r3, #15
 8002062:	d80a      	bhi.n	800207a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002064:	2200      	movs	r2, #0
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800206c:	f000 fd0b 	bl	8002a86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002070:	4a06      	ldr	r2, [pc, #24]	@ (800208c <HAL_InitTick+0x5c>)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	e000      	b.n	800207c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
}
 800207c:	4618      	mov	r0, r3
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000000 	.word	0x20000000
 8002088:	20000008 	.word	0x20000008
 800208c:	20000004 	.word	0x20000004

08002090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002094:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <HAL_IncTick+0x20>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <HAL_IncTick+0x24>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4413      	add	r3, r2
 80020a0:	4a04      	ldr	r2, [pc, #16]	@ (80020b4 <HAL_IncTick+0x24>)
 80020a2:	6013      	str	r3, [r2, #0]
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	20000008 	.word	0x20000008
 80020b4:	200003e4 	.word	0x200003e4

080020b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return uwTick;
 80020bc:	4b03      	ldr	r3, [pc, #12]	@ (80020cc <HAL_GetTick+0x14>)
 80020be:	681b      	ldr	r3, [r3, #0]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	200003e4 	.word	0x200003e4

080020d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020d8:	f7ff ffee 	bl	80020b8 <HAL_GetTick>
 80020dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020e8:	d005      	beq.n	80020f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002114 <HAL_Delay+0x44>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	461a      	mov	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4413      	add	r3, r2
 80020f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020f6:	bf00      	nop
 80020f8:	f7ff ffde 	bl	80020b8 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	429a      	cmp	r2, r3
 8002106:	d8f7      	bhi.n	80020f8 <HAL_Delay+0x28>
  {
  }
}
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	20000008 	.word	0x20000008

08002118 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e033      	b.n	8002196 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	2b00      	cmp	r3, #0
 8002134:	d109      	bne.n	800214a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff fcb0 	bl	8001a9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f003 0310 	and.w	r3, r3, #16
 8002152:	2b00      	cmp	r3, #0
 8002154:	d118      	bne.n	8002188 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800215e:	f023 0302 	bic.w	r3, r3, #2
 8002162:	f043 0202 	orr.w	r2, r3, #2
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 fab4 	bl	80026d8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	f023 0303 	bic.w	r3, r3, #3
 800217e:	f043 0201 	orr.w	r2, r3, #1
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	641a      	str	r2, [r3, #64]	@ 0x40
 8002186:	e001      	b.n	800218c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002194:	7bfb      	ldrb	r3, [r7, #15]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d101      	bne.n	80021ba <HAL_ADC_Start+0x1a>
 80021b6:	2302      	movs	r3, #2
 80021b8:	e0b2      	b.n	8002320 <HAL_ADC_Start+0x180>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d018      	beq.n	8002202 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0201 	orr.w	r2, r2, #1
 80021de:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021e0:	4b52      	ldr	r3, [pc, #328]	@ (800232c <HAL_ADC_Start+0x18c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a52      	ldr	r2, [pc, #328]	@ (8002330 <HAL_ADC_Start+0x190>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	0c9a      	lsrs	r2, r3, #18
 80021ec:	4613      	mov	r3, r2
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	4413      	add	r3, r2
 80021f2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021f4:	e002      	b.n	80021fc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f9      	bne.n	80021f6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	2b01      	cmp	r3, #1
 800220e:	d17a      	bne.n	8002306 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002214:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002218:	f023 0301 	bic.w	r3, r3, #1
 800221c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800222e:	2b00      	cmp	r3, #0
 8002230:	d007      	beq.n	8002242 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002236:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800223a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800224a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800224e:	d106      	bne.n	800225e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002254:	f023 0206 	bic.w	r2, r3, #6
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	645a      	str	r2, [r3, #68]	@ 0x44
 800225c:	e002      	b.n	8002264 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800226c:	4b31      	ldr	r3, [pc, #196]	@ (8002334 <HAL_ADC_Start+0x194>)
 800226e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002278:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f003 031f 	and.w	r3, r3, #31
 8002282:	2b00      	cmp	r3, #0
 8002284:	d12a      	bne.n	80022dc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a2b      	ldr	r2, [pc, #172]	@ (8002338 <HAL_ADC_Start+0x198>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d015      	beq.n	80022bc <HAL_ADC_Start+0x11c>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a29      	ldr	r2, [pc, #164]	@ (800233c <HAL_ADC_Start+0x19c>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d105      	bne.n	80022a6 <HAL_ADC_Start+0x106>
 800229a:	4b26      	ldr	r3, [pc, #152]	@ (8002334 <HAL_ADC_Start+0x194>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 031f 	and.w	r3, r3, #31
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00a      	beq.n	80022bc <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a25      	ldr	r2, [pc, #148]	@ (8002340 <HAL_ADC_Start+0x1a0>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d136      	bne.n	800231e <HAL_ADC_Start+0x17e>
 80022b0:	4b20      	ldr	r3, [pc, #128]	@ (8002334 <HAL_ADC_Start+0x194>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d130      	bne.n	800231e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d129      	bne.n	800231e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022d8:	609a      	str	r2, [r3, #8]
 80022da:	e020      	b.n	800231e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a15      	ldr	r2, [pc, #84]	@ (8002338 <HAL_ADC_Start+0x198>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d11b      	bne.n	800231e <HAL_ADC_Start+0x17e>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d114      	bne.n	800231e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	e00b      	b.n	800231e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230a:	f043 0210 	orr.w	r2, r3, #16
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002316:	f043 0201 	orr.w	r2, r3, #1
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	20000000 	.word	0x20000000
 8002330:	431bde83 	.word	0x431bde83
 8002334:	40012300 	.word	0x40012300
 8002338:	40012000 	.word	0x40012000
 800233c:	40012100 	.word	0x40012100
 8002340:	40012200 	.word	0x40012200

08002344 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800235c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002360:	d113      	bne.n	800238a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800236c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002370:	d10b      	bne.n	800238a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002376:	f043 0220 	orr.w	r2, r3, #32
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e063      	b.n	8002452 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800238a:	f7ff fe95 	bl	80020b8 <HAL_GetTick>
 800238e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002390:	e021      	b.n	80023d6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002398:	d01d      	beq.n	80023d6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d007      	beq.n	80023b0 <HAL_ADC_PollForConversion+0x6c>
 80023a0:	f7ff fe8a 	bl	80020b8 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d212      	bcs.n	80023d6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d00b      	beq.n	80023d6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	f043 0204 	orr.w	r2, r3, #4
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e03d      	b.n	8002452 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d1d6      	bne.n	8002392 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f06f 0212 	mvn.w	r2, #18
 80023ec:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d123      	bne.n	8002450 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800240c:	2b00      	cmp	r3, #0
 800240e:	d11f      	bne.n	8002450 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002416:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800241a:	2b00      	cmp	r3, #0
 800241c:	d006      	beq.n	800242c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002428:	2b00      	cmp	r3, #0
 800242a:	d111      	bne.n	8002450 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002430:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d105      	bne.n	8002450 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	f043 0201 	orr.w	r2, r3, #1
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002468:	4618      	mov	r0, r3
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800247e:	2300      	movs	r3, #0
 8002480:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002488:	2b01      	cmp	r3, #1
 800248a:	d101      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x1c>
 800248c:	2302      	movs	r3, #2
 800248e:	e113      	b.n	80026b8 <HAL_ADC_ConfigChannel+0x244>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2b09      	cmp	r3, #9
 800249e:	d925      	bls.n	80024ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68d9      	ldr	r1, [r3, #12]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	461a      	mov	r2, r3
 80024ae:	4613      	mov	r3, r2
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	4413      	add	r3, r2
 80024b4:	3b1e      	subs	r3, #30
 80024b6:	2207      	movs	r2, #7
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43da      	mvns	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	400a      	ands	r2, r1
 80024c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68d9      	ldr	r1, [r3, #12]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	4618      	mov	r0, r3
 80024d8:	4603      	mov	r3, r0
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	4403      	add	r3, r0
 80024de:	3b1e      	subs	r3, #30
 80024e0:	409a      	lsls	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	430a      	orrs	r2, r1
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	e022      	b.n	8002532 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6919      	ldr	r1, [r3, #16]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	461a      	mov	r2, r3
 80024fa:	4613      	mov	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	4413      	add	r3, r2
 8002500:	2207      	movs	r2, #7
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43da      	mvns	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	400a      	ands	r2, r1
 800250e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6919      	ldr	r1, [r3, #16]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	b29b      	uxth	r3, r3
 8002520:	4618      	mov	r0, r3
 8002522:	4603      	mov	r3, r0
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4403      	add	r3, r0
 8002528:	409a      	lsls	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	430a      	orrs	r2, r1
 8002530:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b06      	cmp	r3, #6
 8002538:	d824      	bhi.n	8002584 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	4613      	mov	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	3b05      	subs	r3, #5
 800254c:	221f      	movs	r2, #31
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43da      	mvns	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	400a      	ands	r2, r1
 800255a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	b29b      	uxth	r3, r3
 8002568:	4618      	mov	r0, r3
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	4613      	mov	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4413      	add	r3, r2
 8002574:	3b05      	subs	r3, #5
 8002576:	fa00 f203 	lsl.w	r2, r0, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	430a      	orrs	r2, r1
 8002580:	635a      	str	r2, [r3, #52]	@ 0x34
 8002582:	e04c      	b.n	800261e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b0c      	cmp	r3, #12
 800258a:	d824      	bhi.n	80025d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	3b23      	subs	r3, #35	@ 0x23
 800259e:	221f      	movs	r2, #31
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43da      	mvns	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	400a      	ands	r2, r1
 80025ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	4618      	mov	r0, r3
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	3b23      	subs	r3, #35	@ 0x23
 80025c8:	fa00 f203 	lsl.w	r2, r0, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	430a      	orrs	r2, r1
 80025d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80025d4:	e023      	b.n	800261e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	3b41      	subs	r3, #65	@ 0x41
 80025e8:	221f      	movs	r2, #31
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43da      	mvns	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	400a      	ands	r2, r1
 80025f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	b29b      	uxth	r3, r3
 8002604:	4618      	mov	r0, r3
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	4613      	mov	r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	4413      	add	r3, r2
 8002610:	3b41      	subs	r3, #65	@ 0x41
 8002612:	fa00 f203 	lsl.w	r2, r0, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800261e:	4b29      	ldr	r3, [pc, #164]	@ (80026c4 <HAL_ADC_ConfigChannel+0x250>)
 8002620:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a28      	ldr	r2, [pc, #160]	@ (80026c8 <HAL_ADC_ConfigChannel+0x254>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d10f      	bne.n	800264c <HAL_ADC_ConfigChannel+0x1d8>
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b12      	cmp	r3, #18
 8002632:	d10b      	bne.n	800264c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a1d      	ldr	r2, [pc, #116]	@ (80026c8 <HAL_ADC_ConfigChannel+0x254>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d12b      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x23a>
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a1c      	ldr	r2, [pc, #112]	@ (80026cc <HAL_ADC_ConfigChannel+0x258>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d003      	beq.n	8002668 <HAL_ADC_ConfigChannel+0x1f4>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b11      	cmp	r3, #17
 8002666:	d122      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a11      	ldr	r2, [pc, #68]	@ (80026cc <HAL_ADC_ConfigChannel+0x258>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d111      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800268a:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <HAL_ADC_ConfigChannel+0x25c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a11      	ldr	r2, [pc, #68]	@ (80026d4 <HAL_ADC_ConfigChannel+0x260>)
 8002690:	fba2 2303 	umull	r2, r3, r2, r3
 8002694:	0c9a      	lsrs	r2, r3, #18
 8002696:	4613      	mov	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	4413      	add	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80026a0:	e002      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	3b01      	subs	r3, #1
 80026a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f9      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	40012300 	.word	0x40012300
 80026c8:	40012000 	.word	0x40012000
 80026cc:	10000012 	.word	0x10000012
 80026d0:	20000000 	.word	0x20000000
 80026d4:	431bde83 	.word	0x431bde83

080026d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026e0:	4b79      	ldr	r3, [pc, #484]	@ (80028c8 <ADC_Init+0x1f0>)
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	685a      	ldr	r2, [r3, #4]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	431a      	orrs	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800270c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6859      	ldr	r1, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	021a      	lsls	r2, r3, #8
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002730:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6859      	ldr	r1, [r3, #4]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002752:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6899      	ldr	r1, [r3, #8]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276a:	4a58      	ldr	r2, [pc, #352]	@ (80028cc <ADC_Init+0x1f4>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d022      	beq.n	80027b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800277e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6899      	ldr	r1, [r3, #8]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6899      	ldr	r1, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	e00f      	b.n	80027d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0202 	bic.w	r2, r2, #2
 80027e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6899      	ldr	r1, [r3, #8]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	7e1b      	ldrb	r3, [r3, #24]
 80027f0:	005a      	lsls	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d01b      	beq.n	800283c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002812:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002822:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6859      	ldr	r1, [r3, #4]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282e:	3b01      	subs	r3, #1
 8002830:	035a      	lsls	r2, r3, #13
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	e007      	b.n	800284c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800284a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800285a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	3b01      	subs	r3, #1
 8002868:	051a      	lsls	r2, r3, #20
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002880:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6899      	ldr	r1, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800288e:	025a      	lsls	r2, r3, #9
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6899      	ldr	r1, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	029a      	lsls	r2, r3, #10
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	609a      	str	r2, [r3, #8]
}
 80028bc:	bf00      	nop
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	40012300 	.word	0x40012300
 80028cc:	0f000001 	.word	0x0f000001

080028d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f003 0307 	and.w	r3, r3, #7
 80028de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002914 <__NVIC_SetPriorityGrouping+0x44>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028ec:	4013      	ands	r3, r2
 80028ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002902:	4a04      	ldr	r2, [pc, #16]	@ (8002914 <__NVIC_SetPriorityGrouping+0x44>)
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	60d3      	str	r3, [r2, #12]
}
 8002908:	bf00      	nop
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800291c:	4b04      	ldr	r3, [pc, #16]	@ (8002930 <__NVIC_GetPriorityGrouping+0x18>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	0a1b      	lsrs	r3, r3, #8
 8002922:	f003 0307 	and.w	r3, r3, #7
}
 8002926:	4618      	mov	r0, r3
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800293e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002942:	2b00      	cmp	r3, #0
 8002944:	db0b      	blt.n	800295e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	f003 021f 	and.w	r2, r3, #31
 800294c:	4907      	ldr	r1, [pc, #28]	@ (800296c <__NVIC_EnableIRQ+0x38>)
 800294e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	2001      	movs	r0, #1
 8002956:	fa00 f202 	lsl.w	r2, r0, r2
 800295a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	e000e100 	.word	0xe000e100

08002970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	6039      	str	r1, [r7, #0]
 800297a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002980:	2b00      	cmp	r3, #0
 8002982:	db0a      	blt.n	800299a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	b2da      	uxtb	r2, r3
 8002988:	490c      	ldr	r1, [pc, #48]	@ (80029bc <__NVIC_SetPriority+0x4c>)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	0112      	lsls	r2, r2, #4
 8002990:	b2d2      	uxtb	r2, r2
 8002992:	440b      	add	r3, r1
 8002994:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002998:	e00a      	b.n	80029b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	b2da      	uxtb	r2, r3
 800299e:	4908      	ldr	r1, [pc, #32]	@ (80029c0 <__NVIC_SetPriority+0x50>)
 80029a0:	79fb      	ldrb	r3, [r7, #7]
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	3b04      	subs	r3, #4
 80029a8:	0112      	lsls	r2, r2, #4
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	440b      	add	r3, r1
 80029ae:	761a      	strb	r2, [r3, #24]
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	e000e100 	.word	0xe000e100
 80029c0:	e000ed00 	.word	0xe000ed00

080029c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b089      	sub	sp, #36	@ 0x24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f1c3 0307 	rsb	r3, r3, #7
 80029de:	2b04      	cmp	r3, #4
 80029e0:	bf28      	it	cs
 80029e2:	2304      	movcs	r3, #4
 80029e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	3304      	adds	r3, #4
 80029ea:	2b06      	cmp	r3, #6
 80029ec:	d902      	bls.n	80029f4 <NVIC_EncodePriority+0x30>
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	3b03      	subs	r3, #3
 80029f2:	e000      	b.n	80029f6 <NVIC_EncodePriority+0x32>
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43da      	mvns	r2, r3
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	401a      	ands	r2, r3
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	fa01 f303 	lsl.w	r3, r1, r3
 8002a16:	43d9      	mvns	r1, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a1c:	4313      	orrs	r3, r2
         );
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3724      	adds	r7, #36	@ 0x24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a3c:	d301      	bcc.n	8002a42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e00f      	b.n	8002a62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a42:	4a0a      	ldr	r2, [pc, #40]	@ (8002a6c <SysTick_Config+0x40>)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	3b01      	subs	r3, #1
 8002a48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a4a:	210f      	movs	r1, #15
 8002a4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a50:	f7ff ff8e 	bl	8002970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a54:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <SysTick_Config+0x40>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a5a:	4b04      	ldr	r3, [pc, #16]	@ (8002a6c <SysTick_Config+0x40>)
 8002a5c:	2207      	movs	r2, #7
 8002a5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	e000e010 	.word	0xe000e010

08002a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff ff29 	bl	80028d0 <__NVIC_SetPriorityGrouping>
}
 8002a7e:	bf00      	nop
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b086      	sub	sp, #24
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
 8002a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a98:	f7ff ff3e 	bl	8002918 <__NVIC_GetPriorityGrouping>
 8002a9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	68b9      	ldr	r1, [r7, #8]
 8002aa2:	6978      	ldr	r0, [r7, #20]
 8002aa4:	f7ff ff8e 	bl	80029c4 <NVIC_EncodePriority>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aae:	4611      	mov	r1, r2
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff ff5d 	bl	8002970 <__NVIC_SetPriority>
}
 8002ab6:	bf00      	nop
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}

08002abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b082      	sub	sp, #8
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff ff31 	bl	8002934 <__NVIC_EnableIRQ>
}
 8002ad2:	bf00      	nop
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f7ff ffa2 	bl	8002a2c <SysTick_Config>
 8002ae8:	4603      	mov	r3, r0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e014      	b.n	8002b2e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	791b      	ldrb	r3, [r3, #4]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d105      	bne.n	8002b1a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7ff f805 	bl	8001b24 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2202      	movs	r2, #2
 8002b1e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
	...

08002b38 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
 8002b44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d101      	bne.n	8002b54 <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e0a2      	b.n	8002c9a <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	795b      	ldrb	r3, [r3, #5]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_DAC_Start_DMA+0x28>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e09c      	b.n	8002c9a <HAL_DAC_Start_DMA+0x162>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2201      	movs	r2, #1
 8002b64:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2202      	movs	r2, #2
 8002b6a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d129      	bne.n	8002bc6 <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	4a4b      	ldr	r2, [pc, #300]	@ (8002ca4 <HAL_DAC_Start_DMA+0x16c>)
 8002b78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	4a4a      	ldr	r2, [pc, #296]	@ (8002ca8 <HAL_DAC_Start_DMA+0x170>)
 8002b80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	4a49      	ldr	r2, [pc, #292]	@ (8002cac <HAL_DAC_Start_DMA+0x174>)
 8002b88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002b98:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002b9a:	6a3b      	ldr	r3, [r7, #32]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_DAC_Start_DMA+0x70>
 8002ba0:	6a3b      	ldr	r3, [r7, #32]
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	d005      	beq.n	8002bb2 <HAL_DAC_Start_DMA+0x7a>
 8002ba6:	e009      	b.n	8002bbc <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	3308      	adds	r3, #8
 8002bae:	613b      	str	r3, [r7, #16]
        break;
 8002bb0:	e033      	b.n	8002c1a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	330c      	adds	r3, #12
 8002bb8:	613b      	str	r3, [r7, #16]
        break;
 8002bba:	e02e      	b.n	8002c1a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	3310      	adds	r3, #16
 8002bc2:	613b      	str	r3, [r7, #16]
        break;
 8002bc4:	e029      	b.n	8002c1a <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	4a39      	ldr	r2, [pc, #228]	@ (8002cb0 <HAL_DAC_Start_DMA+0x178>)
 8002bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	4a38      	ldr	r2, [pc, #224]	@ (8002cb4 <HAL_DAC_Start_DMA+0x17c>)
 8002bd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	4a37      	ldr	r2, [pc, #220]	@ (8002cb8 <HAL_DAC_Start_DMA+0x180>)
 8002bdc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002bec:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d003      	beq.n	8002bfc <HAL_DAC_Start_DMA+0xc4>
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d005      	beq.n	8002c06 <HAL_DAC_Start_DMA+0xce>
 8002bfa:	e009      	b.n	8002c10 <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	3314      	adds	r3, #20
 8002c02:	613b      	str	r3, [r7, #16]
        break;
 8002c04:	e009      	b.n	8002c1a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	3318      	adds	r3, #24
 8002c0c:	613b      	str	r3, [r7, #16]
        break;
 8002c0e:	e004      	b.n	8002c1a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	331c      	adds	r3, #28
 8002c16:	613b      	str	r3, [r7, #16]
        break;
 8002c18:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d111      	bne.n	8002c44 <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c2e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6898      	ldr	r0, [r3, #8]
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	f000 f9ef 	bl	800301c <HAL_DMA_Start_IT>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	75fb      	strb	r3, [r7, #23]
 8002c42:	e010      	b.n	8002c66 <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002c52:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	68d8      	ldr	r0, [r3, #12]
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	f000 f9dd 	bl	800301c <HAL_DMA_Start_IT>
 8002c62:	4603      	mov	r3, r0
 8002c64:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002c6c:	7dfb      	ldrb	r3, [r7, #23]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10c      	bne.n	8002c8c <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6819      	ldr	r1, [r3, #0]
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	f003 0310 	and.w	r3, r3, #16
 8002c7e:	2201      	movs	r2, #1
 8002c80:	409a      	lsls	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	e005      	b.n	8002c98 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	f043 0204 	orr.w	r2, r3, #4
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002c98:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	08002dab 	.word	0x08002dab
 8002ca8:	08002dcd 	.word	0x08002dcd
 8002cac:	08002de9 	.word	0x08002de9
 8002cb0:	08002e53 	.word	0x08002e53
 8002cb4:	08002e75 	.word	0x08002e75
 8002cb8:	08002e91 	.word	0x08002e91

08002cbc <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b089      	sub	sp, #36	@ 0x24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_DAC_ConfigChannel+0x1c>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e042      	b.n	8002d9e <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	795b      	ldrb	r3, [r3, #5]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d101      	bne.n	8002d24 <HAL_DAC_ConfigChannel+0x2c>
 8002d20:	2302      	movs	r3, #2
 8002d22:	e03c      	b.n	8002d9e <HAL_DAC_ConfigChannel+0xa6>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2201      	movs	r2, #1
 8002d28:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f003 0310 	and.w	r3, r3, #16
 8002d3e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002d46:	43db      	mvns	r3, r3
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f003 0310 	and.w	r3, r3, #16
 8002d60:	697a      	ldr	r2, [r7, #20]
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6819      	ldr	r1, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f003 0310 	and.w	r3, r3, #16
 8002d80:	22c0      	movs	r2, #192	@ 0xc0
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43da      	mvns	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	400a      	ands	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2201      	movs	r2, #1
 8002d94:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002d9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3724      	adds	r7, #36	@ 0x24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b084      	sub	sp, #16
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002db6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f7ff ff7f 	bl	8002cbc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	711a      	strb	r2, [r3, #4]
}
 8002dc4:	bf00      	nop
 8002dc6:	3710      	adds	r7, #16
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f7ff ff78 	bl	8002cd0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002de0:	bf00      	nop
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f043 0204 	orr.w	r2, r3, #4
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f7ff ff6e 	bl	8002ce4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	711a      	strb	r2, [r3, #4]
}
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b083      	sub	sp, #12
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr

08002e3e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b083      	sub	sp, #12
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b084      	sub	sp, #16
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f7ff ffd8 	bl	8002e16 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	711a      	strb	r2, [r3, #4]
}
 8002e6c:	bf00      	nop
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e80:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f7ff ffd1 	bl	8002e2a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e88:	bf00      	nop
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e9c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	f043 0204 	orr.w	r2, r3, #4
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f7ff ffc7 	bl	8002e3e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	711a      	strb	r2, [r3, #4]
}
 8002eb6:	bf00      	nop
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ecc:	f7ff f8f4 	bl	80020b8 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e099      	b.n	8003010 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0201 	bic.w	r2, r2, #1
 8002efa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002efc:	e00f      	b.n	8002f1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002efe:	f7ff f8db 	bl	80020b8 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b05      	cmp	r3, #5
 8002f0a:	d908      	bls.n	8002f1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2203      	movs	r2, #3
 8002f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e078      	b.n	8003010 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1e8      	bne.n	8002efe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f34:	697a      	ldr	r2, [r7, #20]
 8002f36:	4b38      	ldr	r3, [pc, #224]	@ (8003018 <HAL_DMA_Init+0x158>)
 8002f38:	4013      	ands	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d107      	bne.n	8002f88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f80:	4313      	orrs	r3, r2
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	f023 0307 	bic.w	r3, r3, #7
 8002f9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d117      	bne.n	8002fe2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00e      	beq.n	8002fe2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 fa6f 	bl	80034a8 <DMA_CheckFifoParam>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d008      	beq.n	8002fe2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2240      	movs	r2, #64	@ 0x40
 8002fd4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e016      	b.n	8003010 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 fa26 	bl	800343c <DMA_CalcBaseAndBitshift>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	223f      	movs	r2, #63	@ 0x3f
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	f010803f 	.word	0xf010803f

0800301c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
 8003028:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800302a:	2300      	movs	r3, #0
 800302c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003032:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800303a:	2b01      	cmp	r3, #1
 800303c:	d101      	bne.n	8003042 <HAL_DMA_Start_IT+0x26>
 800303e:	2302      	movs	r3, #2
 8003040:	e040      	b.n	80030c4 <HAL_DMA_Start_IT+0xa8>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b01      	cmp	r3, #1
 8003054:	d12f      	bne.n	80030b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2202      	movs	r2, #2
 800305a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	68b9      	ldr	r1, [r7, #8]
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f9b8 	bl	80033e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003074:	223f      	movs	r2, #63	@ 0x3f
 8003076:	409a      	lsls	r2, r3
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 0216 	orr.w	r2, r2, #22
 800308a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003090:	2b00      	cmp	r3, #0
 8003092:	d007      	beq.n	80030a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f042 0208 	orr.w	r2, r2, #8
 80030a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f042 0201 	orr.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	e005      	b.n	80030c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030be:	2302      	movs	r3, #2
 80030c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3718      	adds	r7, #24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030d8:	4b8e      	ldr	r3, [pc, #568]	@ (8003314 <HAL_DMA_IRQHandler+0x248>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a8e      	ldr	r2, [pc, #568]	@ (8003318 <HAL_DMA_IRQHandler+0x24c>)
 80030de:	fba2 2303 	umull	r2, r3, r2, r3
 80030e2:	0a9b      	lsrs	r3, r3, #10
 80030e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f6:	2208      	movs	r2, #8
 80030f8:	409a      	lsls	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d01a      	beq.n	8003138 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b00      	cmp	r3, #0
 800310e:	d013      	beq.n	8003138 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0204 	bic.w	r2, r2, #4
 800311e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003124:	2208      	movs	r2, #8
 8003126:	409a      	lsls	r2, r3
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003130:	f043 0201 	orr.w	r2, r3, #1
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313c:	2201      	movs	r2, #1
 800313e:	409a      	lsls	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d012      	beq.n	800316e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00b      	beq.n	800316e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800315a:	2201      	movs	r2, #1
 800315c:	409a      	lsls	r2, r3
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003166:	f043 0202 	orr.w	r2, r3, #2
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003172:	2204      	movs	r2, #4
 8003174:	409a      	lsls	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	4013      	ands	r3, r2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d012      	beq.n	80031a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00b      	beq.n	80031a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003190:	2204      	movs	r2, #4
 8003192:	409a      	lsls	r2, r3
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319c:	f043 0204 	orr.w	r2, r3, #4
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a8:	2210      	movs	r2, #16
 80031aa:	409a      	lsls	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d043      	beq.n	800323c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0308 	and.w	r3, r3, #8
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d03c      	beq.n	800323c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c6:	2210      	movs	r2, #16
 80031c8:	409a      	lsls	r2, r3
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d018      	beq.n	800320e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d108      	bne.n	80031fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d024      	beq.n	800323c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	4798      	blx	r3
 80031fa:	e01f      	b.n	800323c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003200:	2b00      	cmp	r3, #0
 8003202:	d01b      	beq.n	800323c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	4798      	blx	r3
 800320c:	e016      	b.n	800323c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003218:	2b00      	cmp	r3, #0
 800321a:	d107      	bne.n	800322c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f022 0208 	bic.w	r2, r2, #8
 800322a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003240:	2220      	movs	r2, #32
 8003242:	409a      	lsls	r2, r3
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	4013      	ands	r3, r2
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 808f 	beq.w	800336c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0310 	and.w	r3, r3, #16
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 8087 	beq.w	800336c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003262:	2220      	movs	r2, #32
 8003264:	409a      	lsls	r2, r3
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b05      	cmp	r3, #5
 8003274:	d136      	bne.n	80032e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f022 0216 	bic.w	r2, r2, #22
 8003284:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	695a      	ldr	r2, [r3, #20]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003294:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	d103      	bne.n	80032a6 <HAL_DMA_IRQHandler+0x1da>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d007      	beq.n	80032b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0208 	bic.w	r2, r2, #8
 80032b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ba:	223f      	movs	r2, #63	@ 0x3f
 80032bc:	409a      	lsls	r2, r3
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d07e      	beq.n	80033d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	4798      	blx	r3
        }
        return;
 80032e2:	e079      	b.n	80033d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d01d      	beq.n	800332e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10d      	bne.n	800331c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003304:	2b00      	cmp	r3, #0
 8003306:	d031      	beq.n	800336c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4798      	blx	r3
 8003310:	e02c      	b.n	800336c <HAL_DMA_IRQHandler+0x2a0>
 8003312:	bf00      	nop
 8003314:	20000000 	.word	0x20000000
 8003318:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003320:	2b00      	cmp	r3, #0
 8003322:	d023      	beq.n	800336c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	4798      	blx	r3
 800332c:	e01e      	b.n	800336c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d10f      	bne.n	800335c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0210 	bic.w	r2, r2, #16
 800334a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003370:	2b00      	cmp	r3, #0
 8003372:	d032      	beq.n	80033da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b00      	cmp	r3, #0
 800337e:	d022      	beq.n	80033c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2205      	movs	r2, #5
 8003384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0201 	bic.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	3301      	adds	r3, #1
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d307      	bcc.n	80033b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1f2      	bne.n	8003398 <HAL_DMA_IRQHandler+0x2cc>
 80033b2:	e000      	b.n	80033b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80033b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d005      	beq.n	80033da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	4798      	blx	r3
 80033d6:	e000      	b.n	80033da <HAL_DMA_IRQHandler+0x30e>
        return;
 80033d8:	bf00      	nop
    }
  }
}
 80033da:	3718      	adds	r7, #24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
 80033ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80033fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2b40      	cmp	r3, #64	@ 0x40
 800340c:	d108      	bne.n	8003420 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800341e:	e007      	b.n	8003430 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	60da      	str	r2, [r3, #12]
}
 8003430:	bf00      	nop
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	b2db      	uxtb	r3, r3
 800344a:	3b10      	subs	r3, #16
 800344c:	4a14      	ldr	r2, [pc, #80]	@ (80034a0 <DMA_CalcBaseAndBitshift+0x64>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	091b      	lsrs	r3, r3, #4
 8003454:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003456:	4a13      	ldr	r2, [pc, #76]	@ (80034a4 <DMA_CalcBaseAndBitshift+0x68>)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4413      	add	r3, r2
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	461a      	mov	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2b03      	cmp	r3, #3
 8003468:	d909      	bls.n	800347e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003472:	f023 0303 	bic.w	r3, r3, #3
 8003476:	1d1a      	adds	r2, r3, #4
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	659a      	str	r2, [r3, #88]	@ 0x58
 800347c:	e007      	b.n	800348e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003486:	f023 0303 	bic.w	r3, r3, #3
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	aaaaaaab 	.word	0xaaaaaaab
 80034a4:	0800b4cc 	.word	0x0800b4cc

080034a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b0:	2300      	movs	r3, #0
 80034b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d11f      	bne.n	8003502 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d856      	bhi.n	8003576 <DMA_CheckFifoParam+0xce>
 80034c8:	a201      	add	r2, pc, #4	@ (adr r2, 80034d0 <DMA_CheckFifoParam+0x28>)
 80034ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ce:	bf00      	nop
 80034d0:	080034e1 	.word	0x080034e1
 80034d4:	080034f3 	.word	0x080034f3
 80034d8:	080034e1 	.word	0x080034e1
 80034dc:	08003577 	.word	0x08003577
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d046      	beq.n	800357a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f0:	e043      	b.n	800357a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034fa:	d140      	bne.n	800357e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003500:	e03d      	b.n	800357e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800350a:	d121      	bne.n	8003550 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	2b03      	cmp	r3, #3
 8003510:	d837      	bhi.n	8003582 <DMA_CheckFifoParam+0xda>
 8003512:	a201      	add	r2, pc, #4	@ (adr r2, 8003518 <DMA_CheckFifoParam+0x70>)
 8003514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003518:	08003529 	.word	0x08003529
 800351c:	0800352f 	.word	0x0800352f
 8003520:	08003529 	.word	0x08003529
 8003524:	08003541 	.word	0x08003541
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
      break;
 800352c:	e030      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003532:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d025      	beq.n	8003586 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800353e:	e022      	b.n	8003586 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003544:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003548:	d11f      	bne.n	800358a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800354e:	e01c      	b.n	800358a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2b02      	cmp	r3, #2
 8003554:	d903      	bls.n	800355e <DMA_CheckFifoParam+0xb6>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2b03      	cmp	r3, #3
 800355a:	d003      	beq.n	8003564 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800355c:	e018      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
      break;
 8003562:	e015      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00e      	beq.n	800358e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	73fb      	strb	r3, [r7, #15]
      break;
 8003574:	e00b      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      break;
 8003576:	bf00      	nop
 8003578:	e00a      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      break;
 800357a:	bf00      	nop
 800357c:	e008      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      break;
 800357e:	bf00      	nop
 8003580:	e006      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      break;
 8003582:	bf00      	nop
 8003584:	e004      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      break;
 8003586:	bf00      	nop
 8003588:	e002      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      break;   
 800358a:	bf00      	nop
 800358c:	e000      	b.n	8003590 <DMA_CheckFifoParam+0xe8>
      break;
 800358e:	bf00      	nop
    }
  } 
  
  return status; 
 8003590:	7bfb      	ldrb	r3, [r7, #15]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop

080035a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b089      	sub	sp, #36	@ 0x24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035b6:	2300      	movs	r3, #0
 80035b8:	61fb      	str	r3, [r7, #28]
 80035ba:	e165      	b.n	8003888 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035bc:	2201      	movs	r2, #1
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	697a      	ldr	r2, [r7, #20]
 80035cc:	4013      	ands	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	f040 8154 	bne.w	8003882 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d005      	beq.n	80035f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d130      	bne.n	8003654 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	2203      	movs	r2, #3
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4313      	orrs	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003628:	2201      	movs	r2, #1
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	69ba      	ldr	r2, [r7, #24]
 8003634:	4013      	ands	r3, r2
 8003636:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	091b      	lsrs	r3, r3, #4
 800363e:	f003 0201 	and.w	r2, r3, #1
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4313      	orrs	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b03      	cmp	r3, #3
 800365e:	d017      	beq.n	8003690 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	005b      	lsls	r3, r3, #1
 800366a:	2203      	movs	r2, #3
 800366c:	fa02 f303 	lsl.w	r3, r2, r3
 8003670:	43db      	mvns	r3, r3
 8003672:	69ba      	ldr	r2, [r7, #24]
 8003674:	4013      	ands	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4313      	orrs	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d123      	bne.n	80036e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	08da      	lsrs	r2, r3, #3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3208      	adds	r2, #8
 80036a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	220f      	movs	r2, #15
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	4013      	ands	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	691a      	ldr	r2, [r3, #16]
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	08da      	lsrs	r2, r3, #3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3208      	adds	r2, #8
 80036de:	69b9      	ldr	r1, [r7, #24]
 80036e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	2203      	movs	r2, #3
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4013      	ands	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f003 0203 	and.w	r2, r3, #3
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4313      	orrs	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 80ae 	beq.w	8003882 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	60fb      	str	r3, [r7, #12]
 800372a:	4b5d      	ldr	r3, [pc, #372]	@ (80038a0 <HAL_GPIO_Init+0x300>)
 800372c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800372e:	4a5c      	ldr	r2, [pc, #368]	@ (80038a0 <HAL_GPIO_Init+0x300>)
 8003730:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003734:	6453      	str	r3, [r2, #68]	@ 0x44
 8003736:	4b5a      	ldr	r3, [pc, #360]	@ (80038a0 <HAL_GPIO_Init+0x300>)
 8003738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003742:	4a58      	ldr	r2, [pc, #352]	@ (80038a4 <HAL_GPIO_Init+0x304>)
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	089b      	lsrs	r3, r3, #2
 8003748:	3302      	adds	r3, #2
 800374a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800374e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	220f      	movs	r2, #15
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	43db      	mvns	r3, r3
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	4013      	ands	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a4f      	ldr	r2, [pc, #316]	@ (80038a8 <HAL_GPIO_Init+0x308>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d025      	beq.n	80037ba <HAL_GPIO_Init+0x21a>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a4e      	ldr	r2, [pc, #312]	@ (80038ac <HAL_GPIO_Init+0x30c>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d01f      	beq.n	80037b6 <HAL_GPIO_Init+0x216>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a4d      	ldr	r2, [pc, #308]	@ (80038b0 <HAL_GPIO_Init+0x310>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d019      	beq.n	80037b2 <HAL_GPIO_Init+0x212>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a4c      	ldr	r2, [pc, #304]	@ (80038b4 <HAL_GPIO_Init+0x314>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d013      	beq.n	80037ae <HAL_GPIO_Init+0x20e>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a4b      	ldr	r2, [pc, #300]	@ (80038b8 <HAL_GPIO_Init+0x318>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d00d      	beq.n	80037aa <HAL_GPIO_Init+0x20a>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a4a      	ldr	r2, [pc, #296]	@ (80038bc <HAL_GPIO_Init+0x31c>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d007      	beq.n	80037a6 <HAL_GPIO_Init+0x206>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a49      	ldr	r2, [pc, #292]	@ (80038c0 <HAL_GPIO_Init+0x320>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d101      	bne.n	80037a2 <HAL_GPIO_Init+0x202>
 800379e:	2306      	movs	r3, #6
 80037a0:	e00c      	b.n	80037bc <HAL_GPIO_Init+0x21c>
 80037a2:	2307      	movs	r3, #7
 80037a4:	e00a      	b.n	80037bc <HAL_GPIO_Init+0x21c>
 80037a6:	2305      	movs	r3, #5
 80037a8:	e008      	b.n	80037bc <HAL_GPIO_Init+0x21c>
 80037aa:	2304      	movs	r3, #4
 80037ac:	e006      	b.n	80037bc <HAL_GPIO_Init+0x21c>
 80037ae:	2303      	movs	r3, #3
 80037b0:	e004      	b.n	80037bc <HAL_GPIO_Init+0x21c>
 80037b2:	2302      	movs	r3, #2
 80037b4:	e002      	b.n	80037bc <HAL_GPIO_Init+0x21c>
 80037b6:	2301      	movs	r3, #1
 80037b8:	e000      	b.n	80037bc <HAL_GPIO_Init+0x21c>
 80037ba:	2300      	movs	r3, #0
 80037bc:	69fa      	ldr	r2, [r7, #28]
 80037be:	f002 0203 	and.w	r2, r2, #3
 80037c2:	0092      	lsls	r2, r2, #2
 80037c4:	4093      	lsls	r3, r2
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037cc:	4935      	ldr	r1, [pc, #212]	@ (80038a4 <HAL_GPIO_Init+0x304>)
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	089b      	lsrs	r3, r3, #2
 80037d2:	3302      	adds	r3, #2
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037da:	4b3a      	ldr	r3, [pc, #232]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	43db      	mvns	r3, r3
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	4013      	ands	r3, r2
 80037e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037fe:	4a31      	ldr	r2, [pc, #196]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003804:	4b2f      	ldr	r3, [pc, #188]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	43db      	mvns	r3, r3
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4013      	ands	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	4313      	orrs	r3, r2
 8003826:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003828:	4a26      	ldr	r2, [pc, #152]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800382e:	4b25      	ldr	r3, [pc, #148]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	4313      	orrs	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003852:	4a1c      	ldr	r2, [pc, #112]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003858:	4b1a      	ldr	r3, [pc, #104]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	4313      	orrs	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800387c:	4a11      	ldr	r2, [pc, #68]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	3301      	adds	r3, #1
 8003886:	61fb      	str	r3, [r7, #28]
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	2b0f      	cmp	r3, #15
 800388c:	f67f ae96 	bls.w	80035bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003890:	bf00      	nop
 8003892:	bf00      	nop
 8003894:	3724      	adds	r7, #36	@ 0x24
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40023800 	.word	0x40023800
 80038a4:	40013800 	.word	0x40013800
 80038a8:	40020000 	.word	0x40020000
 80038ac:	40020400 	.word	0x40020400
 80038b0:	40020800 	.word	0x40020800
 80038b4:	40020c00 	.word	0x40020c00
 80038b8:	40021000 	.word	0x40021000
 80038bc:	40021400 	.word	0x40021400
 80038c0:	40021800 	.word	0x40021800
 80038c4:	40013c00 	.word	0x40013c00

080038c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	460b      	mov	r3, r1
 80038d2:	807b      	strh	r3, [r7, #2]
 80038d4:	4613      	mov	r3, r2
 80038d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038d8:	787b      	ldrb	r3, [r7, #1]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038de:	887a      	ldrh	r2, [r7, #2]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038e4:	e003      	b.n	80038ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038e6:	887b      	ldrh	r3, [r7, #2]
 80038e8:	041a      	lsls	r2, r3, #16
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	619a      	str	r2, [r3, #24]
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d101      	bne.n	8003910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e0cc      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003910:	4b68      	ldr	r3, [pc, #416]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 030f 	and.w	r3, r3, #15
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	429a      	cmp	r2, r3
 800391c:	d90c      	bls.n	8003938 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800391e:	4b65      	ldr	r3, [pc, #404]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003926:	4b63      	ldr	r3, [pc, #396]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d001      	beq.n	8003938 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0b8      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d020      	beq.n	8003986 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b00      	cmp	r3, #0
 800394e:	d005      	beq.n	800395c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003950:	4b59      	ldr	r3, [pc, #356]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	4a58      	ldr	r2, [pc, #352]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003956:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800395a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b00      	cmp	r3, #0
 8003966:	d005      	beq.n	8003974 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003968:	4b53      	ldr	r3, [pc, #332]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	4a52      	ldr	r2, [pc, #328]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800396e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003972:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003974:	4b50      	ldr	r3, [pc, #320]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	494d      	ldr	r1, [pc, #308]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003982:	4313      	orrs	r3, r2
 8003984:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d044      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d107      	bne.n	80039aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800399a:	4b47      	ldr	r3, [pc, #284]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d119      	bne.n	80039da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e07f      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d003      	beq.n	80039ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039b6:	2b03      	cmp	r3, #3
 80039b8:	d107      	bne.n	80039ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ba:	4b3f      	ldr	r3, [pc, #252]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e06f      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ca:	4b3b      	ldr	r3, [pc, #236]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e067      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039da:	4b37      	ldr	r3, [pc, #220]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f023 0203 	bic.w	r2, r3, #3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	4934      	ldr	r1, [pc, #208]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039ec:	f7fe fb64 	bl	80020b8 <HAL_GetTick>
 80039f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f2:	e00a      	b.n	8003a0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039f4:	f7fe fb60 	bl	80020b8 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e04f      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 020c 	and.w	r2, r3, #12
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d1eb      	bne.n	80039f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a1c:	4b25      	ldr	r3, [pc, #148]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 030f 	and.w	r3, r3, #15
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d20c      	bcs.n	8003a44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a2a:	4b22      	ldr	r3, [pc, #136]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a32:	4b20      	ldr	r3, [pc, #128]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 030f 	and.w	r3, r3, #15
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e032      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0304 	and.w	r3, r3, #4
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a50:	4b19      	ldr	r3, [pc, #100]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4916      	ldr	r1, [pc, #88]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d009      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a6e:	4b12      	ldr	r3, [pc, #72]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	490e      	ldr	r1, [pc, #56]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a82:	f000 f855 	bl	8003b30 <HAL_RCC_GetSysClockFreq>
 8003a86:	4602      	mov	r2, r0
 8003a88:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	490a      	ldr	r1, [pc, #40]	@ (8003abc <HAL_RCC_ClockConfig+0x1c0>)
 8003a94:	5ccb      	ldrb	r3, [r1, r3]
 8003a96:	fa22 f303 	lsr.w	r3, r2, r3
 8003a9a:	4a09      	ldr	r2, [pc, #36]	@ (8003ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003a9e:	4b09      	ldr	r3, [pc, #36]	@ (8003ac4 <HAL_RCC_ClockConfig+0x1c8>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fe fac4 	bl	8002030 <HAL_InitTick>

  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40023c00 	.word	0x40023c00
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	0800b4b4 	.word	0x0800b4b4
 8003ac0:	20000000 	.word	0x20000000
 8003ac4:	20000004 	.word	0x20000004

08003ac8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003acc:	4b03      	ldr	r3, [pc, #12]	@ (8003adc <HAL_RCC_GetHCLKFreq+0x14>)
 8003ace:	681b      	ldr	r3, [r3, #0]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	20000000 	.word	0x20000000

08003ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ae4:	f7ff fff0 	bl	8003ac8 <HAL_RCC_GetHCLKFreq>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	4b05      	ldr	r3, [pc, #20]	@ (8003b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	0a9b      	lsrs	r3, r3, #10
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	4903      	ldr	r1, [pc, #12]	@ (8003b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003af6:	5ccb      	ldrb	r3, [r1, r3]
 8003af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40023800 	.word	0x40023800
 8003b04:	0800b4c4 	.word	0x0800b4c4

08003b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b0c:	f7ff ffdc 	bl	8003ac8 <HAL_RCC_GetHCLKFreq>
 8003b10:	4602      	mov	r2, r0
 8003b12:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	0b5b      	lsrs	r3, r3, #13
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	4903      	ldr	r1, [pc, #12]	@ (8003b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b1e:	5ccb      	ldrb	r3, [r1, r3]
 8003b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	0800b4c4 	.word	0x0800b4c4

08003b30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b34:	b0ae      	sub	sp, #184	@ 0xb8
 8003b36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b56:	4bcb      	ldr	r3, [pc, #812]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
 8003b5e:	2b0c      	cmp	r3, #12
 8003b60:	f200 8206 	bhi.w	8003f70 <HAL_RCC_GetSysClockFreq+0x440>
 8003b64:	a201      	add	r2, pc, #4	@ (adr r2, 8003b6c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6a:	bf00      	nop
 8003b6c:	08003ba1 	.word	0x08003ba1
 8003b70:	08003f71 	.word	0x08003f71
 8003b74:	08003f71 	.word	0x08003f71
 8003b78:	08003f71 	.word	0x08003f71
 8003b7c:	08003ba9 	.word	0x08003ba9
 8003b80:	08003f71 	.word	0x08003f71
 8003b84:	08003f71 	.word	0x08003f71
 8003b88:	08003f71 	.word	0x08003f71
 8003b8c:	08003bb1 	.word	0x08003bb1
 8003b90:	08003f71 	.word	0x08003f71
 8003b94:	08003f71 	.word	0x08003f71
 8003b98:	08003f71 	.word	0x08003f71
 8003b9c:	08003da1 	.word	0x08003da1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ba0:	4bb9      	ldr	r3, [pc, #740]	@ (8003e88 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ba2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ba6:	e1e7      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ba8:	4bb8      	ldr	r3, [pc, #736]	@ (8003e8c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003baa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003bae:	e1e3      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bb0:	4bb4      	ldr	r3, [pc, #720]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bbc:	4bb1      	ldr	r3, [pc, #708]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d071      	beq.n	8003cac <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bc8:	4bae      	ldr	r3, [pc, #696]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	099b      	lsrs	r3, r3, #6
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003bd4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003be4:	2300      	movs	r3, #0
 8003be6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003bea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003bee:	4622      	mov	r2, r4
 8003bf0:	462b      	mov	r3, r5
 8003bf2:	f04f 0000 	mov.w	r0, #0
 8003bf6:	f04f 0100 	mov.w	r1, #0
 8003bfa:	0159      	lsls	r1, r3, #5
 8003bfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c00:	0150      	lsls	r0, r2, #5
 8003c02:	4602      	mov	r2, r0
 8003c04:	460b      	mov	r3, r1
 8003c06:	4621      	mov	r1, r4
 8003c08:	1a51      	subs	r1, r2, r1
 8003c0a:	6439      	str	r1, [r7, #64]	@ 0x40
 8003c0c:	4629      	mov	r1, r5
 8003c0e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c12:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c14:	f04f 0200 	mov.w	r2, #0
 8003c18:	f04f 0300 	mov.w	r3, #0
 8003c1c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003c20:	4649      	mov	r1, r9
 8003c22:	018b      	lsls	r3, r1, #6
 8003c24:	4641      	mov	r1, r8
 8003c26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c2a:	4641      	mov	r1, r8
 8003c2c:	018a      	lsls	r2, r1, #6
 8003c2e:	4641      	mov	r1, r8
 8003c30:	1a51      	subs	r1, r2, r1
 8003c32:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c34:	4649      	mov	r1, r9
 8003c36:	eb63 0301 	sbc.w	r3, r3, r1
 8003c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c3c:	f04f 0200 	mov.w	r2, #0
 8003c40:	f04f 0300 	mov.w	r3, #0
 8003c44:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003c48:	4649      	mov	r1, r9
 8003c4a:	00cb      	lsls	r3, r1, #3
 8003c4c:	4641      	mov	r1, r8
 8003c4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c52:	4641      	mov	r1, r8
 8003c54:	00ca      	lsls	r2, r1, #3
 8003c56:	4610      	mov	r0, r2
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	4622      	mov	r2, r4
 8003c5e:	189b      	adds	r3, r3, r2
 8003c60:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c62:	462b      	mov	r3, r5
 8003c64:	460a      	mov	r2, r1
 8003c66:	eb42 0303 	adc.w	r3, r2, r3
 8003c6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c6c:	f04f 0200 	mov.w	r2, #0
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c78:	4629      	mov	r1, r5
 8003c7a:	024b      	lsls	r3, r1, #9
 8003c7c:	4621      	mov	r1, r4
 8003c7e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c82:	4621      	mov	r1, r4
 8003c84:	024a      	lsls	r2, r1, #9
 8003c86:	4610      	mov	r0, r2
 8003c88:	4619      	mov	r1, r3
 8003c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c98:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003c9c:	f7fd f814 	bl	8000cc8 <__aeabi_uldivmod>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003caa:	e067      	b.n	8003d7c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cac:	4b75      	ldr	r3, [pc, #468]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	099b      	lsrs	r3, r3, #6
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cb8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003cbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003cc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003cca:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003cce:	4622      	mov	r2, r4
 8003cd0:	462b      	mov	r3, r5
 8003cd2:	f04f 0000 	mov.w	r0, #0
 8003cd6:	f04f 0100 	mov.w	r1, #0
 8003cda:	0159      	lsls	r1, r3, #5
 8003cdc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ce0:	0150      	lsls	r0, r2, #5
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	4621      	mov	r1, r4
 8003ce8:	1a51      	subs	r1, r2, r1
 8003cea:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003cec:	4629      	mov	r1, r5
 8003cee:	eb63 0301 	sbc.w	r3, r3, r1
 8003cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	f04f 0300 	mov.w	r3, #0
 8003cfc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003d00:	4649      	mov	r1, r9
 8003d02:	018b      	lsls	r3, r1, #6
 8003d04:	4641      	mov	r1, r8
 8003d06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d0a:	4641      	mov	r1, r8
 8003d0c:	018a      	lsls	r2, r1, #6
 8003d0e:	4641      	mov	r1, r8
 8003d10:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d14:	4649      	mov	r1, r9
 8003d16:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d1a:	f04f 0200 	mov.w	r2, #0
 8003d1e:	f04f 0300 	mov.w	r3, #0
 8003d22:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d26:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d2e:	4692      	mov	sl, r2
 8003d30:	469b      	mov	fp, r3
 8003d32:	4623      	mov	r3, r4
 8003d34:	eb1a 0303 	adds.w	r3, sl, r3
 8003d38:	623b      	str	r3, [r7, #32]
 8003d3a:	462b      	mov	r3, r5
 8003d3c:	eb4b 0303 	adc.w	r3, fp, r3
 8003d40:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d42:	f04f 0200 	mov.w	r2, #0
 8003d46:	f04f 0300 	mov.w	r3, #0
 8003d4a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003d4e:	4629      	mov	r1, r5
 8003d50:	028b      	lsls	r3, r1, #10
 8003d52:	4621      	mov	r1, r4
 8003d54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d58:	4621      	mov	r1, r4
 8003d5a:	028a      	lsls	r2, r1, #10
 8003d5c:	4610      	mov	r0, r2
 8003d5e:	4619      	mov	r1, r3
 8003d60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d64:	2200      	movs	r2, #0
 8003d66:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d68:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d6a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003d6e:	f7fc ffab 	bl	8000cc8 <__aeabi_uldivmod>
 8003d72:	4602      	mov	r2, r0
 8003d74:	460b      	mov	r3, r1
 8003d76:	4613      	mov	r3, r2
 8003d78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d7c:	4b41      	ldr	r3, [pc, #260]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	0c1b      	lsrs	r3, r3, #16
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	3301      	adds	r3, #1
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003d8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d9e:	e0eb      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003da0:	4b38      	ldr	r3, [pc, #224]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003da8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dac:	4b35      	ldr	r3, [pc, #212]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d06b      	beq.n	8003e90 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003db8:	4b32      	ldr	r3, [pc, #200]	@ (8003e84 <HAL_RCC_GetSysClockFreq+0x354>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	099b      	lsrs	r3, r3, #6
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003dc2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003dc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dca:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dcc:	2300      	movs	r3, #0
 8003dce:	667b      	str	r3, [r7, #100]	@ 0x64
 8003dd0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003dd4:	4622      	mov	r2, r4
 8003dd6:	462b      	mov	r3, r5
 8003dd8:	f04f 0000 	mov.w	r0, #0
 8003ddc:	f04f 0100 	mov.w	r1, #0
 8003de0:	0159      	lsls	r1, r3, #5
 8003de2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003de6:	0150      	lsls	r0, r2, #5
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
 8003dec:	4621      	mov	r1, r4
 8003dee:	1a51      	subs	r1, r2, r1
 8003df0:	61b9      	str	r1, [r7, #24]
 8003df2:	4629      	mov	r1, r5
 8003df4:	eb63 0301 	sbc.w	r3, r3, r1
 8003df8:	61fb      	str	r3, [r7, #28]
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003e06:	4659      	mov	r1, fp
 8003e08:	018b      	lsls	r3, r1, #6
 8003e0a:	4651      	mov	r1, sl
 8003e0c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e10:	4651      	mov	r1, sl
 8003e12:	018a      	lsls	r2, r1, #6
 8003e14:	4651      	mov	r1, sl
 8003e16:	ebb2 0801 	subs.w	r8, r2, r1
 8003e1a:	4659      	mov	r1, fp
 8003e1c:	eb63 0901 	sbc.w	r9, r3, r1
 8003e20:	f04f 0200 	mov.w	r2, #0
 8003e24:	f04f 0300 	mov.w	r3, #0
 8003e28:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e2c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e30:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e34:	4690      	mov	r8, r2
 8003e36:	4699      	mov	r9, r3
 8003e38:	4623      	mov	r3, r4
 8003e3a:	eb18 0303 	adds.w	r3, r8, r3
 8003e3e:	613b      	str	r3, [r7, #16]
 8003e40:	462b      	mov	r3, r5
 8003e42:	eb49 0303 	adc.w	r3, r9, r3
 8003e46:	617b      	str	r3, [r7, #20]
 8003e48:	f04f 0200 	mov.w	r2, #0
 8003e4c:	f04f 0300 	mov.w	r3, #0
 8003e50:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003e54:	4629      	mov	r1, r5
 8003e56:	024b      	lsls	r3, r1, #9
 8003e58:	4621      	mov	r1, r4
 8003e5a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e5e:	4621      	mov	r1, r4
 8003e60:	024a      	lsls	r2, r1, #9
 8003e62:	4610      	mov	r0, r2
 8003e64:	4619      	mov	r1, r3
 8003e66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e6e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003e70:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003e74:	f7fc ff28 	bl	8000cc8 <__aeabi_uldivmod>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e82:	e065      	b.n	8003f50 <HAL_RCC_GetSysClockFreq+0x420>
 8003e84:	40023800 	.word	0x40023800
 8003e88:	00f42400 	.word	0x00f42400
 8003e8c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e90:	4b3d      	ldr	r3, [pc, #244]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	099b      	lsrs	r3, r3, #6
 8003e96:	2200      	movs	r2, #0
 8003e98:	4618      	mov	r0, r3
 8003e9a:	4611      	mov	r1, r2
 8003e9c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ea0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ea6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003eaa:	4642      	mov	r2, r8
 8003eac:	464b      	mov	r3, r9
 8003eae:	f04f 0000 	mov.w	r0, #0
 8003eb2:	f04f 0100 	mov.w	r1, #0
 8003eb6:	0159      	lsls	r1, r3, #5
 8003eb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ebc:	0150      	lsls	r0, r2, #5
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	4641      	mov	r1, r8
 8003ec4:	1a51      	subs	r1, r2, r1
 8003ec6:	60b9      	str	r1, [r7, #8]
 8003ec8:	4649      	mov	r1, r9
 8003eca:	eb63 0301 	sbc.w	r3, r3, r1
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	f04f 0200 	mov.w	r2, #0
 8003ed4:	f04f 0300 	mov.w	r3, #0
 8003ed8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003edc:	4659      	mov	r1, fp
 8003ede:	018b      	lsls	r3, r1, #6
 8003ee0:	4651      	mov	r1, sl
 8003ee2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ee6:	4651      	mov	r1, sl
 8003ee8:	018a      	lsls	r2, r1, #6
 8003eea:	4651      	mov	r1, sl
 8003eec:	1a54      	subs	r4, r2, r1
 8003eee:	4659      	mov	r1, fp
 8003ef0:	eb63 0501 	sbc.w	r5, r3, r1
 8003ef4:	f04f 0200 	mov.w	r2, #0
 8003ef8:	f04f 0300 	mov.w	r3, #0
 8003efc:	00eb      	lsls	r3, r5, #3
 8003efe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f02:	00e2      	lsls	r2, r4, #3
 8003f04:	4614      	mov	r4, r2
 8003f06:	461d      	mov	r5, r3
 8003f08:	4643      	mov	r3, r8
 8003f0a:	18e3      	adds	r3, r4, r3
 8003f0c:	603b      	str	r3, [r7, #0]
 8003f0e:	464b      	mov	r3, r9
 8003f10:	eb45 0303 	adc.w	r3, r5, r3
 8003f14:	607b      	str	r3, [r7, #4]
 8003f16:	f04f 0200 	mov.w	r2, #0
 8003f1a:	f04f 0300 	mov.w	r3, #0
 8003f1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f22:	4629      	mov	r1, r5
 8003f24:	028b      	lsls	r3, r1, #10
 8003f26:	4621      	mov	r1, r4
 8003f28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f2c:	4621      	mov	r1, r4
 8003f2e:	028a      	lsls	r2, r1, #10
 8003f30:	4610      	mov	r0, r2
 8003f32:	4619      	mov	r1, r3
 8003f34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f38:	2200      	movs	r2, #0
 8003f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f3c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003f3e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f42:	f7fc fec1 	bl	8000cc8 <__aeabi_uldivmod>
 8003f46:	4602      	mov	r2, r0
 8003f48:	460b      	mov	r3, r1
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003f50:	4b0d      	ldr	r3, [pc, #52]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x458>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	0f1b      	lsrs	r3, r3, #28
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003f5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003f62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f6e:	e003      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f70:	4b06      	ldr	r3, [pc, #24]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003f72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003f76:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	37b8      	adds	r7, #184	@ 0xb8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f86:	bf00      	nop
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	00f42400 	.word	0x00f42400

08003f90 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e28d      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 8083 	beq.w	80040b6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003fb0:	4b94      	ldr	r3, [pc, #592]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d019      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003fbc:	4b91      	ldr	r3, [pc, #580]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
        || \
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d106      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003fc8:	4b8e      	ldr	r3, [pc, #568]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fd4:	d00c      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fd6:	4b8b      	ldr	r3, [pc, #556]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003fde:	2b0c      	cmp	r3, #12
 8003fe0:	d112      	bne.n	8004008 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fe2:	4b88      	ldr	r3, [pc, #544]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fee:	d10b      	bne.n	8004008 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff0:	4b84      	ldr	r3, [pc, #528]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d05b      	beq.n	80040b4 <HAL_RCC_OscConfig+0x124>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d157      	bne.n	80040b4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e25a      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004010:	d106      	bne.n	8004020 <HAL_RCC_OscConfig+0x90>
 8004012:	4b7c      	ldr	r3, [pc, #496]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a7b      	ldr	r2, [pc, #492]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004018:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800401c:	6013      	str	r3, [r2, #0]
 800401e:	e01d      	b.n	800405c <HAL_RCC_OscConfig+0xcc>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004028:	d10c      	bne.n	8004044 <HAL_RCC_OscConfig+0xb4>
 800402a:	4b76      	ldr	r3, [pc, #472]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a75      	ldr	r2, [pc, #468]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004030:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004034:	6013      	str	r3, [r2, #0]
 8004036:	4b73      	ldr	r3, [pc, #460]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a72      	ldr	r2, [pc, #456]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 800403c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004040:	6013      	str	r3, [r2, #0]
 8004042:	e00b      	b.n	800405c <HAL_RCC_OscConfig+0xcc>
 8004044:	4b6f      	ldr	r3, [pc, #444]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a6e      	ldr	r2, [pc, #440]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 800404a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800404e:	6013      	str	r3, [r2, #0]
 8004050:	4b6c      	ldr	r3, [pc, #432]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a6b      	ldr	r2, [pc, #428]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004056:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800405a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d013      	beq.n	800408c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004064:	f7fe f828 	bl	80020b8 <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800406c:	f7fe f824 	bl	80020b8 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b64      	cmp	r3, #100	@ 0x64
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e21f      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800407e:	4b61      	ldr	r3, [pc, #388]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0f0      	beq.n	800406c <HAL_RCC_OscConfig+0xdc>
 800408a:	e014      	b.n	80040b6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408c:	f7fe f814 	bl	80020b8 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004094:	f7fe f810 	bl	80020b8 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b64      	cmp	r3, #100	@ 0x64
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e20b      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040a6:	4b57      	ldr	r3, [pc, #348]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1f0      	bne.n	8004094 <HAL_RCC_OscConfig+0x104>
 80040b2:	e000      	b.n	80040b6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d06f      	beq.n	80041a2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040c2:	4b50      	ldr	r3, [pc, #320]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 030c 	and.w	r3, r3, #12
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d017      	beq.n	80040fe <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80040ce:	4b4d      	ldr	r3, [pc, #308]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 030c 	and.w	r3, r3, #12
        || \
 80040d6:	2b08      	cmp	r3, #8
 80040d8:	d105      	bne.n	80040e6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80040da:	4b4a      	ldr	r3, [pc, #296]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00b      	beq.n	80040fe <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040e6:	4b47      	ldr	r3, [pc, #284]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80040ee:	2b0c      	cmp	r3, #12
 80040f0:	d11c      	bne.n	800412c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040f2:	4b44      	ldr	r3, [pc, #272]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d116      	bne.n	800412c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040fe:	4b41      	ldr	r3, [pc, #260]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <HAL_RCC_OscConfig+0x186>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d001      	beq.n	8004116 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e1d3      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004116:	4b3b      	ldr	r3, [pc, #236]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	4937      	ldr	r1, [pc, #220]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004126:	4313      	orrs	r3, r2
 8004128:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800412a:	e03a      	b.n	80041a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d020      	beq.n	8004176 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004134:	4b34      	ldr	r3, [pc, #208]	@ (8004208 <HAL_RCC_OscConfig+0x278>)
 8004136:	2201      	movs	r2, #1
 8004138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800413a:	f7fd ffbd 	bl	80020b8 <HAL_GetTick>
 800413e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004140:	e008      	b.n	8004154 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004142:	f7fd ffb9 	bl	80020b8 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d901      	bls.n	8004154 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e1b4      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004154:	4b2b      	ldr	r3, [pc, #172]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d0f0      	beq.n	8004142 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004160:	4b28      	ldr	r3, [pc, #160]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	4925      	ldr	r1, [pc, #148]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004170:	4313      	orrs	r3, r2
 8004172:	600b      	str	r3, [r1, #0]
 8004174:	e015      	b.n	80041a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004176:	4b24      	ldr	r3, [pc, #144]	@ (8004208 <HAL_RCC_OscConfig+0x278>)
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417c:	f7fd ff9c 	bl	80020b8 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004184:	f7fd ff98 	bl	80020b8 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e193      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004196:	4b1b      	ldr	r3, [pc, #108]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0308 	and.w	r3, r3, #8
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d036      	beq.n	800421c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d016      	beq.n	80041e4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041b6:	4b15      	ldr	r3, [pc, #84]	@ (800420c <HAL_RCC_OscConfig+0x27c>)
 80041b8:	2201      	movs	r2, #1
 80041ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041bc:	f7fd ff7c 	bl	80020b8 <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041c4:	f7fd ff78 	bl	80020b8 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e173      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004204 <HAL_RCC_OscConfig+0x274>)
 80041d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f0      	beq.n	80041c4 <HAL_RCC_OscConfig+0x234>
 80041e2:	e01b      	b.n	800421c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041e4:	4b09      	ldr	r3, [pc, #36]	@ (800420c <HAL_RCC_OscConfig+0x27c>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ea:	f7fd ff65 	bl	80020b8 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041f0:	e00e      	b.n	8004210 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041f2:	f7fd ff61 	bl	80020b8 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d907      	bls.n	8004210 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e15c      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
 8004204:	40023800 	.word	0x40023800
 8004208:	42470000 	.word	0x42470000
 800420c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004210:	4b8a      	ldr	r3, [pc, #552]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1ea      	bne.n	80041f2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0304 	and.w	r3, r3, #4
 8004224:	2b00      	cmp	r3, #0
 8004226:	f000 8097 	beq.w	8004358 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800422a:	2300      	movs	r3, #0
 800422c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800422e:	4b83      	ldr	r3, [pc, #524]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10f      	bne.n	800425a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800423a:	2300      	movs	r3, #0
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	4b7f      	ldr	r3, [pc, #508]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004242:	4a7e      	ldr	r2, [pc, #504]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004248:	6413      	str	r3, [r2, #64]	@ 0x40
 800424a:	4b7c      	ldr	r3, [pc, #496]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 800424c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004252:	60bb      	str	r3, [r7, #8]
 8004254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004256:	2301      	movs	r3, #1
 8004258:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800425a:	4b79      	ldr	r3, [pc, #484]	@ (8004440 <HAL_RCC_OscConfig+0x4b0>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004262:	2b00      	cmp	r3, #0
 8004264:	d118      	bne.n	8004298 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004266:	4b76      	ldr	r3, [pc, #472]	@ (8004440 <HAL_RCC_OscConfig+0x4b0>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a75      	ldr	r2, [pc, #468]	@ (8004440 <HAL_RCC_OscConfig+0x4b0>)
 800426c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004270:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004272:	f7fd ff21 	bl	80020b8 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004278:	e008      	b.n	800428c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800427a:	f7fd ff1d 	bl	80020b8 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e118      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428c:	4b6c      	ldr	r3, [pc, #432]	@ (8004440 <HAL_RCC_OscConfig+0x4b0>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0f0      	beq.n	800427a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d106      	bne.n	80042ae <HAL_RCC_OscConfig+0x31e>
 80042a0:	4b66      	ldr	r3, [pc, #408]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a4:	4a65      	ldr	r2, [pc, #404]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042a6:	f043 0301 	orr.w	r3, r3, #1
 80042aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80042ac:	e01c      	b.n	80042e8 <HAL_RCC_OscConfig+0x358>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	2b05      	cmp	r3, #5
 80042b4:	d10c      	bne.n	80042d0 <HAL_RCC_OscConfig+0x340>
 80042b6:	4b61      	ldr	r3, [pc, #388]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ba:	4a60      	ldr	r2, [pc, #384]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042bc:	f043 0304 	orr.w	r3, r3, #4
 80042c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c2:	4b5e      	ldr	r3, [pc, #376]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c6:	4a5d      	ldr	r2, [pc, #372]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042c8:	f043 0301 	orr.w	r3, r3, #1
 80042cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80042ce:	e00b      	b.n	80042e8 <HAL_RCC_OscConfig+0x358>
 80042d0:	4b5a      	ldr	r3, [pc, #360]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d4:	4a59      	ldr	r2, [pc, #356]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042d6:	f023 0301 	bic.w	r3, r3, #1
 80042da:	6713      	str	r3, [r2, #112]	@ 0x70
 80042dc:	4b57      	ldr	r3, [pc, #348]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e0:	4a56      	ldr	r2, [pc, #344]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80042e2:	f023 0304 	bic.w	r3, r3, #4
 80042e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d015      	beq.n	800431c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f0:	f7fd fee2 	bl	80020b8 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042f6:	e00a      	b.n	800430e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042f8:	f7fd fede 	bl	80020b8 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004306:	4293      	cmp	r3, r2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e0d7      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430e:	4b4b      	ldr	r3, [pc, #300]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d0ee      	beq.n	80042f8 <HAL_RCC_OscConfig+0x368>
 800431a:	e014      	b.n	8004346 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800431c:	f7fd fecc 	bl	80020b8 <HAL_GetTick>
 8004320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004322:	e00a      	b.n	800433a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004324:	f7fd fec8 	bl	80020b8 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004332:	4293      	cmp	r3, r2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e0c1      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800433a:	4b40      	ldr	r3, [pc, #256]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 800433c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1ee      	bne.n	8004324 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004346:	7dfb      	ldrb	r3, [r7, #23]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d105      	bne.n	8004358 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800434c:	4b3b      	ldr	r3, [pc, #236]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 800434e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004350:	4a3a      	ldr	r2, [pc, #232]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004356:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 80ad 	beq.w	80044bc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004362:	4b36      	ldr	r3, [pc, #216]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 030c 	and.w	r3, r3, #12
 800436a:	2b08      	cmp	r3, #8
 800436c:	d060      	beq.n	8004430 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	2b02      	cmp	r3, #2
 8004374:	d145      	bne.n	8004402 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004376:	4b33      	ldr	r3, [pc, #204]	@ (8004444 <HAL_RCC_OscConfig+0x4b4>)
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437c:	f7fd fe9c 	bl	80020b8 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004384:	f7fd fe98 	bl	80020b8 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e093      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004396:	4b29      	ldr	r3, [pc, #164]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f0      	bne.n	8004384 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69da      	ldr	r2, [r3, #28]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	431a      	orrs	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b0:	019b      	lsls	r3, r3, #6
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b8:	085b      	lsrs	r3, r3, #1
 80043ba:	3b01      	subs	r3, #1
 80043bc:	041b      	lsls	r3, r3, #16
 80043be:	431a      	orrs	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c4:	061b      	lsls	r3, r3, #24
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043cc:	071b      	lsls	r3, r3, #28
 80043ce:	491b      	ldr	r1, [pc, #108]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004444 <HAL_RCC_OscConfig+0x4b4>)
 80043d6:	2201      	movs	r2, #1
 80043d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043da:	f7fd fe6d 	bl	80020b8 <HAL_GetTick>
 80043de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043e0:	e008      	b.n	80043f4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e2:	f7fd fe69 	bl	80020b8 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e064      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043f4:	4b11      	ldr	r3, [pc, #68]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0f0      	beq.n	80043e2 <HAL_RCC_OscConfig+0x452>
 8004400:	e05c      	b.n	80044bc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004402:	4b10      	ldr	r3, [pc, #64]	@ (8004444 <HAL_RCC_OscConfig+0x4b4>)
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004408:	f7fd fe56 	bl	80020b8 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004410:	f7fd fe52 	bl	80020b8 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e04d      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004422:	4b06      	ldr	r3, [pc, #24]	@ (800443c <HAL_RCC_OscConfig+0x4ac>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f0      	bne.n	8004410 <HAL_RCC_OscConfig+0x480>
 800442e:	e045      	b.n	80044bc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d107      	bne.n	8004448 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e040      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
 800443c:	40023800 	.word	0x40023800
 8004440:	40007000 	.word	0x40007000
 8004444:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004448:	4b1f      	ldr	r3, [pc, #124]	@ (80044c8 <HAL_RCC_OscConfig+0x538>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d030      	beq.n	80044b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004460:	429a      	cmp	r2, r3
 8004462:	d129      	bne.n	80044b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800446e:	429a      	cmp	r2, r3
 8004470:	d122      	bne.n	80044b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004478:	4013      	ands	r3, r2
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800447e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004480:	4293      	cmp	r3, r2
 8004482:	d119      	bne.n	80044b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448e:	085b      	lsrs	r3, r3, #1
 8004490:	3b01      	subs	r3, #1
 8004492:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004494:	429a      	cmp	r2, r3
 8004496:	d10f      	bne.n	80044b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d107      	bne.n	80044b8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d001      	beq.n	80044bc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e000      	b.n	80044be <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40023800 	.word	0x40023800

080044cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e041      	b.n	8004562 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fd fb8e 	bl	8001c14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3304      	adds	r3, #4
 8004508:	4619      	mov	r1, r3
 800450a:	4610      	mov	r0, r2
 800450c:	f000 fcd8 	bl	8004ec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d001      	beq.n	8004584 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e046      	b.n	8004612 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2202      	movs	r2, #2
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a23      	ldr	r2, [pc, #140]	@ (8004620 <HAL_TIM_Base_Start+0xb4>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d022      	beq.n	80045dc <HAL_TIM_Base_Start+0x70>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800459e:	d01d      	beq.n	80045dc <HAL_TIM_Base_Start+0x70>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a1f      	ldr	r2, [pc, #124]	@ (8004624 <HAL_TIM_Base_Start+0xb8>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d018      	beq.n	80045dc <HAL_TIM_Base_Start+0x70>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004628 <HAL_TIM_Base_Start+0xbc>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d013      	beq.n	80045dc <HAL_TIM_Base_Start+0x70>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a1c      	ldr	r2, [pc, #112]	@ (800462c <HAL_TIM_Base_Start+0xc0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d00e      	beq.n	80045dc <HAL_TIM_Base_Start+0x70>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004630 <HAL_TIM_Base_Start+0xc4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d009      	beq.n	80045dc <HAL_TIM_Base_Start+0x70>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a19      	ldr	r2, [pc, #100]	@ (8004634 <HAL_TIM_Base_Start+0xc8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d004      	beq.n	80045dc <HAL_TIM_Base_Start+0x70>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a18      	ldr	r2, [pc, #96]	@ (8004638 <HAL_TIM_Base_Start+0xcc>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d111      	bne.n	8004600 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 0307 	and.w	r3, r3, #7
 80045e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2b06      	cmp	r3, #6
 80045ec:	d010      	beq.n	8004610 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f042 0201 	orr.w	r2, r2, #1
 80045fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045fe:	e007      	b.n	8004610 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f042 0201 	orr.w	r2, r2, #1
 800460e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	40010000 	.word	0x40010000
 8004624:	40000400 	.word	0x40000400
 8004628:	40000800 	.word	0x40000800
 800462c:	40000c00 	.word	0x40000c00
 8004630:	40010400 	.word	0x40010400
 8004634:	40014000 	.word	0x40014000
 8004638:	40001800 	.word	0x40001800

0800463c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e041      	b.n	80046d2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d106      	bne.n	8004668 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f839 	bl	80046da <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2202      	movs	r2, #2
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	3304      	adds	r3, #4
 8004678:	4619      	mov	r1, r3
 800467a:	4610      	mov	r0, r2
 800467c:	f000 fc20 	bl	8004ec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3708      	adds	r7, #8
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80046da:	b480      	push	{r7}
 80046dc:	b083      	sub	sp, #12
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80046e2:	bf00      	nop
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
	...

080046f0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046fa:	2300      	movs	r3, #0
 80046fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d104      	bne.n	800470e <HAL_TIM_IC_Start_IT+0x1e>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800470a:	b2db      	uxtb	r3, r3
 800470c:	e013      	b.n	8004736 <HAL_TIM_IC_Start_IT+0x46>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b04      	cmp	r3, #4
 8004712:	d104      	bne.n	800471e <HAL_TIM_IC_Start_IT+0x2e>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800471a:	b2db      	uxtb	r3, r3
 800471c:	e00b      	b.n	8004736 <HAL_TIM_IC_Start_IT+0x46>
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b08      	cmp	r3, #8
 8004722:	d104      	bne.n	800472e <HAL_TIM_IC_Start_IT+0x3e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800472a:	b2db      	uxtb	r3, r3
 800472c:	e003      	b.n	8004736 <HAL_TIM_IC_Start_IT+0x46>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004734:	b2db      	uxtb	r3, r3
 8004736:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d104      	bne.n	8004748 <HAL_TIM_IC_Start_IT+0x58>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004744:	b2db      	uxtb	r3, r3
 8004746:	e013      	b.n	8004770 <HAL_TIM_IC_Start_IT+0x80>
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	2b04      	cmp	r3, #4
 800474c:	d104      	bne.n	8004758 <HAL_TIM_IC_Start_IT+0x68>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004754:	b2db      	uxtb	r3, r3
 8004756:	e00b      	b.n	8004770 <HAL_TIM_IC_Start_IT+0x80>
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2b08      	cmp	r3, #8
 800475c:	d104      	bne.n	8004768 <HAL_TIM_IC_Start_IT+0x78>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004764:	b2db      	uxtb	r3, r3
 8004766:	e003      	b.n	8004770 <HAL_TIM_IC_Start_IT+0x80>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800476e:	b2db      	uxtb	r3, r3
 8004770:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004772:	7bbb      	ldrb	r3, [r7, #14]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d102      	bne.n	800477e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004778:	7b7b      	ldrb	r3, [r7, #13]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d001      	beq.n	8004782 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e0cc      	b.n	800491c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d104      	bne.n	8004792 <HAL_TIM_IC_Start_IT+0xa2>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004790:	e013      	b.n	80047ba <HAL_TIM_IC_Start_IT+0xca>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b04      	cmp	r3, #4
 8004796:	d104      	bne.n	80047a2 <HAL_TIM_IC_Start_IT+0xb2>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047a0:	e00b      	b.n	80047ba <HAL_TIM_IC_Start_IT+0xca>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d104      	bne.n	80047b2 <HAL_TIM_IC_Start_IT+0xc2>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2202      	movs	r2, #2
 80047ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047b0:	e003      	b.n	80047ba <HAL_TIM_IC_Start_IT+0xca>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2202      	movs	r2, #2
 80047b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d104      	bne.n	80047ca <HAL_TIM_IC_Start_IT+0xda>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047c8:	e013      	b.n	80047f2 <HAL_TIM_IC_Start_IT+0x102>
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b04      	cmp	r3, #4
 80047ce:	d104      	bne.n	80047da <HAL_TIM_IC_Start_IT+0xea>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047d8:	e00b      	b.n	80047f2 <HAL_TIM_IC_Start_IT+0x102>
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b08      	cmp	r3, #8
 80047de:	d104      	bne.n	80047ea <HAL_TIM_IC_Start_IT+0xfa>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2202      	movs	r2, #2
 80047e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047e8:	e003      	b.n	80047f2 <HAL_TIM_IC_Start_IT+0x102>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2202      	movs	r2, #2
 80047ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b0c      	cmp	r3, #12
 80047f6:	d841      	bhi.n	800487c <HAL_TIM_IC_Start_IT+0x18c>
 80047f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004800 <HAL_TIM_IC_Start_IT+0x110>)
 80047fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047fe:	bf00      	nop
 8004800:	08004835 	.word	0x08004835
 8004804:	0800487d 	.word	0x0800487d
 8004808:	0800487d 	.word	0x0800487d
 800480c:	0800487d 	.word	0x0800487d
 8004810:	08004847 	.word	0x08004847
 8004814:	0800487d 	.word	0x0800487d
 8004818:	0800487d 	.word	0x0800487d
 800481c:	0800487d 	.word	0x0800487d
 8004820:	08004859 	.word	0x08004859
 8004824:	0800487d 	.word	0x0800487d
 8004828:	0800487d 	.word	0x0800487d
 800482c:	0800487d 	.word	0x0800487d
 8004830:	0800486b 	.word	0x0800486b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0202 	orr.w	r2, r2, #2
 8004842:	60da      	str	r2, [r3, #12]
      break;
 8004844:	e01d      	b.n	8004882 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0204 	orr.w	r2, r2, #4
 8004854:	60da      	str	r2, [r3, #12]
      break;
 8004856:	e014      	b.n	8004882 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f042 0208 	orr.w	r2, r2, #8
 8004866:	60da      	str	r2, [r3, #12]
      break;
 8004868:	e00b      	b.n	8004882 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68da      	ldr	r2, [r3, #12]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f042 0210 	orr.w	r2, r2, #16
 8004878:	60da      	str	r2, [r3, #12]
      break;
 800487a:	e002      	b.n	8004882 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	73fb      	strb	r3, [r7, #15]
      break;
 8004880:	bf00      	nop
  }

  if (status == HAL_OK)
 8004882:	7bfb      	ldrb	r3, [r7, #15]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d148      	bne.n	800491a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2201      	movs	r2, #1
 800488e:	6839      	ldr	r1, [r7, #0]
 8004890:	4618      	mov	r0, r3
 8004892:	f000 fd85 	bl	80053a0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a22      	ldr	r2, [pc, #136]	@ (8004924 <HAL_TIM_IC_Start_IT+0x234>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d022      	beq.n	80048e6 <HAL_TIM_IC_Start_IT+0x1f6>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a8:	d01d      	beq.n	80048e6 <HAL_TIM_IC_Start_IT+0x1f6>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004928 <HAL_TIM_IC_Start_IT+0x238>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d018      	beq.n	80048e6 <HAL_TIM_IC_Start_IT+0x1f6>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a1c      	ldr	r2, [pc, #112]	@ (800492c <HAL_TIM_IC_Start_IT+0x23c>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d013      	beq.n	80048e6 <HAL_TIM_IC_Start_IT+0x1f6>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004930 <HAL_TIM_IC_Start_IT+0x240>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d00e      	beq.n	80048e6 <HAL_TIM_IC_Start_IT+0x1f6>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a19      	ldr	r2, [pc, #100]	@ (8004934 <HAL_TIM_IC_Start_IT+0x244>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d009      	beq.n	80048e6 <HAL_TIM_IC_Start_IT+0x1f6>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a18      	ldr	r2, [pc, #96]	@ (8004938 <HAL_TIM_IC_Start_IT+0x248>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d004      	beq.n	80048e6 <HAL_TIM_IC_Start_IT+0x1f6>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a16      	ldr	r2, [pc, #88]	@ (800493c <HAL_TIM_IC_Start_IT+0x24c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d111      	bne.n	800490a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	2b06      	cmp	r3, #6
 80048f6:	d010      	beq.n	800491a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004908:	e007      	b.n	800491a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f042 0201 	orr.w	r2, r2, #1
 8004918:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800491a:	7bfb      	ldrb	r3, [r7, #15]
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40010000 	.word	0x40010000
 8004928:	40000400 	.word	0x40000400
 800492c:	40000800 	.word	0x40000800
 8004930:	40000c00 	.word	0x40000c00
 8004934:	40010400 	.word	0x40010400
 8004938:	40014000 	.word	0x40014000
 800493c:	40001800 	.word	0x40001800

08004940 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d020      	beq.n	80049a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d01b      	beq.n	80049a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f06f 0202 	mvn.w	r2, #2
 8004974:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d003      	beq.n	8004992 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fc fc58 	bl	8001240 <HAL_TIM_IC_CaptureCallback>
 8004990:	e005      	b.n	800499e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 fa76 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 fa7d 	bl	8004e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	f003 0304 	and.w	r3, r3, #4
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d020      	beq.n	80049f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d01b      	beq.n	80049f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f06f 0204 	mvn.w	r2, #4
 80049c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2202      	movs	r2, #2
 80049c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d003      	beq.n	80049de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f7fc fc32 	bl	8001240 <HAL_TIM_IC_CaptureCallback>
 80049dc:	e005      	b.n	80049ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fa50 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 fa57 	bl	8004e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f003 0308 	and.w	r3, r3, #8
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d020      	beq.n	8004a3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d01b      	beq.n	8004a3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f06f 0208 	mvn.w	r2, #8
 8004a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2204      	movs	r2, #4
 8004a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	f003 0303 	and.w	r3, r3, #3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fc fc0c 	bl	8001240 <HAL_TIM_IC_CaptureCallback>
 8004a28:	e005      	b.n	8004a36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fa2a 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 fa31 	bl	8004e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	f003 0310 	and.w	r3, r3, #16
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d020      	beq.n	8004a88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f003 0310 	and.w	r3, r3, #16
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d01b      	beq.n	8004a88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0210 	mvn.w	r2, #16
 8004a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2208      	movs	r2, #8
 8004a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7fc fbe6 	bl	8001240 <HAL_TIM_IC_CaptureCallback>
 8004a74:	e005      	b.n	8004a82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 fa04 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 fa0b 	bl	8004e98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00c      	beq.n	8004aac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d007      	beq.n	8004aac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f06f 0201 	mvn.w	r2, #1
 8004aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f000 f9e2 	bl	8004e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d00c      	beq.n	8004ad0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d007      	beq.n	8004ad0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 fd14 	bl	80054f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00c      	beq.n	8004af4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d007      	beq.n	8004af4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f9dc 	bl	8004eac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	f003 0320 	and.w	r3, r3, #32
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00c      	beq.n	8004b18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d007      	beq.n	8004b18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f06f 0220 	mvn.w	r2, #32
 8004b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 fce6 	bl	80054e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b18:	bf00      	nop
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_TIM_IC_ConfigChannel+0x1e>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e088      	b.n	8004c50 <HAL_TIM_IC_ConfigChannel+0x130>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d11b      	bne.n	8004b84 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004b5c:	f000 fa5c 	bl	8005018 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	699a      	ldr	r2, [r3, #24]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f022 020c 	bic.w	r2, r2, #12
 8004b6e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6999      	ldr	r1, [r3, #24]
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	619a      	str	r2, [r3, #24]
 8004b82:	e060      	b.n	8004c46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b04      	cmp	r3, #4
 8004b88:	d11c      	bne.n	8004bc4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004b9a:	f000 fae0 	bl	800515e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	699a      	ldr	r2, [r3, #24]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004bac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6999      	ldr	r1, [r3, #24]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	021a      	lsls	r2, r3, #8
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	619a      	str	r2, [r3, #24]
 8004bc2:	e040      	b.n	8004c46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d11b      	bne.n	8004c02 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004bda:	f000 fb2d 	bl	8005238 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	69da      	ldr	r2, [r3, #28]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 020c 	bic.w	r2, r2, #12
 8004bec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	69d9      	ldr	r1, [r3, #28]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	689a      	ldr	r2, [r3, #8]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	61da      	str	r2, [r3, #28]
 8004c00:	e021      	b.n	8004c46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b0c      	cmp	r3, #12
 8004c06:	d11c      	bne.n	8004c42 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004c18:	f000 fb4a 	bl	80052b0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	69da      	ldr	r2, [r3, #28]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004c2a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	69d9      	ldr	r1, [r3, #28]
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	021a      	lsls	r2, r3, #8
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	61da      	str	r2, [r3, #28]
 8004c40:	e001      	b.n	8004c46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_TIM_ConfigClockSource+0x1c>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e0b4      	b.n	8004dde <HAL_TIM_ConfigClockSource+0x186>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cac:	d03e      	beq.n	8004d2c <HAL_TIM_ConfigClockSource+0xd4>
 8004cae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cb2:	f200 8087 	bhi.w	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cba:	f000 8086 	beq.w	8004dca <HAL_TIM_ConfigClockSource+0x172>
 8004cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cc2:	d87f      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc4:	2b70      	cmp	r3, #112	@ 0x70
 8004cc6:	d01a      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0xa6>
 8004cc8:	2b70      	cmp	r3, #112	@ 0x70
 8004cca:	d87b      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ccc:	2b60      	cmp	r3, #96	@ 0x60
 8004cce:	d050      	beq.n	8004d72 <HAL_TIM_ConfigClockSource+0x11a>
 8004cd0:	2b60      	cmp	r3, #96	@ 0x60
 8004cd2:	d877      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd4:	2b50      	cmp	r3, #80	@ 0x50
 8004cd6:	d03c      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xfa>
 8004cd8:	2b50      	cmp	r3, #80	@ 0x50
 8004cda:	d873      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cdc:	2b40      	cmp	r3, #64	@ 0x40
 8004cde:	d058      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0x13a>
 8004ce0:	2b40      	cmp	r3, #64	@ 0x40
 8004ce2:	d86f      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce4:	2b30      	cmp	r3, #48	@ 0x30
 8004ce6:	d064      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ce8:	2b30      	cmp	r3, #48	@ 0x30
 8004cea:	d86b      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	d060      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	d867      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d05c      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004cf8:	2b10      	cmp	r3, #16
 8004cfa:	d05a      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004cfc:	e062      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d0e:	f000 fb27 	bl	8005360 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68ba      	ldr	r2, [r7, #8]
 8004d28:	609a      	str	r2, [r3, #8]
      break;
 8004d2a:	e04f      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d3c:	f000 fb10 	bl	8005360 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d4e:	609a      	str	r2, [r3, #8]
      break;
 8004d50:	e03c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f000 f9ce 	bl	8005100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2150      	movs	r1, #80	@ 0x50
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 fadd 	bl	800532a <TIM_ITRx_SetConfig>
      break;
 8004d70:	e02c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d7e:	461a      	mov	r2, r3
 8004d80:	f000 fa2a 	bl	80051d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2160      	movs	r1, #96	@ 0x60
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 facd 	bl	800532a <TIM_ITRx_SetConfig>
      break;
 8004d90:	e01c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f000 f9ae 	bl	8005100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2140      	movs	r1, #64	@ 0x40
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fabd 	bl	800532a <TIM_ITRx_SetConfig>
      break;
 8004db0:	e00c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	f000 fab4 	bl	800532a <TIM_ITRx_SetConfig>
      break;
 8004dc2:	e003      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc8:	e000      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
	...

08004de8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b0c      	cmp	r3, #12
 8004dfa:	d831      	bhi.n	8004e60 <HAL_TIM_ReadCapturedValue+0x78>
 8004dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8004e04 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e02:	bf00      	nop
 8004e04:	08004e39 	.word	0x08004e39
 8004e08:	08004e61 	.word	0x08004e61
 8004e0c:	08004e61 	.word	0x08004e61
 8004e10:	08004e61 	.word	0x08004e61
 8004e14:	08004e43 	.word	0x08004e43
 8004e18:	08004e61 	.word	0x08004e61
 8004e1c:	08004e61 	.word	0x08004e61
 8004e20:	08004e61 	.word	0x08004e61
 8004e24:	08004e4d 	.word	0x08004e4d
 8004e28:	08004e61 	.word	0x08004e61
 8004e2c:	08004e61 	.word	0x08004e61
 8004e30:	08004e61 	.word	0x08004e61
 8004e34:	08004e57 	.word	0x08004e57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e3e:	60fb      	str	r3, [r7, #12]

      break;
 8004e40:	e00f      	b.n	8004e62 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e48:	60fb      	str	r3, [r7, #12]

      break;
 8004e4a:	e00a      	b.n	8004e62 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e52:	60fb      	str	r3, [r7, #12]

      break;
 8004e54:	e005      	b.n	8004e62 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5c:	60fb      	str	r3, [r7, #12]

      break;
 8004e5e:	e000      	b.n	8004e62 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004e60:	bf00      	nop
  }

  return tmpreg;
 8004e62:	68fb      	ldr	r3, [r7, #12]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3714      	adds	r7, #20
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a46      	ldr	r2, [pc, #280]	@ (8004fec <TIM_Base_SetConfig+0x12c>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d013      	beq.n	8004f00 <TIM_Base_SetConfig+0x40>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ede:	d00f      	beq.n	8004f00 <TIM_Base_SetConfig+0x40>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a43      	ldr	r2, [pc, #268]	@ (8004ff0 <TIM_Base_SetConfig+0x130>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d00b      	beq.n	8004f00 <TIM_Base_SetConfig+0x40>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a42      	ldr	r2, [pc, #264]	@ (8004ff4 <TIM_Base_SetConfig+0x134>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d007      	beq.n	8004f00 <TIM_Base_SetConfig+0x40>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a41      	ldr	r2, [pc, #260]	@ (8004ff8 <TIM_Base_SetConfig+0x138>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <TIM_Base_SetConfig+0x40>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a40      	ldr	r2, [pc, #256]	@ (8004ffc <TIM_Base_SetConfig+0x13c>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d108      	bne.n	8004f12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a35      	ldr	r2, [pc, #212]	@ (8004fec <TIM_Base_SetConfig+0x12c>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d02b      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f20:	d027      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a32      	ldr	r2, [pc, #200]	@ (8004ff0 <TIM_Base_SetConfig+0x130>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d023      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a31      	ldr	r2, [pc, #196]	@ (8004ff4 <TIM_Base_SetConfig+0x134>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d01f      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a30      	ldr	r2, [pc, #192]	@ (8004ff8 <TIM_Base_SetConfig+0x138>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d01b      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a2f      	ldr	r2, [pc, #188]	@ (8004ffc <TIM_Base_SetConfig+0x13c>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d017      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a2e      	ldr	r2, [pc, #184]	@ (8005000 <TIM_Base_SetConfig+0x140>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d013      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a2d      	ldr	r2, [pc, #180]	@ (8005004 <TIM_Base_SetConfig+0x144>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d00f      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4a2c      	ldr	r2, [pc, #176]	@ (8005008 <TIM_Base_SetConfig+0x148>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d00b      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a2b      	ldr	r2, [pc, #172]	@ (800500c <TIM_Base_SetConfig+0x14c>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d007      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a2a      	ldr	r2, [pc, #168]	@ (8005010 <TIM_Base_SetConfig+0x150>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d003      	beq.n	8004f72 <TIM_Base_SetConfig+0xb2>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a29      	ldr	r2, [pc, #164]	@ (8005014 <TIM_Base_SetConfig+0x154>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d108      	bne.n	8004f84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a10      	ldr	r2, [pc, #64]	@ (8004fec <TIM_Base_SetConfig+0x12c>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d003      	beq.n	8004fb8 <TIM_Base_SetConfig+0xf8>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a12      	ldr	r2, [pc, #72]	@ (8004ffc <TIM_Base_SetConfig+0x13c>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d103      	bne.n	8004fc0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	691a      	ldr	r2, [r3, #16]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d105      	bne.n	8004fde <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	f023 0201 	bic.w	r2, r3, #1
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	611a      	str	r2, [r3, #16]
  }
}
 8004fde:	bf00      	nop
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40010000 	.word	0x40010000
 8004ff0:	40000400 	.word	0x40000400
 8004ff4:	40000800 	.word	0x40000800
 8004ff8:	40000c00 	.word	0x40000c00
 8004ffc:	40010400 	.word	0x40010400
 8005000:	40014000 	.word	0x40014000
 8005004:	40014400 	.word	0x40014400
 8005008:	40014800 	.word	0x40014800
 800500c:	40001800 	.word	0x40001800
 8005010:	40001c00 	.word	0x40001c00
 8005014:	40002000 	.word	0x40002000

08005018 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005018:	b480      	push	{r7}
 800501a:	b087      	sub	sp, #28
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	607a      	str	r2, [r7, #4]
 8005024:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	f023 0201 	bic.w	r2, r3, #1
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	4a28      	ldr	r2, [pc, #160]	@ (80050e4 <TIM_TI1_SetConfig+0xcc>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d01b      	beq.n	800507e <TIM_TI1_SetConfig+0x66>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800504c:	d017      	beq.n	800507e <TIM_TI1_SetConfig+0x66>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	4a25      	ldr	r2, [pc, #148]	@ (80050e8 <TIM_TI1_SetConfig+0xd0>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d013      	beq.n	800507e <TIM_TI1_SetConfig+0x66>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	4a24      	ldr	r2, [pc, #144]	@ (80050ec <TIM_TI1_SetConfig+0xd4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d00f      	beq.n	800507e <TIM_TI1_SetConfig+0x66>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	4a23      	ldr	r2, [pc, #140]	@ (80050f0 <TIM_TI1_SetConfig+0xd8>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d00b      	beq.n	800507e <TIM_TI1_SetConfig+0x66>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	4a22      	ldr	r2, [pc, #136]	@ (80050f4 <TIM_TI1_SetConfig+0xdc>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d007      	beq.n	800507e <TIM_TI1_SetConfig+0x66>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	4a21      	ldr	r2, [pc, #132]	@ (80050f8 <TIM_TI1_SetConfig+0xe0>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d003      	beq.n	800507e <TIM_TI1_SetConfig+0x66>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	4a20      	ldr	r2, [pc, #128]	@ (80050fc <TIM_TI1_SetConfig+0xe4>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d101      	bne.n	8005082 <TIM_TI1_SetConfig+0x6a>
 800507e:	2301      	movs	r3, #1
 8005080:	e000      	b.n	8005084 <TIM_TI1_SetConfig+0x6c>
 8005082:	2300      	movs	r3, #0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d008      	beq.n	800509a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f023 0303 	bic.w	r3, r3, #3
 800508e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4313      	orrs	r3, r2
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	e003      	b.n	80050a2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	f043 0301 	orr.w	r3, r3, #1
 80050a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	f023 030a 	bic.w	r3, r3, #10
 80050bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f003 030a 	and.w	r3, r3, #10
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	621a      	str	r2, [r3, #32]
}
 80050d6:	bf00      	nop
 80050d8:	371c      	adds	r7, #28
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40010000 	.word	0x40010000
 80050e8:	40000400 	.word	0x40000400
 80050ec:	40000800 	.word	0x40000800
 80050f0:	40000c00 	.word	0x40000c00
 80050f4:	40010400 	.word	0x40010400
 80050f8:	40014000 	.word	0x40014000
 80050fc:	40001800 	.word	0x40001800

08005100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a1b      	ldr	r3, [r3, #32]
 8005110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	f023 0201 	bic.w	r2, r3, #1
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800512a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	4313      	orrs	r3, r2
 8005134:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f023 030a 	bic.w	r3, r3, #10
 800513c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	4313      	orrs	r3, r2
 8005144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	621a      	str	r2, [r3, #32]
}
 8005152:	bf00      	nop
 8005154:	371c      	adds	r7, #28
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800515e:	b480      	push	{r7}
 8005160:	b087      	sub	sp, #28
 8005162:	af00      	add	r7, sp, #0
 8005164:	60f8      	str	r0, [r7, #12]
 8005166:	60b9      	str	r1, [r7, #8]
 8005168:	607a      	str	r2, [r7, #4]
 800516a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6a1b      	ldr	r3, [r3, #32]
 8005170:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	f023 0210 	bic.w	r2, r3, #16
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800518a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	021b      	lsls	r3, r3, #8
 8005190:	693a      	ldr	r2, [r7, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800519c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	031b      	lsls	r3, r3, #12
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	693a      	ldr	r2, [r7, #16]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051b0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	4313      	orrs	r3, r2
 80051be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	621a      	str	r2, [r3, #32]
}
 80051cc:	bf00      	nop
 80051ce:	371c      	adds	r7, #28
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	f023 0210 	bic.w	r2, r3, #16
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005202:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	031b      	lsls	r3, r3, #12
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	4313      	orrs	r3, r2
 800520c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005214:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	011b      	lsls	r3, r3, #4
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	4313      	orrs	r3, r2
 800521e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	693a      	ldr	r2, [r7, #16]
 8005224:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	621a      	str	r2, [r3, #32]
}
 800522c:	bf00      	nop
 800522e:	371c      	adds	r7, #28
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005238:	b480      	push	{r7}
 800523a:	b087      	sub	sp, #28
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	607a      	str	r2, [r7, #4]
 8005244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	f023 0303 	bic.w	r3, r3, #3
 8005264:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4313      	orrs	r3, r2
 800526c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005274:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	011b      	lsls	r3, r3, #4
 800527a:	b2db      	uxtb	r3, r3
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	4313      	orrs	r3, r2
 8005280:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005288:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	021b      	lsls	r3, r3, #8
 800528e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	621a      	str	r2, [r3, #32]
}
 80052a4:	bf00      	nop
 80052a6:	371c      	adds	r7, #28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b087      	sub	sp, #28
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
 80052bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	69db      	ldr	r3, [r3, #28]
 80052d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052dc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	021b      	lsls	r3, r3, #8
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052ee:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	031b      	lsls	r3, r3, #12
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005302:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	031b      	lsls	r3, r3, #12
 8005308:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	4313      	orrs	r3, r2
 8005310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	621a      	str	r2, [r3, #32]
}
 800531e:	bf00      	nop
 8005320:	371c      	adds	r7, #28
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800532a:	b480      	push	{r7}
 800532c:	b085      	sub	sp, #20
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
 8005332:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005340:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005342:	683a      	ldr	r2, [r7, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	f043 0307 	orr.w	r3, r3, #7
 800534c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	609a      	str	r2, [r3, #8]
}
 8005354:	bf00      	nop
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
 800536c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800537a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	021a      	lsls	r2, r3, #8
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	431a      	orrs	r2, r3
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	4313      	orrs	r3, r2
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	4313      	orrs	r3, r2
 800538c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	609a      	str	r2, [r3, #8]
}
 8005394:	bf00      	nop
 8005396:	371c      	adds	r7, #28
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b087      	sub	sp, #28
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f003 031f 	and.w	r3, r3, #31
 80053b2:	2201      	movs	r2, #1
 80053b4:	fa02 f303 	lsl.w	r3, r2, r3
 80053b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6a1a      	ldr	r2, [r3, #32]
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	43db      	mvns	r3, r3
 80053c2:	401a      	ands	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6a1a      	ldr	r2, [r3, #32]
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	f003 031f 	and.w	r3, r3, #31
 80053d2:	6879      	ldr	r1, [r7, #4]
 80053d4:	fa01 f303 	lsl.w	r3, r1, r3
 80053d8:	431a      	orrs	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	621a      	str	r2, [r3, #32]
}
 80053de:	bf00      	nop
 80053e0:	371c      	adds	r7, #28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr
	...

080053ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d101      	bne.n	8005404 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005400:	2302      	movs	r3, #2
 8005402:	e05a      	b.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2202      	movs	r2, #2
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800542a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	4313      	orrs	r3, r2
 8005434:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a21      	ldr	r2, [pc, #132]	@ (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d022      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005450:	d01d      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1d      	ldr	r2, [pc, #116]	@ (80054cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d018      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a1b      	ldr	r2, [pc, #108]	@ (80054d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d013      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a1a      	ldr	r2, [pc, #104]	@ (80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d00e      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a18      	ldr	r2, [pc, #96]	@ (80054d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d009      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a17      	ldr	r2, [pc, #92]	@ (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d004      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a15      	ldr	r2, [pc, #84]	@ (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d10c      	bne.n	80054a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005494:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	4313      	orrs	r3, r2
 800549e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3714      	adds	r7, #20
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	40010000 	.word	0x40010000
 80054cc:	40000400 	.word	0x40000400
 80054d0:	40000800 	.word	0x40000800
 80054d4:	40000c00 	.word	0x40000c00
 80054d8:	40010400 	.word	0x40010400
 80054dc:	40014000 	.word	0x40014000
 80054e0:	40001800 	.word	0x40001800

080054e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e042      	b.n	80055a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d106      	bne.n	8005538 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7fc fbe8 	bl	8001d08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2224      	movs	r2, #36	@ 0x24
 800553c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800554e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 f973 	bl	800583c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005564:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	695a      	ldr	r2, [r3, #20]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005574:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005584:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2220      	movs	r2, #32
 8005590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2220      	movs	r2, #32
 8005598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3708      	adds	r7, #8
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b08a      	sub	sp, #40	@ 0x28
 80055b0:	af02      	add	r7, sp, #8
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	603b      	str	r3, [r7, #0]
 80055b8:	4613      	mov	r3, r2
 80055ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	2b20      	cmp	r3, #32
 80055ca:	d175      	bne.n	80056b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d002      	beq.n	80055d8 <HAL_UART_Transmit+0x2c>
 80055d2:	88fb      	ldrh	r3, [r7, #6]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d101      	bne.n	80055dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e06e      	b.n	80056ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2221      	movs	r2, #33	@ 0x21
 80055e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055ea:	f7fc fd65 	bl	80020b8 <HAL_GetTick>
 80055ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	88fa      	ldrh	r2, [r7, #6]
 80055f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	88fa      	ldrh	r2, [r7, #6]
 80055fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005604:	d108      	bne.n	8005618 <HAL_UART_Transmit+0x6c>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d104      	bne.n	8005618 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800560e:	2300      	movs	r3, #0
 8005610:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	61bb      	str	r3, [r7, #24]
 8005616:	e003      	b.n	8005620 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800561c:	2300      	movs	r3, #0
 800561e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005620:	e02e      	b.n	8005680 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2200      	movs	r2, #0
 800562a:	2180      	movs	r1, #128	@ 0x80
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 f848 	bl	80056c2 <UART_WaitOnFlagUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d005      	beq.n	8005644 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e03a      	b.n	80056ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10b      	bne.n	8005662 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	881b      	ldrh	r3, [r3, #0]
 800564e:	461a      	mov	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005658:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	3302      	adds	r3, #2
 800565e:	61bb      	str	r3, [r7, #24]
 8005660:	e007      	b.n	8005672 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	781a      	ldrb	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	3301      	adds	r3, #1
 8005670:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005676:	b29b      	uxth	r3, r3
 8005678:	3b01      	subs	r3, #1
 800567a:	b29a      	uxth	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005684:	b29b      	uxth	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1cb      	bne.n	8005622 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	9300      	str	r3, [sp, #0]
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	2200      	movs	r2, #0
 8005692:	2140      	movs	r1, #64	@ 0x40
 8005694:	68f8      	ldr	r0, [r7, #12]
 8005696:	f000 f814 	bl	80056c2 <UART_WaitOnFlagUntilTimeout>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d005      	beq.n	80056ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e006      	b.n	80056ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2220      	movs	r2, #32
 80056b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80056b4:	2300      	movs	r3, #0
 80056b6:	e000      	b.n	80056ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056b8:	2302      	movs	r3, #2
  }
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3720      	adds	r7, #32
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b086      	sub	sp, #24
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	603b      	str	r3, [r7, #0]
 80056ce:	4613      	mov	r3, r2
 80056d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056d2:	e03b      	b.n	800574c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056da:	d037      	beq.n	800574c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056dc:	f7fc fcec 	bl	80020b8 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	6a3a      	ldr	r2, [r7, #32]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d302      	bcc.n	80056f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e03a      	b.n	800576c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	2b00      	cmp	r3, #0
 8005702:	d023      	beq.n	800574c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	2b80      	cmp	r3, #128	@ 0x80
 8005708:	d020      	beq.n	800574c <UART_WaitOnFlagUntilTimeout+0x8a>
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2b40      	cmp	r3, #64	@ 0x40
 800570e:	d01d      	beq.n	800574c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b08      	cmp	r3, #8
 800571c:	d116      	bne.n	800574c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800571e:	2300      	movs	r3, #0
 8005720:	617b      	str	r3, [r7, #20]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	617b      	str	r3, [r7, #20]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	617b      	str	r3, [r7, #20]
 8005732:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 f81d 	bl	8005774 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2208      	movs	r2, #8
 800573e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e00f      	b.n	800576c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	4013      	ands	r3, r2
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	429a      	cmp	r2, r3
 800575a:	bf0c      	ite	eq
 800575c:	2301      	moveq	r3, #1
 800575e:	2300      	movne	r3, #0
 8005760:	b2db      	uxtb	r3, r3
 8005762:	461a      	mov	r2, r3
 8005764:	79fb      	ldrb	r3, [r7, #7]
 8005766:	429a      	cmp	r2, r3
 8005768:	d0b4      	beq.n	80056d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3718      	adds	r7, #24
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005774:	b480      	push	{r7}
 8005776:	b095      	sub	sp, #84	@ 0x54
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	330c      	adds	r3, #12
 8005782:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005786:	e853 3f00 	ldrex	r3, [r3]
 800578a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800578c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005792:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	330c      	adds	r3, #12
 800579a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800579c:	643a      	str	r2, [r7, #64]	@ 0x40
 800579e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057a4:	e841 2300 	strex	r3, r2, [r1]
 80057a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1e5      	bne.n	800577c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	3314      	adds	r3, #20
 80057b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b8:	6a3b      	ldr	r3, [r7, #32]
 80057ba:	e853 3f00 	ldrex	r3, [r3]
 80057be:	61fb      	str	r3, [r7, #28]
   return(result);
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	f023 0301 	bic.w	r3, r3, #1
 80057c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3314      	adds	r3, #20
 80057ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057d8:	e841 2300 	strex	r3, r2, [r1]
 80057dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1e5      	bne.n	80057b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d119      	bne.n	8005820 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	330c      	adds	r3, #12
 80057f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	e853 3f00 	ldrex	r3, [r3]
 80057fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f023 0310 	bic.w	r3, r3, #16
 8005802:	647b      	str	r3, [r7, #68]	@ 0x44
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	330c      	adds	r3, #12
 800580a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800580c:	61ba      	str	r2, [r7, #24]
 800580e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005810:	6979      	ldr	r1, [r7, #20]
 8005812:	69ba      	ldr	r2, [r7, #24]
 8005814:	e841 2300 	strex	r3, r2, [r1]
 8005818:	613b      	str	r3, [r7, #16]
   return(result);
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1e5      	bne.n	80057ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2220      	movs	r2, #32
 8005824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800582e:	bf00      	nop
 8005830:	3754      	adds	r7, #84	@ 0x54
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
	...

0800583c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800583c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005840:	b0c0      	sub	sp, #256	@ 0x100
 8005842:	af00      	add	r7, sp, #0
 8005844:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005858:	68d9      	ldr	r1, [r3, #12]
 800585a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	ea40 0301 	orr.w	r3, r0, r1
 8005864:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800586a:	689a      	ldr	r2, [r3, #8]
 800586c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	431a      	orrs	r2, r3
 8005874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	431a      	orrs	r2, r3
 800587c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	4313      	orrs	r3, r2
 8005884:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005894:	f021 010c 	bic.w	r1, r1, #12
 8005898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80058a2:	430b      	orrs	r3, r1
 80058a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80058b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b6:	6999      	ldr	r1, [r3, #24]
 80058b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	ea40 0301 	orr.w	r3, r0, r1
 80058c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	4b8f      	ldr	r3, [pc, #572]	@ (8005b08 <UART_SetConfig+0x2cc>)
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d005      	beq.n	80058dc <UART_SetConfig+0xa0>
 80058d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	4b8d      	ldr	r3, [pc, #564]	@ (8005b0c <UART_SetConfig+0x2d0>)
 80058d8:	429a      	cmp	r2, r3
 80058da:	d104      	bne.n	80058e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058dc:	f7fe f914 	bl	8003b08 <HAL_RCC_GetPCLK2Freq>
 80058e0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80058e4:	e003      	b.n	80058ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058e6:	f7fe f8fb 	bl	8003ae0 <HAL_RCC_GetPCLK1Freq>
 80058ea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058f8:	f040 810c 	bne.w	8005b14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005900:	2200      	movs	r2, #0
 8005902:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005906:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800590a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800590e:	4622      	mov	r2, r4
 8005910:	462b      	mov	r3, r5
 8005912:	1891      	adds	r1, r2, r2
 8005914:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005916:	415b      	adcs	r3, r3
 8005918:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800591a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800591e:	4621      	mov	r1, r4
 8005920:	eb12 0801 	adds.w	r8, r2, r1
 8005924:	4629      	mov	r1, r5
 8005926:	eb43 0901 	adc.w	r9, r3, r1
 800592a:	f04f 0200 	mov.w	r2, #0
 800592e:	f04f 0300 	mov.w	r3, #0
 8005932:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005936:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800593a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800593e:	4690      	mov	r8, r2
 8005940:	4699      	mov	r9, r3
 8005942:	4623      	mov	r3, r4
 8005944:	eb18 0303 	adds.w	r3, r8, r3
 8005948:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800594c:	462b      	mov	r3, r5
 800594e:	eb49 0303 	adc.w	r3, r9, r3
 8005952:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005962:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005966:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800596a:	460b      	mov	r3, r1
 800596c:	18db      	adds	r3, r3, r3
 800596e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005970:	4613      	mov	r3, r2
 8005972:	eb42 0303 	adc.w	r3, r2, r3
 8005976:	657b      	str	r3, [r7, #84]	@ 0x54
 8005978:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800597c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005980:	f7fb f9a2 	bl	8000cc8 <__aeabi_uldivmod>
 8005984:	4602      	mov	r2, r0
 8005986:	460b      	mov	r3, r1
 8005988:	4b61      	ldr	r3, [pc, #388]	@ (8005b10 <UART_SetConfig+0x2d4>)
 800598a:	fba3 2302 	umull	r2, r3, r3, r2
 800598e:	095b      	lsrs	r3, r3, #5
 8005990:	011c      	lsls	r4, r3, #4
 8005992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005996:	2200      	movs	r2, #0
 8005998:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800599c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80059a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80059a4:	4642      	mov	r2, r8
 80059a6:	464b      	mov	r3, r9
 80059a8:	1891      	adds	r1, r2, r2
 80059aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80059ac:	415b      	adcs	r3, r3
 80059ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80059b4:	4641      	mov	r1, r8
 80059b6:	eb12 0a01 	adds.w	sl, r2, r1
 80059ba:	4649      	mov	r1, r9
 80059bc:	eb43 0b01 	adc.w	fp, r3, r1
 80059c0:	f04f 0200 	mov.w	r2, #0
 80059c4:	f04f 0300 	mov.w	r3, #0
 80059c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059d4:	4692      	mov	sl, r2
 80059d6:	469b      	mov	fp, r3
 80059d8:	4643      	mov	r3, r8
 80059da:	eb1a 0303 	adds.w	r3, sl, r3
 80059de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059e2:	464b      	mov	r3, r9
 80059e4:	eb4b 0303 	adc.w	r3, fp, r3
 80059e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80059ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80059fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005a00:	460b      	mov	r3, r1
 8005a02:	18db      	adds	r3, r3, r3
 8005a04:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a06:	4613      	mov	r3, r2
 8005a08:	eb42 0303 	adc.w	r3, r2, r3
 8005a0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005a12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005a16:	f7fb f957 	bl	8000cc8 <__aeabi_uldivmod>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	460b      	mov	r3, r1
 8005a1e:	4611      	mov	r1, r2
 8005a20:	4b3b      	ldr	r3, [pc, #236]	@ (8005b10 <UART_SetConfig+0x2d4>)
 8005a22:	fba3 2301 	umull	r2, r3, r3, r1
 8005a26:	095b      	lsrs	r3, r3, #5
 8005a28:	2264      	movs	r2, #100	@ 0x64
 8005a2a:	fb02 f303 	mul.w	r3, r2, r3
 8005a2e:	1acb      	subs	r3, r1, r3
 8005a30:	00db      	lsls	r3, r3, #3
 8005a32:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005a36:	4b36      	ldr	r3, [pc, #216]	@ (8005b10 <UART_SetConfig+0x2d4>)
 8005a38:	fba3 2302 	umull	r2, r3, r3, r2
 8005a3c:	095b      	lsrs	r3, r3, #5
 8005a3e:	005b      	lsls	r3, r3, #1
 8005a40:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005a44:	441c      	add	r4, r3
 8005a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a50:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005a54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005a58:	4642      	mov	r2, r8
 8005a5a:	464b      	mov	r3, r9
 8005a5c:	1891      	adds	r1, r2, r2
 8005a5e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005a60:	415b      	adcs	r3, r3
 8005a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005a68:	4641      	mov	r1, r8
 8005a6a:	1851      	adds	r1, r2, r1
 8005a6c:	6339      	str	r1, [r7, #48]	@ 0x30
 8005a6e:	4649      	mov	r1, r9
 8005a70:	414b      	adcs	r3, r1
 8005a72:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a74:	f04f 0200 	mov.w	r2, #0
 8005a78:	f04f 0300 	mov.w	r3, #0
 8005a7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005a80:	4659      	mov	r1, fp
 8005a82:	00cb      	lsls	r3, r1, #3
 8005a84:	4651      	mov	r1, sl
 8005a86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a8a:	4651      	mov	r1, sl
 8005a8c:	00ca      	lsls	r2, r1, #3
 8005a8e:	4610      	mov	r0, r2
 8005a90:	4619      	mov	r1, r3
 8005a92:	4603      	mov	r3, r0
 8005a94:	4642      	mov	r2, r8
 8005a96:	189b      	adds	r3, r3, r2
 8005a98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a9c:	464b      	mov	r3, r9
 8005a9e:	460a      	mov	r2, r1
 8005aa0:	eb42 0303 	adc.w	r3, r2, r3
 8005aa4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ab4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ab8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005abc:	460b      	mov	r3, r1
 8005abe:	18db      	adds	r3, r3, r3
 8005ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	eb42 0303 	adc.w	r3, r2, r3
 8005ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ace:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005ad2:	f7fb f8f9 	bl	8000cc8 <__aeabi_uldivmod>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	460b      	mov	r3, r1
 8005ada:	4b0d      	ldr	r3, [pc, #52]	@ (8005b10 <UART_SetConfig+0x2d4>)
 8005adc:	fba3 1302 	umull	r1, r3, r3, r2
 8005ae0:	095b      	lsrs	r3, r3, #5
 8005ae2:	2164      	movs	r1, #100	@ 0x64
 8005ae4:	fb01 f303 	mul.w	r3, r1, r3
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	00db      	lsls	r3, r3, #3
 8005aec:	3332      	adds	r3, #50	@ 0x32
 8005aee:	4a08      	ldr	r2, [pc, #32]	@ (8005b10 <UART_SetConfig+0x2d4>)
 8005af0:	fba2 2303 	umull	r2, r3, r2, r3
 8005af4:	095b      	lsrs	r3, r3, #5
 8005af6:	f003 0207 	and.w	r2, r3, #7
 8005afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4422      	add	r2, r4
 8005b02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b04:	e106      	b.n	8005d14 <UART_SetConfig+0x4d8>
 8005b06:	bf00      	nop
 8005b08:	40011000 	.word	0x40011000
 8005b0c:	40011400 	.word	0x40011400
 8005b10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b1e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005b26:	4642      	mov	r2, r8
 8005b28:	464b      	mov	r3, r9
 8005b2a:	1891      	adds	r1, r2, r2
 8005b2c:	6239      	str	r1, [r7, #32]
 8005b2e:	415b      	adcs	r3, r3
 8005b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b36:	4641      	mov	r1, r8
 8005b38:	1854      	adds	r4, r2, r1
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	eb43 0501 	adc.w	r5, r3, r1
 8005b40:	f04f 0200 	mov.w	r2, #0
 8005b44:	f04f 0300 	mov.w	r3, #0
 8005b48:	00eb      	lsls	r3, r5, #3
 8005b4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b4e:	00e2      	lsls	r2, r4, #3
 8005b50:	4614      	mov	r4, r2
 8005b52:	461d      	mov	r5, r3
 8005b54:	4643      	mov	r3, r8
 8005b56:	18e3      	adds	r3, r4, r3
 8005b58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b5c:	464b      	mov	r3, r9
 8005b5e:	eb45 0303 	adc.w	r3, r5, r3
 8005b62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b72:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b76:	f04f 0200 	mov.w	r2, #0
 8005b7a:	f04f 0300 	mov.w	r3, #0
 8005b7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005b82:	4629      	mov	r1, r5
 8005b84:	008b      	lsls	r3, r1, #2
 8005b86:	4621      	mov	r1, r4
 8005b88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	008a      	lsls	r2, r1, #2
 8005b90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005b94:	f7fb f898 	bl	8000cc8 <__aeabi_uldivmod>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4b60      	ldr	r3, [pc, #384]	@ (8005d20 <UART_SetConfig+0x4e4>)
 8005b9e:	fba3 2302 	umull	r2, r3, r3, r2
 8005ba2:	095b      	lsrs	r3, r3, #5
 8005ba4:	011c      	lsls	r4, r3, #4
 8005ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005baa:	2200      	movs	r2, #0
 8005bac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005bb0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005bb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005bb8:	4642      	mov	r2, r8
 8005bba:	464b      	mov	r3, r9
 8005bbc:	1891      	adds	r1, r2, r2
 8005bbe:	61b9      	str	r1, [r7, #24]
 8005bc0:	415b      	adcs	r3, r3
 8005bc2:	61fb      	str	r3, [r7, #28]
 8005bc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bc8:	4641      	mov	r1, r8
 8005bca:	1851      	adds	r1, r2, r1
 8005bcc:	6139      	str	r1, [r7, #16]
 8005bce:	4649      	mov	r1, r9
 8005bd0:	414b      	adcs	r3, r1
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	f04f 0200 	mov.w	r2, #0
 8005bd8:	f04f 0300 	mov.w	r3, #0
 8005bdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005be0:	4659      	mov	r1, fp
 8005be2:	00cb      	lsls	r3, r1, #3
 8005be4:	4651      	mov	r1, sl
 8005be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bea:	4651      	mov	r1, sl
 8005bec:	00ca      	lsls	r2, r1, #3
 8005bee:	4610      	mov	r0, r2
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	4642      	mov	r2, r8
 8005bf6:	189b      	adds	r3, r3, r2
 8005bf8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005bfc:	464b      	mov	r3, r9
 8005bfe:	460a      	mov	r2, r1
 8005c00:	eb42 0303 	adc.w	r3, r2, r3
 8005c04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c12:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	f04f 0300 	mov.w	r3, #0
 8005c1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005c20:	4649      	mov	r1, r9
 8005c22:	008b      	lsls	r3, r1, #2
 8005c24:	4641      	mov	r1, r8
 8005c26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c2a:	4641      	mov	r1, r8
 8005c2c:	008a      	lsls	r2, r1, #2
 8005c2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005c32:	f7fb f849 	bl	8000cc8 <__aeabi_uldivmod>
 8005c36:	4602      	mov	r2, r0
 8005c38:	460b      	mov	r3, r1
 8005c3a:	4611      	mov	r1, r2
 8005c3c:	4b38      	ldr	r3, [pc, #224]	@ (8005d20 <UART_SetConfig+0x4e4>)
 8005c3e:	fba3 2301 	umull	r2, r3, r3, r1
 8005c42:	095b      	lsrs	r3, r3, #5
 8005c44:	2264      	movs	r2, #100	@ 0x64
 8005c46:	fb02 f303 	mul.w	r3, r2, r3
 8005c4a:	1acb      	subs	r3, r1, r3
 8005c4c:	011b      	lsls	r3, r3, #4
 8005c4e:	3332      	adds	r3, #50	@ 0x32
 8005c50:	4a33      	ldr	r2, [pc, #204]	@ (8005d20 <UART_SetConfig+0x4e4>)
 8005c52:	fba2 2303 	umull	r2, r3, r2, r3
 8005c56:	095b      	lsrs	r3, r3, #5
 8005c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c5c:	441c      	add	r4, r3
 8005c5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c62:	2200      	movs	r2, #0
 8005c64:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c66:	677a      	str	r2, [r7, #116]	@ 0x74
 8005c68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005c6c:	4642      	mov	r2, r8
 8005c6e:	464b      	mov	r3, r9
 8005c70:	1891      	adds	r1, r2, r2
 8005c72:	60b9      	str	r1, [r7, #8]
 8005c74:	415b      	adcs	r3, r3
 8005c76:	60fb      	str	r3, [r7, #12]
 8005c78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c7c:	4641      	mov	r1, r8
 8005c7e:	1851      	adds	r1, r2, r1
 8005c80:	6039      	str	r1, [r7, #0]
 8005c82:	4649      	mov	r1, r9
 8005c84:	414b      	adcs	r3, r1
 8005c86:	607b      	str	r3, [r7, #4]
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c94:	4659      	mov	r1, fp
 8005c96:	00cb      	lsls	r3, r1, #3
 8005c98:	4651      	mov	r1, sl
 8005c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c9e:	4651      	mov	r1, sl
 8005ca0:	00ca      	lsls	r2, r1, #3
 8005ca2:	4610      	mov	r0, r2
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	4642      	mov	r2, r8
 8005caa:	189b      	adds	r3, r3, r2
 8005cac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005cae:	464b      	mov	r3, r9
 8005cb0:	460a      	mov	r2, r1
 8005cb2:	eb42 0303 	adc.w	r3, r2, r3
 8005cb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	663b      	str	r3, [r7, #96]	@ 0x60
 8005cc2:	667a      	str	r2, [r7, #100]	@ 0x64
 8005cc4:	f04f 0200 	mov.w	r2, #0
 8005cc8:	f04f 0300 	mov.w	r3, #0
 8005ccc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005cd0:	4649      	mov	r1, r9
 8005cd2:	008b      	lsls	r3, r1, #2
 8005cd4:	4641      	mov	r1, r8
 8005cd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cda:	4641      	mov	r1, r8
 8005cdc:	008a      	lsls	r2, r1, #2
 8005cde:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ce2:	f7fa fff1 	bl	8000cc8 <__aeabi_uldivmod>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	460b      	mov	r3, r1
 8005cea:	4b0d      	ldr	r3, [pc, #52]	@ (8005d20 <UART_SetConfig+0x4e4>)
 8005cec:	fba3 1302 	umull	r1, r3, r3, r2
 8005cf0:	095b      	lsrs	r3, r3, #5
 8005cf2:	2164      	movs	r1, #100	@ 0x64
 8005cf4:	fb01 f303 	mul.w	r3, r1, r3
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	011b      	lsls	r3, r3, #4
 8005cfc:	3332      	adds	r3, #50	@ 0x32
 8005cfe:	4a08      	ldr	r2, [pc, #32]	@ (8005d20 <UART_SetConfig+0x4e4>)
 8005d00:	fba2 2303 	umull	r2, r3, r2, r3
 8005d04:	095b      	lsrs	r3, r3, #5
 8005d06:	f003 020f 	and.w	r2, r3, #15
 8005d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4422      	add	r2, r4
 8005d12:	609a      	str	r2, [r3, #8]
}
 8005d14:	bf00      	nop
 8005d16:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d20:	51eb851f 	.word	0x51eb851f

08005d24 <__cvt>:
 8005d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d28:	ec57 6b10 	vmov	r6, r7, d0
 8005d2c:	2f00      	cmp	r7, #0
 8005d2e:	460c      	mov	r4, r1
 8005d30:	4619      	mov	r1, r3
 8005d32:	463b      	mov	r3, r7
 8005d34:	bfbb      	ittet	lt
 8005d36:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005d3a:	461f      	movlt	r7, r3
 8005d3c:	2300      	movge	r3, #0
 8005d3e:	232d      	movlt	r3, #45	@ 0x2d
 8005d40:	700b      	strb	r3, [r1, #0]
 8005d42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d44:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005d48:	4691      	mov	r9, r2
 8005d4a:	f023 0820 	bic.w	r8, r3, #32
 8005d4e:	bfbc      	itt	lt
 8005d50:	4632      	movlt	r2, r6
 8005d52:	4616      	movlt	r6, r2
 8005d54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d58:	d005      	beq.n	8005d66 <__cvt+0x42>
 8005d5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005d5e:	d100      	bne.n	8005d62 <__cvt+0x3e>
 8005d60:	3401      	adds	r4, #1
 8005d62:	2102      	movs	r1, #2
 8005d64:	e000      	b.n	8005d68 <__cvt+0x44>
 8005d66:	2103      	movs	r1, #3
 8005d68:	ab03      	add	r3, sp, #12
 8005d6a:	9301      	str	r3, [sp, #4]
 8005d6c:	ab02      	add	r3, sp, #8
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	ec47 6b10 	vmov	d0, r6, r7
 8005d74:	4653      	mov	r3, sl
 8005d76:	4622      	mov	r2, r4
 8005d78:	f001 f886 	bl	8006e88 <_dtoa_r>
 8005d7c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005d80:	4605      	mov	r5, r0
 8005d82:	d119      	bne.n	8005db8 <__cvt+0x94>
 8005d84:	f019 0f01 	tst.w	r9, #1
 8005d88:	d00e      	beq.n	8005da8 <__cvt+0x84>
 8005d8a:	eb00 0904 	add.w	r9, r0, r4
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2300      	movs	r3, #0
 8005d92:	4630      	mov	r0, r6
 8005d94:	4639      	mov	r1, r7
 8005d96:	f7fa feb7 	bl	8000b08 <__aeabi_dcmpeq>
 8005d9a:	b108      	cbz	r0, 8005da0 <__cvt+0x7c>
 8005d9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005da0:	2230      	movs	r2, #48	@ 0x30
 8005da2:	9b03      	ldr	r3, [sp, #12]
 8005da4:	454b      	cmp	r3, r9
 8005da6:	d31e      	bcc.n	8005de6 <__cvt+0xc2>
 8005da8:	9b03      	ldr	r3, [sp, #12]
 8005daa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005dac:	1b5b      	subs	r3, r3, r5
 8005dae:	4628      	mov	r0, r5
 8005db0:	6013      	str	r3, [r2, #0]
 8005db2:	b004      	add	sp, #16
 8005db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dbc:	eb00 0904 	add.w	r9, r0, r4
 8005dc0:	d1e5      	bne.n	8005d8e <__cvt+0x6a>
 8005dc2:	7803      	ldrb	r3, [r0, #0]
 8005dc4:	2b30      	cmp	r3, #48	@ 0x30
 8005dc6:	d10a      	bne.n	8005dde <__cvt+0xba>
 8005dc8:	2200      	movs	r2, #0
 8005dca:	2300      	movs	r3, #0
 8005dcc:	4630      	mov	r0, r6
 8005dce:	4639      	mov	r1, r7
 8005dd0:	f7fa fe9a 	bl	8000b08 <__aeabi_dcmpeq>
 8005dd4:	b918      	cbnz	r0, 8005dde <__cvt+0xba>
 8005dd6:	f1c4 0401 	rsb	r4, r4, #1
 8005dda:	f8ca 4000 	str.w	r4, [sl]
 8005dde:	f8da 3000 	ldr.w	r3, [sl]
 8005de2:	4499      	add	r9, r3
 8005de4:	e7d3      	b.n	8005d8e <__cvt+0x6a>
 8005de6:	1c59      	adds	r1, r3, #1
 8005de8:	9103      	str	r1, [sp, #12]
 8005dea:	701a      	strb	r2, [r3, #0]
 8005dec:	e7d9      	b.n	8005da2 <__cvt+0x7e>

08005dee <__exponent>:
 8005dee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005df0:	2900      	cmp	r1, #0
 8005df2:	bfba      	itte	lt
 8005df4:	4249      	neglt	r1, r1
 8005df6:	232d      	movlt	r3, #45	@ 0x2d
 8005df8:	232b      	movge	r3, #43	@ 0x2b
 8005dfa:	2909      	cmp	r1, #9
 8005dfc:	7002      	strb	r2, [r0, #0]
 8005dfe:	7043      	strb	r3, [r0, #1]
 8005e00:	dd29      	ble.n	8005e56 <__exponent+0x68>
 8005e02:	f10d 0307 	add.w	r3, sp, #7
 8005e06:	461d      	mov	r5, r3
 8005e08:	270a      	movs	r7, #10
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e10:	fb07 1416 	mls	r4, r7, r6, r1
 8005e14:	3430      	adds	r4, #48	@ 0x30
 8005e16:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e1a:	460c      	mov	r4, r1
 8005e1c:	2c63      	cmp	r4, #99	@ 0x63
 8005e1e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005e22:	4631      	mov	r1, r6
 8005e24:	dcf1      	bgt.n	8005e0a <__exponent+0x1c>
 8005e26:	3130      	adds	r1, #48	@ 0x30
 8005e28:	1e94      	subs	r4, r2, #2
 8005e2a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e2e:	1c41      	adds	r1, r0, #1
 8005e30:	4623      	mov	r3, r4
 8005e32:	42ab      	cmp	r3, r5
 8005e34:	d30a      	bcc.n	8005e4c <__exponent+0x5e>
 8005e36:	f10d 0309 	add.w	r3, sp, #9
 8005e3a:	1a9b      	subs	r3, r3, r2
 8005e3c:	42ac      	cmp	r4, r5
 8005e3e:	bf88      	it	hi
 8005e40:	2300      	movhi	r3, #0
 8005e42:	3302      	adds	r3, #2
 8005e44:	4403      	add	r3, r0
 8005e46:	1a18      	subs	r0, r3, r0
 8005e48:	b003      	add	sp, #12
 8005e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e4c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e50:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005e54:	e7ed      	b.n	8005e32 <__exponent+0x44>
 8005e56:	2330      	movs	r3, #48	@ 0x30
 8005e58:	3130      	adds	r1, #48	@ 0x30
 8005e5a:	7083      	strb	r3, [r0, #2]
 8005e5c:	70c1      	strb	r1, [r0, #3]
 8005e5e:	1d03      	adds	r3, r0, #4
 8005e60:	e7f1      	b.n	8005e46 <__exponent+0x58>
	...

08005e64 <_printf_float>:
 8005e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e68:	b08d      	sub	sp, #52	@ 0x34
 8005e6a:	460c      	mov	r4, r1
 8005e6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005e70:	4616      	mov	r6, r2
 8005e72:	461f      	mov	r7, r3
 8005e74:	4605      	mov	r5, r0
 8005e76:	f000 ff01 	bl	8006c7c <_localeconv_r>
 8005e7a:	6803      	ldr	r3, [r0, #0]
 8005e7c:	9304      	str	r3, [sp, #16]
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fa fa16 	bl	80002b0 <strlen>
 8005e84:	2300      	movs	r3, #0
 8005e86:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e88:	f8d8 3000 	ldr.w	r3, [r8]
 8005e8c:	9005      	str	r0, [sp, #20]
 8005e8e:	3307      	adds	r3, #7
 8005e90:	f023 0307 	bic.w	r3, r3, #7
 8005e94:	f103 0208 	add.w	r2, r3, #8
 8005e98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005e9c:	f8d4 b000 	ldr.w	fp, [r4]
 8005ea0:	f8c8 2000 	str.w	r2, [r8]
 8005ea4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ea8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005eac:	9307      	str	r3, [sp, #28]
 8005eae:	f8cd 8018 	str.w	r8, [sp, #24]
 8005eb2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005eb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eba:	4b9c      	ldr	r3, [pc, #624]	@ (800612c <_printf_float+0x2c8>)
 8005ebc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ec0:	f7fa fe54 	bl	8000b6c <__aeabi_dcmpun>
 8005ec4:	bb70      	cbnz	r0, 8005f24 <_printf_float+0xc0>
 8005ec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eca:	4b98      	ldr	r3, [pc, #608]	@ (800612c <_printf_float+0x2c8>)
 8005ecc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ed0:	f7fa fe2e 	bl	8000b30 <__aeabi_dcmple>
 8005ed4:	bb30      	cbnz	r0, 8005f24 <_printf_float+0xc0>
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4640      	mov	r0, r8
 8005edc:	4649      	mov	r1, r9
 8005ede:	f7fa fe1d 	bl	8000b1c <__aeabi_dcmplt>
 8005ee2:	b110      	cbz	r0, 8005eea <_printf_float+0x86>
 8005ee4:	232d      	movs	r3, #45	@ 0x2d
 8005ee6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005eea:	4a91      	ldr	r2, [pc, #580]	@ (8006130 <_printf_float+0x2cc>)
 8005eec:	4b91      	ldr	r3, [pc, #580]	@ (8006134 <_printf_float+0x2d0>)
 8005eee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005ef2:	bf94      	ite	ls
 8005ef4:	4690      	movls	r8, r2
 8005ef6:	4698      	movhi	r8, r3
 8005ef8:	2303      	movs	r3, #3
 8005efa:	6123      	str	r3, [r4, #16]
 8005efc:	f02b 0304 	bic.w	r3, fp, #4
 8005f00:	6023      	str	r3, [r4, #0]
 8005f02:	f04f 0900 	mov.w	r9, #0
 8005f06:	9700      	str	r7, [sp, #0]
 8005f08:	4633      	mov	r3, r6
 8005f0a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f0c:	4621      	mov	r1, r4
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f000 f9d2 	bl	80062b8 <_printf_common>
 8005f14:	3001      	adds	r0, #1
 8005f16:	f040 808d 	bne.w	8006034 <_printf_float+0x1d0>
 8005f1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f1e:	b00d      	add	sp, #52	@ 0x34
 8005f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f24:	4642      	mov	r2, r8
 8005f26:	464b      	mov	r3, r9
 8005f28:	4640      	mov	r0, r8
 8005f2a:	4649      	mov	r1, r9
 8005f2c:	f7fa fe1e 	bl	8000b6c <__aeabi_dcmpun>
 8005f30:	b140      	cbz	r0, 8005f44 <_printf_float+0xe0>
 8005f32:	464b      	mov	r3, r9
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	bfbc      	itt	lt
 8005f38:	232d      	movlt	r3, #45	@ 0x2d
 8005f3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005f3e:	4a7e      	ldr	r2, [pc, #504]	@ (8006138 <_printf_float+0x2d4>)
 8005f40:	4b7e      	ldr	r3, [pc, #504]	@ (800613c <_printf_float+0x2d8>)
 8005f42:	e7d4      	b.n	8005eee <_printf_float+0x8a>
 8005f44:	6863      	ldr	r3, [r4, #4]
 8005f46:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005f4a:	9206      	str	r2, [sp, #24]
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	d13b      	bne.n	8005fc8 <_printf_float+0x164>
 8005f50:	2306      	movs	r3, #6
 8005f52:	6063      	str	r3, [r4, #4]
 8005f54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005f58:	2300      	movs	r3, #0
 8005f5a:	6022      	str	r2, [r4, #0]
 8005f5c:	9303      	str	r3, [sp, #12]
 8005f5e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005f60:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005f64:	ab09      	add	r3, sp, #36	@ 0x24
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	6861      	ldr	r1, [r4, #4]
 8005f6a:	ec49 8b10 	vmov	d0, r8, r9
 8005f6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005f72:	4628      	mov	r0, r5
 8005f74:	f7ff fed6 	bl	8005d24 <__cvt>
 8005f78:	9b06      	ldr	r3, [sp, #24]
 8005f7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f7c:	2b47      	cmp	r3, #71	@ 0x47
 8005f7e:	4680      	mov	r8, r0
 8005f80:	d129      	bne.n	8005fd6 <_printf_float+0x172>
 8005f82:	1cc8      	adds	r0, r1, #3
 8005f84:	db02      	blt.n	8005f8c <_printf_float+0x128>
 8005f86:	6863      	ldr	r3, [r4, #4]
 8005f88:	4299      	cmp	r1, r3
 8005f8a:	dd41      	ble.n	8006010 <_printf_float+0x1ac>
 8005f8c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005f90:	fa5f fa8a 	uxtb.w	sl, sl
 8005f94:	3901      	subs	r1, #1
 8005f96:	4652      	mov	r2, sl
 8005f98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005f9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005f9e:	f7ff ff26 	bl	8005dee <__exponent>
 8005fa2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fa4:	1813      	adds	r3, r2, r0
 8005fa6:	2a01      	cmp	r2, #1
 8005fa8:	4681      	mov	r9, r0
 8005faa:	6123      	str	r3, [r4, #16]
 8005fac:	dc02      	bgt.n	8005fb4 <_printf_float+0x150>
 8005fae:	6822      	ldr	r2, [r4, #0]
 8005fb0:	07d2      	lsls	r2, r2, #31
 8005fb2:	d501      	bpl.n	8005fb8 <_printf_float+0x154>
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	6123      	str	r3, [r4, #16]
 8005fb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d0a2      	beq.n	8005f06 <_printf_float+0xa2>
 8005fc0:	232d      	movs	r3, #45	@ 0x2d
 8005fc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fc6:	e79e      	b.n	8005f06 <_printf_float+0xa2>
 8005fc8:	9a06      	ldr	r2, [sp, #24]
 8005fca:	2a47      	cmp	r2, #71	@ 0x47
 8005fcc:	d1c2      	bne.n	8005f54 <_printf_float+0xf0>
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1c0      	bne.n	8005f54 <_printf_float+0xf0>
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e7bd      	b.n	8005f52 <_printf_float+0xee>
 8005fd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005fda:	d9db      	bls.n	8005f94 <_printf_float+0x130>
 8005fdc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005fe0:	d118      	bne.n	8006014 <_printf_float+0x1b0>
 8005fe2:	2900      	cmp	r1, #0
 8005fe4:	6863      	ldr	r3, [r4, #4]
 8005fe6:	dd0b      	ble.n	8006000 <_printf_float+0x19c>
 8005fe8:	6121      	str	r1, [r4, #16]
 8005fea:	b913      	cbnz	r3, 8005ff2 <_printf_float+0x18e>
 8005fec:	6822      	ldr	r2, [r4, #0]
 8005fee:	07d0      	lsls	r0, r2, #31
 8005ff0:	d502      	bpl.n	8005ff8 <_printf_float+0x194>
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	440b      	add	r3, r1
 8005ff6:	6123      	str	r3, [r4, #16]
 8005ff8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ffa:	f04f 0900 	mov.w	r9, #0
 8005ffe:	e7db      	b.n	8005fb8 <_printf_float+0x154>
 8006000:	b913      	cbnz	r3, 8006008 <_printf_float+0x1a4>
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	07d2      	lsls	r2, r2, #31
 8006006:	d501      	bpl.n	800600c <_printf_float+0x1a8>
 8006008:	3302      	adds	r3, #2
 800600a:	e7f4      	b.n	8005ff6 <_printf_float+0x192>
 800600c:	2301      	movs	r3, #1
 800600e:	e7f2      	b.n	8005ff6 <_printf_float+0x192>
 8006010:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006014:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006016:	4299      	cmp	r1, r3
 8006018:	db05      	blt.n	8006026 <_printf_float+0x1c2>
 800601a:	6823      	ldr	r3, [r4, #0]
 800601c:	6121      	str	r1, [r4, #16]
 800601e:	07d8      	lsls	r0, r3, #31
 8006020:	d5ea      	bpl.n	8005ff8 <_printf_float+0x194>
 8006022:	1c4b      	adds	r3, r1, #1
 8006024:	e7e7      	b.n	8005ff6 <_printf_float+0x192>
 8006026:	2900      	cmp	r1, #0
 8006028:	bfd4      	ite	le
 800602a:	f1c1 0202 	rsble	r2, r1, #2
 800602e:	2201      	movgt	r2, #1
 8006030:	4413      	add	r3, r2
 8006032:	e7e0      	b.n	8005ff6 <_printf_float+0x192>
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	055a      	lsls	r2, r3, #21
 8006038:	d407      	bmi.n	800604a <_printf_float+0x1e6>
 800603a:	6923      	ldr	r3, [r4, #16]
 800603c:	4642      	mov	r2, r8
 800603e:	4631      	mov	r1, r6
 8006040:	4628      	mov	r0, r5
 8006042:	47b8      	blx	r7
 8006044:	3001      	adds	r0, #1
 8006046:	d12b      	bne.n	80060a0 <_printf_float+0x23c>
 8006048:	e767      	b.n	8005f1a <_printf_float+0xb6>
 800604a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800604e:	f240 80dd 	bls.w	800620c <_printf_float+0x3a8>
 8006052:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006056:	2200      	movs	r2, #0
 8006058:	2300      	movs	r3, #0
 800605a:	f7fa fd55 	bl	8000b08 <__aeabi_dcmpeq>
 800605e:	2800      	cmp	r0, #0
 8006060:	d033      	beq.n	80060ca <_printf_float+0x266>
 8006062:	4a37      	ldr	r2, [pc, #220]	@ (8006140 <_printf_float+0x2dc>)
 8006064:	2301      	movs	r3, #1
 8006066:	4631      	mov	r1, r6
 8006068:	4628      	mov	r0, r5
 800606a:	47b8      	blx	r7
 800606c:	3001      	adds	r0, #1
 800606e:	f43f af54 	beq.w	8005f1a <_printf_float+0xb6>
 8006072:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006076:	4543      	cmp	r3, r8
 8006078:	db02      	blt.n	8006080 <_printf_float+0x21c>
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	07d8      	lsls	r0, r3, #31
 800607e:	d50f      	bpl.n	80060a0 <_printf_float+0x23c>
 8006080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006084:	4631      	mov	r1, r6
 8006086:	4628      	mov	r0, r5
 8006088:	47b8      	blx	r7
 800608a:	3001      	adds	r0, #1
 800608c:	f43f af45 	beq.w	8005f1a <_printf_float+0xb6>
 8006090:	f04f 0900 	mov.w	r9, #0
 8006094:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006098:	f104 0a1a 	add.w	sl, r4, #26
 800609c:	45c8      	cmp	r8, r9
 800609e:	dc09      	bgt.n	80060b4 <_printf_float+0x250>
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	079b      	lsls	r3, r3, #30
 80060a4:	f100 8103 	bmi.w	80062ae <_printf_float+0x44a>
 80060a8:	68e0      	ldr	r0, [r4, #12]
 80060aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060ac:	4298      	cmp	r0, r3
 80060ae:	bfb8      	it	lt
 80060b0:	4618      	movlt	r0, r3
 80060b2:	e734      	b.n	8005f1e <_printf_float+0xba>
 80060b4:	2301      	movs	r3, #1
 80060b6:	4652      	mov	r2, sl
 80060b8:	4631      	mov	r1, r6
 80060ba:	4628      	mov	r0, r5
 80060bc:	47b8      	blx	r7
 80060be:	3001      	adds	r0, #1
 80060c0:	f43f af2b 	beq.w	8005f1a <_printf_float+0xb6>
 80060c4:	f109 0901 	add.w	r9, r9, #1
 80060c8:	e7e8      	b.n	800609c <_printf_float+0x238>
 80060ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	dc39      	bgt.n	8006144 <_printf_float+0x2e0>
 80060d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006140 <_printf_float+0x2dc>)
 80060d2:	2301      	movs	r3, #1
 80060d4:	4631      	mov	r1, r6
 80060d6:	4628      	mov	r0, r5
 80060d8:	47b8      	blx	r7
 80060da:	3001      	adds	r0, #1
 80060dc:	f43f af1d 	beq.w	8005f1a <_printf_float+0xb6>
 80060e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80060e4:	ea59 0303 	orrs.w	r3, r9, r3
 80060e8:	d102      	bne.n	80060f0 <_printf_float+0x28c>
 80060ea:	6823      	ldr	r3, [r4, #0]
 80060ec:	07d9      	lsls	r1, r3, #31
 80060ee:	d5d7      	bpl.n	80060a0 <_printf_float+0x23c>
 80060f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060f4:	4631      	mov	r1, r6
 80060f6:	4628      	mov	r0, r5
 80060f8:	47b8      	blx	r7
 80060fa:	3001      	adds	r0, #1
 80060fc:	f43f af0d 	beq.w	8005f1a <_printf_float+0xb6>
 8006100:	f04f 0a00 	mov.w	sl, #0
 8006104:	f104 0b1a 	add.w	fp, r4, #26
 8006108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800610a:	425b      	negs	r3, r3
 800610c:	4553      	cmp	r3, sl
 800610e:	dc01      	bgt.n	8006114 <_printf_float+0x2b0>
 8006110:	464b      	mov	r3, r9
 8006112:	e793      	b.n	800603c <_printf_float+0x1d8>
 8006114:	2301      	movs	r3, #1
 8006116:	465a      	mov	r2, fp
 8006118:	4631      	mov	r1, r6
 800611a:	4628      	mov	r0, r5
 800611c:	47b8      	blx	r7
 800611e:	3001      	adds	r0, #1
 8006120:	f43f aefb 	beq.w	8005f1a <_printf_float+0xb6>
 8006124:	f10a 0a01 	add.w	sl, sl, #1
 8006128:	e7ee      	b.n	8006108 <_printf_float+0x2a4>
 800612a:	bf00      	nop
 800612c:	7fefffff 	.word	0x7fefffff
 8006130:	0800b4d4 	.word	0x0800b4d4
 8006134:	0800b4d8 	.word	0x0800b4d8
 8006138:	0800b4dc 	.word	0x0800b4dc
 800613c:	0800b4e0 	.word	0x0800b4e0
 8006140:	0800b4e4 	.word	0x0800b4e4
 8006144:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006146:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800614a:	4553      	cmp	r3, sl
 800614c:	bfa8      	it	ge
 800614e:	4653      	movge	r3, sl
 8006150:	2b00      	cmp	r3, #0
 8006152:	4699      	mov	r9, r3
 8006154:	dc36      	bgt.n	80061c4 <_printf_float+0x360>
 8006156:	f04f 0b00 	mov.w	fp, #0
 800615a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800615e:	f104 021a 	add.w	r2, r4, #26
 8006162:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006164:	9306      	str	r3, [sp, #24]
 8006166:	eba3 0309 	sub.w	r3, r3, r9
 800616a:	455b      	cmp	r3, fp
 800616c:	dc31      	bgt.n	80061d2 <_printf_float+0x36e>
 800616e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006170:	459a      	cmp	sl, r3
 8006172:	dc3a      	bgt.n	80061ea <_printf_float+0x386>
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	07da      	lsls	r2, r3, #31
 8006178:	d437      	bmi.n	80061ea <_printf_float+0x386>
 800617a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800617c:	ebaa 0903 	sub.w	r9, sl, r3
 8006180:	9b06      	ldr	r3, [sp, #24]
 8006182:	ebaa 0303 	sub.w	r3, sl, r3
 8006186:	4599      	cmp	r9, r3
 8006188:	bfa8      	it	ge
 800618a:	4699      	movge	r9, r3
 800618c:	f1b9 0f00 	cmp.w	r9, #0
 8006190:	dc33      	bgt.n	80061fa <_printf_float+0x396>
 8006192:	f04f 0800 	mov.w	r8, #0
 8006196:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800619a:	f104 0b1a 	add.w	fp, r4, #26
 800619e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061a0:	ebaa 0303 	sub.w	r3, sl, r3
 80061a4:	eba3 0309 	sub.w	r3, r3, r9
 80061a8:	4543      	cmp	r3, r8
 80061aa:	f77f af79 	ble.w	80060a0 <_printf_float+0x23c>
 80061ae:	2301      	movs	r3, #1
 80061b0:	465a      	mov	r2, fp
 80061b2:	4631      	mov	r1, r6
 80061b4:	4628      	mov	r0, r5
 80061b6:	47b8      	blx	r7
 80061b8:	3001      	adds	r0, #1
 80061ba:	f43f aeae 	beq.w	8005f1a <_printf_float+0xb6>
 80061be:	f108 0801 	add.w	r8, r8, #1
 80061c2:	e7ec      	b.n	800619e <_printf_float+0x33a>
 80061c4:	4642      	mov	r2, r8
 80061c6:	4631      	mov	r1, r6
 80061c8:	4628      	mov	r0, r5
 80061ca:	47b8      	blx	r7
 80061cc:	3001      	adds	r0, #1
 80061ce:	d1c2      	bne.n	8006156 <_printf_float+0x2f2>
 80061d0:	e6a3      	b.n	8005f1a <_printf_float+0xb6>
 80061d2:	2301      	movs	r3, #1
 80061d4:	4631      	mov	r1, r6
 80061d6:	4628      	mov	r0, r5
 80061d8:	9206      	str	r2, [sp, #24]
 80061da:	47b8      	blx	r7
 80061dc:	3001      	adds	r0, #1
 80061de:	f43f ae9c 	beq.w	8005f1a <_printf_float+0xb6>
 80061e2:	9a06      	ldr	r2, [sp, #24]
 80061e4:	f10b 0b01 	add.w	fp, fp, #1
 80061e8:	e7bb      	b.n	8006162 <_printf_float+0x2fe>
 80061ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	47b8      	blx	r7
 80061f4:	3001      	adds	r0, #1
 80061f6:	d1c0      	bne.n	800617a <_printf_float+0x316>
 80061f8:	e68f      	b.n	8005f1a <_printf_float+0xb6>
 80061fa:	9a06      	ldr	r2, [sp, #24]
 80061fc:	464b      	mov	r3, r9
 80061fe:	4442      	add	r2, r8
 8006200:	4631      	mov	r1, r6
 8006202:	4628      	mov	r0, r5
 8006204:	47b8      	blx	r7
 8006206:	3001      	adds	r0, #1
 8006208:	d1c3      	bne.n	8006192 <_printf_float+0x32e>
 800620a:	e686      	b.n	8005f1a <_printf_float+0xb6>
 800620c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006210:	f1ba 0f01 	cmp.w	sl, #1
 8006214:	dc01      	bgt.n	800621a <_printf_float+0x3b6>
 8006216:	07db      	lsls	r3, r3, #31
 8006218:	d536      	bpl.n	8006288 <_printf_float+0x424>
 800621a:	2301      	movs	r3, #1
 800621c:	4642      	mov	r2, r8
 800621e:	4631      	mov	r1, r6
 8006220:	4628      	mov	r0, r5
 8006222:	47b8      	blx	r7
 8006224:	3001      	adds	r0, #1
 8006226:	f43f ae78 	beq.w	8005f1a <_printf_float+0xb6>
 800622a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800622e:	4631      	mov	r1, r6
 8006230:	4628      	mov	r0, r5
 8006232:	47b8      	blx	r7
 8006234:	3001      	adds	r0, #1
 8006236:	f43f ae70 	beq.w	8005f1a <_printf_float+0xb6>
 800623a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800623e:	2200      	movs	r2, #0
 8006240:	2300      	movs	r3, #0
 8006242:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006246:	f7fa fc5f 	bl	8000b08 <__aeabi_dcmpeq>
 800624a:	b9c0      	cbnz	r0, 800627e <_printf_float+0x41a>
 800624c:	4653      	mov	r3, sl
 800624e:	f108 0201 	add.w	r2, r8, #1
 8006252:	4631      	mov	r1, r6
 8006254:	4628      	mov	r0, r5
 8006256:	47b8      	blx	r7
 8006258:	3001      	adds	r0, #1
 800625a:	d10c      	bne.n	8006276 <_printf_float+0x412>
 800625c:	e65d      	b.n	8005f1a <_printf_float+0xb6>
 800625e:	2301      	movs	r3, #1
 8006260:	465a      	mov	r2, fp
 8006262:	4631      	mov	r1, r6
 8006264:	4628      	mov	r0, r5
 8006266:	47b8      	blx	r7
 8006268:	3001      	adds	r0, #1
 800626a:	f43f ae56 	beq.w	8005f1a <_printf_float+0xb6>
 800626e:	f108 0801 	add.w	r8, r8, #1
 8006272:	45d0      	cmp	r8, sl
 8006274:	dbf3      	blt.n	800625e <_printf_float+0x3fa>
 8006276:	464b      	mov	r3, r9
 8006278:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800627c:	e6df      	b.n	800603e <_printf_float+0x1da>
 800627e:	f04f 0800 	mov.w	r8, #0
 8006282:	f104 0b1a 	add.w	fp, r4, #26
 8006286:	e7f4      	b.n	8006272 <_printf_float+0x40e>
 8006288:	2301      	movs	r3, #1
 800628a:	4642      	mov	r2, r8
 800628c:	e7e1      	b.n	8006252 <_printf_float+0x3ee>
 800628e:	2301      	movs	r3, #1
 8006290:	464a      	mov	r2, r9
 8006292:	4631      	mov	r1, r6
 8006294:	4628      	mov	r0, r5
 8006296:	47b8      	blx	r7
 8006298:	3001      	adds	r0, #1
 800629a:	f43f ae3e 	beq.w	8005f1a <_printf_float+0xb6>
 800629e:	f108 0801 	add.w	r8, r8, #1
 80062a2:	68e3      	ldr	r3, [r4, #12]
 80062a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062a6:	1a5b      	subs	r3, r3, r1
 80062a8:	4543      	cmp	r3, r8
 80062aa:	dcf0      	bgt.n	800628e <_printf_float+0x42a>
 80062ac:	e6fc      	b.n	80060a8 <_printf_float+0x244>
 80062ae:	f04f 0800 	mov.w	r8, #0
 80062b2:	f104 0919 	add.w	r9, r4, #25
 80062b6:	e7f4      	b.n	80062a2 <_printf_float+0x43e>

080062b8 <_printf_common>:
 80062b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062bc:	4616      	mov	r6, r2
 80062be:	4698      	mov	r8, r3
 80062c0:	688a      	ldr	r2, [r1, #8]
 80062c2:	690b      	ldr	r3, [r1, #16]
 80062c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062c8:	4293      	cmp	r3, r2
 80062ca:	bfb8      	it	lt
 80062cc:	4613      	movlt	r3, r2
 80062ce:	6033      	str	r3, [r6, #0]
 80062d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062d4:	4607      	mov	r7, r0
 80062d6:	460c      	mov	r4, r1
 80062d8:	b10a      	cbz	r2, 80062de <_printf_common+0x26>
 80062da:	3301      	adds	r3, #1
 80062dc:	6033      	str	r3, [r6, #0]
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	0699      	lsls	r1, r3, #26
 80062e2:	bf42      	ittt	mi
 80062e4:	6833      	ldrmi	r3, [r6, #0]
 80062e6:	3302      	addmi	r3, #2
 80062e8:	6033      	strmi	r3, [r6, #0]
 80062ea:	6825      	ldr	r5, [r4, #0]
 80062ec:	f015 0506 	ands.w	r5, r5, #6
 80062f0:	d106      	bne.n	8006300 <_printf_common+0x48>
 80062f2:	f104 0a19 	add.w	sl, r4, #25
 80062f6:	68e3      	ldr	r3, [r4, #12]
 80062f8:	6832      	ldr	r2, [r6, #0]
 80062fa:	1a9b      	subs	r3, r3, r2
 80062fc:	42ab      	cmp	r3, r5
 80062fe:	dc26      	bgt.n	800634e <_printf_common+0x96>
 8006300:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006304:	6822      	ldr	r2, [r4, #0]
 8006306:	3b00      	subs	r3, #0
 8006308:	bf18      	it	ne
 800630a:	2301      	movne	r3, #1
 800630c:	0692      	lsls	r2, r2, #26
 800630e:	d42b      	bmi.n	8006368 <_printf_common+0xb0>
 8006310:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006314:	4641      	mov	r1, r8
 8006316:	4638      	mov	r0, r7
 8006318:	47c8      	blx	r9
 800631a:	3001      	adds	r0, #1
 800631c:	d01e      	beq.n	800635c <_printf_common+0xa4>
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	6922      	ldr	r2, [r4, #16]
 8006322:	f003 0306 	and.w	r3, r3, #6
 8006326:	2b04      	cmp	r3, #4
 8006328:	bf02      	ittt	eq
 800632a:	68e5      	ldreq	r5, [r4, #12]
 800632c:	6833      	ldreq	r3, [r6, #0]
 800632e:	1aed      	subeq	r5, r5, r3
 8006330:	68a3      	ldr	r3, [r4, #8]
 8006332:	bf0c      	ite	eq
 8006334:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006338:	2500      	movne	r5, #0
 800633a:	4293      	cmp	r3, r2
 800633c:	bfc4      	itt	gt
 800633e:	1a9b      	subgt	r3, r3, r2
 8006340:	18ed      	addgt	r5, r5, r3
 8006342:	2600      	movs	r6, #0
 8006344:	341a      	adds	r4, #26
 8006346:	42b5      	cmp	r5, r6
 8006348:	d11a      	bne.n	8006380 <_printf_common+0xc8>
 800634a:	2000      	movs	r0, #0
 800634c:	e008      	b.n	8006360 <_printf_common+0xa8>
 800634e:	2301      	movs	r3, #1
 8006350:	4652      	mov	r2, sl
 8006352:	4641      	mov	r1, r8
 8006354:	4638      	mov	r0, r7
 8006356:	47c8      	blx	r9
 8006358:	3001      	adds	r0, #1
 800635a:	d103      	bne.n	8006364 <_printf_common+0xac>
 800635c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006364:	3501      	adds	r5, #1
 8006366:	e7c6      	b.n	80062f6 <_printf_common+0x3e>
 8006368:	18e1      	adds	r1, r4, r3
 800636a:	1c5a      	adds	r2, r3, #1
 800636c:	2030      	movs	r0, #48	@ 0x30
 800636e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006372:	4422      	add	r2, r4
 8006374:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006378:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800637c:	3302      	adds	r3, #2
 800637e:	e7c7      	b.n	8006310 <_printf_common+0x58>
 8006380:	2301      	movs	r3, #1
 8006382:	4622      	mov	r2, r4
 8006384:	4641      	mov	r1, r8
 8006386:	4638      	mov	r0, r7
 8006388:	47c8      	blx	r9
 800638a:	3001      	adds	r0, #1
 800638c:	d0e6      	beq.n	800635c <_printf_common+0xa4>
 800638e:	3601      	adds	r6, #1
 8006390:	e7d9      	b.n	8006346 <_printf_common+0x8e>
	...

08006394 <_printf_i>:
 8006394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006398:	7e0f      	ldrb	r7, [r1, #24]
 800639a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800639c:	2f78      	cmp	r7, #120	@ 0x78
 800639e:	4691      	mov	r9, r2
 80063a0:	4680      	mov	r8, r0
 80063a2:	460c      	mov	r4, r1
 80063a4:	469a      	mov	sl, r3
 80063a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063aa:	d807      	bhi.n	80063bc <_printf_i+0x28>
 80063ac:	2f62      	cmp	r7, #98	@ 0x62
 80063ae:	d80a      	bhi.n	80063c6 <_printf_i+0x32>
 80063b0:	2f00      	cmp	r7, #0
 80063b2:	f000 80d2 	beq.w	800655a <_printf_i+0x1c6>
 80063b6:	2f58      	cmp	r7, #88	@ 0x58
 80063b8:	f000 80b9 	beq.w	800652e <_printf_i+0x19a>
 80063bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063c4:	e03a      	b.n	800643c <_printf_i+0xa8>
 80063c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063ca:	2b15      	cmp	r3, #21
 80063cc:	d8f6      	bhi.n	80063bc <_printf_i+0x28>
 80063ce:	a101      	add	r1, pc, #4	@ (adr r1, 80063d4 <_printf_i+0x40>)
 80063d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063d4:	0800642d 	.word	0x0800642d
 80063d8:	08006441 	.word	0x08006441
 80063dc:	080063bd 	.word	0x080063bd
 80063e0:	080063bd 	.word	0x080063bd
 80063e4:	080063bd 	.word	0x080063bd
 80063e8:	080063bd 	.word	0x080063bd
 80063ec:	08006441 	.word	0x08006441
 80063f0:	080063bd 	.word	0x080063bd
 80063f4:	080063bd 	.word	0x080063bd
 80063f8:	080063bd 	.word	0x080063bd
 80063fc:	080063bd 	.word	0x080063bd
 8006400:	08006541 	.word	0x08006541
 8006404:	0800646b 	.word	0x0800646b
 8006408:	080064fb 	.word	0x080064fb
 800640c:	080063bd 	.word	0x080063bd
 8006410:	080063bd 	.word	0x080063bd
 8006414:	08006563 	.word	0x08006563
 8006418:	080063bd 	.word	0x080063bd
 800641c:	0800646b 	.word	0x0800646b
 8006420:	080063bd 	.word	0x080063bd
 8006424:	080063bd 	.word	0x080063bd
 8006428:	08006503 	.word	0x08006503
 800642c:	6833      	ldr	r3, [r6, #0]
 800642e:	1d1a      	adds	r2, r3, #4
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	6032      	str	r2, [r6, #0]
 8006434:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006438:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800643c:	2301      	movs	r3, #1
 800643e:	e09d      	b.n	800657c <_printf_i+0x1e8>
 8006440:	6833      	ldr	r3, [r6, #0]
 8006442:	6820      	ldr	r0, [r4, #0]
 8006444:	1d19      	adds	r1, r3, #4
 8006446:	6031      	str	r1, [r6, #0]
 8006448:	0606      	lsls	r6, r0, #24
 800644a:	d501      	bpl.n	8006450 <_printf_i+0xbc>
 800644c:	681d      	ldr	r5, [r3, #0]
 800644e:	e003      	b.n	8006458 <_printf_i+0xc4>
 8006450:	0645      	lsls	r5, r0, #25
 8006452:	d5fb      	bpl.n	800644c <_printf_i+0xb8>
 8006454:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006458:	2d00      	cmp	r5, #0
 800645a:	da03      	bge.n	8006464 <_printf_i+0xd0>
 800645c:	232d      	movs	r3, #45	@ 0x2d
 800645e:	426d      	negs	r5, r5
 8006460:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006464:	4859      	ldr	r0, [pc, #356]	@ (80065cc <_printf_i+0x238>)
 8006466:	230a      	movs	r3, #10
 8006468:	e011      	b.n	800648e <_printf_i+0xfa>
 800646a:	6821      	ldr	r1, [r4, #0]
 800646c:	6833      	ldr	r3, [r6, #0]
 800646e:	0608      	lsls	r0, r1, #24
 8006470:	f853 5b04 	ldr.w	r5, [r3], #4
 8006474:	d402      	bmi.n	800647c <_printf_i+0xe8>
 8006476:	0649      	lsls	r1, r1, #25
 8006478:	bf48      	it	mi
 800647a:	b2ad      	uxthmi	r5, r5
 800647c:	2f6f      	cmp	r7, #111	@ 0x6f
 800647e:	4853      	ldr	r0, [pc, #332]	@ (80065cc <_printf_i+0x238>)
 8006480:	6033      	str	r3, [r6, #0]
 8006482:	bf14      	ite	ne
 8006484:	230a      	movne	r3, #10
 8006486:	2308      	moveq	r3, #8
 8006488:	2100      	movs	r1, #0
 800648a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800648e:	6866      	ldr	r6, [r4, #4]
 8006490:	60a6      	str	r6, [r4, #8]
 8006492:	2e00      	cmp	r6, #0
 8006494:	bfa2      	ittt	ge
 8006496:	6821      	ldrge	r1, [r4, #0]
 8006498:	f021 0104 	bicge.w	r1, r1, #4
 800649c:	6021      	strge	r1, [r4, #0]
 800649e:	b90d      	cbnz	r5, 80064a4 <_printf_i+0x110>
 80064a0:	2e00      	cmp	r6, #0
 80064a2:	d04b      	beq.n	800653c <_printf_i+0x1a8>
 80064a4:	4616      	mov	r6, r2
 80064a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80064aa:	fb03 5711 	mls	r7, r3, r1, r5
 80064ae:	5dc7      	ldrb	r7, [r0, r7]
 80064b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064b4:	462f      	mov	r7, r5
 80064b6:	42bb      	cmp	r3, r7
 80064b8:	460d      	mov	r5, r1
 80064ba:	d9f4      	bls.n	80064a6 <_printf_i+0x112>
 80064bc:	2b08      	cmp	r3, #8
 80064be:	d10b      	bne.n	80064d8 <_printf_i+0x144>
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	07df      	lsls	r7, r3, #31
 80064c4:	d508      	bpl.n	80064d8 <_printf_i+0x144>
 80064c6:	6923      	ldr	r3, [r4, #16]
 80064c8:	6861      	ldr	r1, [r4, #4]
 80064ca:	4299      	cmp	r1, r3
 80064cc:	bfde      	ittt	le
 80064ce:	2330      	movle	r3, #48	@ 0x30
 80064d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064d4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80064d8:	1b92      	subs	r2, r2, r6
 80064da:	6122      	str	r2, [r4, #16]
 80064dc:	f8cd a000 	str.w	sl, [sp]
 80064e0:	464b      	mov	r3, r9
 80064e2:	aa03      	add	r2, sp, #12
 80064e4:	4621      	mov	r1, r4
 80064e6:	4640      	mov	r0, r8
 80064e8:	f7ff fee6 	bl	80062b8 <_printf_common>
 80064ec:	3001      	adds	r0, #1
 80064ee:	d14a      	bne.n	8006586 <_printf_i+0x1f2>
 80064f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80064f4:	b004      	add	sp, #16
 80064f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	f043 0320 	orr.w	r3, r3, #32
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	4833      	ldr	r0, [pc, #204]	@ (80065d0 <_printf_i+0x23c>)
 8006504:	2778      	movs	r7, #120	@ 0x78
 8006506:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800650a:	6823      	ldr	r3, [r4, #0]
 800650c:	6831      	ldr	r1, [r6, #0]
 800650e:	061f      	lsls	r7, r3, #24
 8006510:	f851 5b04 	ldr.w	r5, [r1], #4
 8006514:	d402      	bmi.n	800651c <_printf_i+0x188>
 8006516:	065f      	lsls	r7, r3, #25
 8006518:	bf48      	it	mi
 800651a:	b2ad      	uxthmi	r5, r5
 800651c:	6031      	str	r1, [r6, #0]
 800651e:	07d9      	lsls	r1, r3, #31
 8006520:	bf44      	itt	mi
 8006522:	f043 0320 	orrmi.w	r3, r3, #32
 8006526:	6023      	strmi	r3, [r4, #0]
 8006528:	b11d      	cbz	r5, 8006532 <_printf_i+0x19e>
 800652a:	2310      	movs	r3, #16
 800652c:	e7ac      	b.n	8006488 <_printf_i+0xf4>
 800652e:	4827      	ldr	r0, [pc, #156]	@ (80065cc <_printf_i+0x238>)
 8006530:	e7e9      	b.n	8006506 <_printf_i+0x172>
 8006532:	6823      	ldr	r3, [r4, #0]
 8006534:	f023 0320 	bic.w	r3, r3, #32
 8006538:	6023      	str	r3, [r4, #0]
 800653a:	e7f6      	b.n	800652a <_printf_i+0x196>
 800653c:	4616      	mov	r6, r2
 800653e:	e7bd      	b.n	80064bc <_printf_i+0x128>
 8006540:	6833      	ldr	r3, [r6, #0]
 8006542:	6825      	ldr	r5, [r4, #0]
 8006544:	6961      	ldr	r1, [r4, #20]
 8006546:	1d18      	adds	r0, r3, #4
 8006548:	6030      	str	r0, [r6, #0]
 800654a:	062e      	lsls	r6, r5, #24
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	d501      	bpl.n	8006554 <_printf_i+0x1c0>
 8006550:	6019      	str	r1, [r3, #0]
 8006552:	e002      	b.n	800655a <_printf_i+0x1c6>
 8006554:	0668      	lsls	r0, r5, #25
 8006556:	d5fb      	bpl.n	8006550 <_printf_i+0x1bc>
 8006558:	8019      	strh	r1, [r3, #0]
 800655a:	2300      	movs	r3, #0
 800655c:	6123      	str	r3, [r4, #16]
 800655e:	4616      	mov	r6, r2
 8006560:	e7bc      	b.n	80064dc <_printf_i+0x148>
 8006562:	6833      	ldr	r3, [r6, #0]
 8006564:	1d1a      	adds	r2, r3, #4
 8006566:	6032      	str	r2, [r6, #0]
 8006568:	681e      	ldr	r6, [r3, #0]
 800656a:	6862      	ldr	r2, [r4, #4]
 800656c:	2100      	movs	r1, #0
 800656e:	4630      	mov	r0, r6
 8006570:	f7f9 fe4e 	bl	8000210 <memchr>
 8006574:	b108      	cbz	r0, 800657a <_printf_i+0x1e6>
 8006576:	1b80      	subs	r0, r0, r6
 8006578:	6060      	str	r0, [r4, #4]
 800657a:	6863      	ldr	r3, [r4, #4]
 800657c:	6123      	str	r3, [r4, #16]
 800657e:	2300      	movs	r3, #0
 8006580:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006584:	e7aa      	b.n	80064dc <_printf_i+0x148>
 8006586:	6923      	ldr	r3, [r4, #16]
 8006588:	4632      	mov	r2, r6
 800658a:	4649      	mov	r1, r9
 800658c:	4640      	mov	r0, r8
 800658e:	47d0      	blx	sl
 8006590:	3001      	adds	r0, #1
 8006592:	d0ad      	beq.n	80064f0 <_printf_i+0x15c>
 8006594:	6823      	ldr	r3, [r4, #0]
 8006596:	079b      	lsls	r3, r3, #30
 8006598:	d413      	bmi.n	80065c2 <_printf_i+0x22e>
 800659a:	68e0      	ldr	r0, [r4, #12]
 800659c:	9b03      	ldr	r3, [sp, #12]
 800659e:	4298      	cmp	r0, r3
 80065a0:	bfb8      	it	lt
 80065a2:	4618      	movlt	r0, r3
 80065a4:	e7a6      	b.n	80064f4 <_printf_i+0x160>
 80065a6:	2301      	movs	r3, #1
 80065a8:	4632      	mov	r2, r6
 80065aa:	4649      	mov	r1, r9
 80065ac:	4640      	mov	r0, r8
 80065ae:	47d0      	blx	sl
 80065b0:	3001      	adds	r0, #1
 80065b2:	d09d      	beq.n	80064f0 <_printf_i+0x15c>
 80065b4:	3501      	adds	r5, #1
 80065b6:	68e3      	ldr	r3, [r4, #12]
 80065b8:	9903      	ldr	r1, [sp, #12]
 80065ba:	1a5b      	subs	r3, r3, r1
 80065bc:	42ab      	cmp	r3, r5
 80065be:	dcf2      	bgt.n	80065a6 <_printf_i+0x212>
 80065c0:	e7eb      	b.n	800659a <_printf_i+0x206>
 80065c2:	2500      	movs	r5, #0
 80065c4:	f104 0619 	add.w	r6, r4, #25
 80065c8:	e7f5      	b.n	80065b6 <_printf_i+0x222>
 80065ca:	bf00      	nop
 80065cc:	0800b4e6 	.word	0x0800b4e6
 80065d0:	0800b4f7 	.word	0x0800b4f7

080065d4 <_scanf_float>:
 80065d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d8:	b087      	sub	sp, #28
 80065da:	4617      	mov	r7, r2
 80065dc:	9303      	str	r3, [sp, #12]
 80065de:	688b      	ldr	r3, [r1, #8]
 80065e0:	1e5a      	subs	r2, r3, #1
 80065e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80065e6:	bf81      	itttt	hi
 80065e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80065ec:	eb03 0b05 	addhi.w	fp, r3, r5
 80065f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80065f4:	608b      	strhi	r3, [r1, #8]
 80065f6:	680b      	ldr	r3, [r1, #0]
 80065f8:	460a      	mov	r2, r1
 80065fa:	f04f 0500 	mov.w	r5, #0
 80065fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006602:	f842 3b1c 	str.w	r3, [r2], #28
 8006606:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800660a:	4680      	mov	r8, r0
 800660c:	460c      	mov	r4, r1
 800660e:	bf98      	it	ls
 8006610:	f04f 0b00 	movls.w	fp, #0
 8006614:	9201      	str	r2, [sp, #4]
 8006616:	4616      	mov	r6, r2
 8006618:	46aa      	mov	sl, r5
 800661a:	46a9      	mov	r9, r5
 800661c:	9502      	str	r5, [sp, #8]
 800661e:	68a2      	ldr	r2, [r4, #8]
 8006620:	b152      	cbz	r2, 8006638 <_scanf_float+0x64>
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	2b4e      	cmp	r3, #78	@ 0x4e
 8006628:	d864      	bhi.n	80066f4 <_scanf_float+0x120>
 800662a:	2b40      	cmp	r3, #64	@ 0x40
 800662c:	d83c      	bhi.n	80066a8 <_scanf_float+0xd4>
 800662e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006632:	b2c8      	uxtb	r0, r1
 8006634:	280e      	cmp	r0, #14
 8006636:	d93a      	bls.n	80066ae <_scanf_float+0xda>
 8006638:	f1b9 0f00 	cmp.w	r9, #0
 800663c:	d003      	beq.n	8006646 <_scanf_float+0x72>
 800663e:	6823      	ldr	r3, [r4, #0]
 8006640:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800664a:	f1ba 0f01 	cmp.w	sl, #1
 800664e:	f200 8117 	bhi.w	8006880 <_scanf_float+0x2ac>
 8006652:	9b01      	ldr	r3, [sp, #4]
 8006654:	429e      	cmp	r6, r3
 8006656:	f200 8108 	bhi.w	800686a <_scanf_float+0x296>
 800665a:	2001      	movs	r0, #1
 800665c:	b007      	add	sp, #28
 800665e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006662:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006666:	2a0d      	cmp	r2, #13
 8006668:	d8e6      	bhi.n	8006638 <_scanf_float+0x64>
 800666a:	a101      	add	r1, pc, #4	@ (adr r1, 8006670 <_scanf_float+0x9c>)
 800666c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006670:	080067b7 	.word	0x080067b7
 8006674:	08006639 	.word	0x08006639
 8006678:	08006639 	.word	0x08006639
 800667c:	08006639 	.word	0x08006639
 8006680:	08006817 	.word	0x08006817
 8006684:	080067ef 	.word	0x080067ef
 8006688:	08006639 	.word	0x08006639
 800668c:	08006639 	.word	0x08006639
 8006690:	080067c5 	.word	0x080067c5
 8006694:	08006639 	.word	0x08006639
 8006698:	08006639 	.word	0x08006639
 800669c:	08006639 	.word	0x08006639
 80066a0:	08006639 	.word	0x08006639
 80066a4:	0800677d 	.word	0x0800677d
 80066a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80066ac:	e7db      	b.n	8006666 <_scanf_float+0x92>
 80066ae:	290e      	cmp	r1, #14
 80066b0:	d8c2      	bhi.n	8006638 <_scanf_float+0x64>
 80066b2:	a001      	add	r0, pc, #4	@ (adr r0, 80066b8 <_scanf_float+0xe4>)
 80066b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80066b8:	0800676d 	.word	0x0800676d
 80066bc:	08006639 	.word	0x08006639
 80066c0:	0800676d 	.word	0x0800676d
 80066c4:	08006803 	.word	0x08006803
 80066c8:	08006639 	.word	0x08006639
 80066cc:	08006715 	.word	0x08006715
 80066d0:	08006753 	.word	0x08006753
 80066d4:	08006753 	.word	0x08006753
 80066d8:	08006753 	.word	0x08006753
 80066dc:	08006753 	.word	0x08006753
 80066e0:	08006753 	.word	0x08006753
 80066e4:	08006753 	.word	0x08006753
 80066e8:	08006753 	.word	0x08006753
 80066ec:	08006753 	.word	0x08006753
 80066f0:	08006753 	.word	0x08006753
 80066f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80066f6:	d809      	bhi.n	800670c <_scanf_float+0x138>
 80066f8:	2b60      	cmp	r3, #96	@ 0x60
 80066fa:	d8b2      	bhi.n	8006662 <_scanf_float+0x8e>
 80066fc:	2b54      	cmp	r3, #84	@ 0x54
 80066fe:	d07b      	beq.n	80067f8 <_scanf_float+0x224>
 8006700:	2b59      	cmp	r3, #89	@ 0x59
 8006702:	d199      	bne.n	8006638 <_scanf_float+0x64>
 8006704:	2d07      	cmp	r5, #7
 8006706:	d197      	bne.n	8006638 <_scanf_float+0x64>
 8006708:	2508      	movs	r5, #8
 800670a:	e02c      	b.n	8006766 <_scanf_float+0x192>
 800670c:	2b74      	cmp	r3, #116	@ 0x74
 800670e:	d073      	beq.n	80067f8 <_scanf_float+0x224>
 8006710:	2b79      	cmp	r3, #121	@ 0x79
 8006712:	e7f6      	b.n	8006702 <_scanf_float+0x12e>
 8006714:	6821      	ldr	r1, [r4, #0]
 8006716:	05c8      	lsls	r0, r1, #23
 8006718:	d51b      	bpl.n	8006752 <_scanf_float+0x17e>
 800671a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800671e:	6021      	str	r1, [r4, #0]
 8006720:	f109 0901 	add.w	r9, r9, #1
 8006724:	f1bb 0f00 	cmp.w	fp, #0
 8006728:	d003      	beq.n	8006732 <_scanf_float+0x15e>
 800672a:	3201      	adds	r2, #1
 800672c:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8006730:	60a2      	str	r2, [r4, #8]
 8006732:	68a3      	ldr	r3, [r4, #8]
 8006734:	3b01      	subs	r3, #1
 8006736:	60a3      	str	r3, [r4, #8]
 8006738:	6923      	ldr	r3, [r4, #16]
 800673a:	3301      	adds	r3, #1
 800673c:	6123      	str	r3, [r4, #16]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	3b01      	subs	r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	607b      	str	r3, [r7, #4]
 8006746:	f340 8087 	ble.w	8006858 <_scanf_float+0x284>
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	3301      	adds	r3, #1
 800674e:	603b      	str	r3, [r7, #0]
 8006750:	e765      	b.n	800661e <_scanf_float+0x4a>
 8006752:	eb1a 0105 	adds.w	r1, sl, r5
 8006756:	f47f af6f 	bne.w	8006638 <_scanf_float+0x64>
 800675a:	6822      	ldr	r2, [r4, #0]
 800675c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006760:	6022      	str	r2, [r4, #0]
 8006762:	460d      	mov	r5, r1
 8006764:	468a      	mov	sl, r1
 8006766:	f806 3b01 	strb.w	r3, [r6], #1
 800676a:	e7e2      	b.n	8006732 <_scanf_float+0x15e>
 800676c:	6822      	ldr	r2, [r4, #0]
 800676e:	0610      	lsls	r0, r2, #24
 8006770:	f57f af62 	bpl.w	8006638 <_scanf_float+0x64>
 8006774:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006778:	6022      	str	r2, [r4, #0]
 800677a:	e7f4      	b.n	8006766 <_scanf_float+0x192>
 800677c:	f1ba 0f00 	cmp.w	sl, #0
 8006780:	d10e      	bne.n	80067a0 <_scanf_float+0x1cc>
 8006782:	f1b9 0f00 	cmp.w	r9, #0
 8006786:	d10e      	bne.n	80067a6 <_scanf_float+0x1d2>
 8006788:	6822      	ldr	r2, [r4, #0]
 800678a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800678e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006792:	d108      	bne.n	80067a6 <_scanf_float+0x1d2>
 8006794:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006798:	6022      	str	r2, [r4, #0]
 800679a:	f04f 0a01 	mov.w	sl, #1
 800679e:	e7e2      	b.n	8006766 <_scanf_float+0x192>
 80067a0:	f1ba 0f02 	cmp.w	sl, #2
 80067a4:	d055      	beq.n	8006852 <_scanf_float+0x27e>
 80067a6:	2d01      	cmp	r5, #1
 80067a8:	d002      	beq.n	80067b0 <_scanf_float+0x1dc>
 80067aa:	2d04      	cmp	r5, #4
 80067ac:	f47f af44 	bne.w	8006638 <_scanf_float+0x64>
 80067b0:	3501      	adds	r5, #1
 80067b2:	b2ed      	uxtb	r5, r5
 80067b4:	e7d7      	b.n	8006766 <_scanf_float+0x192>
 80067b6:	f1ba 0f01 	cmp.w	sl, #1
 80067ba:	f47f af3d 	bne.w	8006638 <_scanf_float+0x64>
 80067be:	f04f 0a02 	mov.w	sl, #2
 80067c2:	e7d0      	b.n	8006766 <_scanf_float+0x192>
 80067c4:	b97d      	cbnz	r5, 80067e6 <_scanf_float+0x212>
 80067c6:	f1b9 0f00 	cmp.w	r9, #0
 80067ca:	f47f af38 	bne.w	800663e <_scanf_float+0x6a>
 80067ce:	6822      	ldr	r2, [r4, #0]
 80067d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80067d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80067d8:	f040 8108 	bne.w	80069ec <_scanf_float+0x418>
 80067dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80067e0:	6022      	str	r2, [r4, #0]
 80067e2:	2501      	movs	r5, #1
 80067e4:	e7bf      	b.n	8006766 <_scanf_float+0x192>
 80067e6:	2d03      	cmp	r5, #3
 80067e8:	d0e2      	beq.n	80067b0 <_scanf_float+0x1dc>
 80067ea:	2d05      	cmp	r5, #5
 80067ec:	e7de      	b.n	80067ac <_scanf_float+0x1d8>
 80067ee:	2d02      	cmp	r5, #2
 80067f0:	f47f af22 	bne.w	8006638 <_scanf_float+0x64>
 80067f4:	2503      	movs	r5, #3
 80067f6:	e7b6      	b.n	8006766 <_scanf_float+0x192>
 80067f8:	2d06      	cmp	r5, #6
 80067fa:	f47f af1d 	bne.w	8006638 <_scanf_float+0x64>
 80067fe:	2507      	movs	r5, #7
 8006800:	e7b1      	b.n	8006766 <_scanf_float+0x192>
 8006802:	6822      	ldr	r2, [r4, #0]
 8006804:	0591      	lsls	r1, r2, #22
 8006806:	f57f af17 	bpl.w	8006638 <_scanf_float+0x64>
 800680a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800680e:	6022      	str	r2, [r4, #0]
 8006810:	f8cd 9008 	str.w	r9, [sp, #8]
 8006814:	e7a7      	b.n	8006766 <_scanf_float+0x192>
 8006816:	6822      	ldr	r2, [r4, #0]
 8006818:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800681c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006820:	d006      	beq.n	8006830 <_scanf_float+0x25c>
 8006822:	0550      	lsls	r0, r2, #21
 8006824:	f57f af08 	bpl.w	8006638 <_scanf_float+0x64>
 8006828:	f1b9 0f00 	cmp.w	r9, #0
 800682c:	f000 80de 	beq.w	80069ec <_scanf_float+0x418>
 8006830:	0591      	lsls	r1, r2, #22
 8006832:	bf58      	it	pl
 8006834:	9902      	ldrpl	r1, [sp, #8]
 8006836:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800683a:	bf58      	it	pl
 800683c:	eba9 0101 	subpl.w	r1, r9, r1
 8006840:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006844:	bf58      	it	pl
 8006846:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800684a:	6022      	str	r2, [r4, #0]
 800684c:	f04f 0900 	mov.w	r9, #0
 8006850:	e789      	b.n	8006766 <_scanf_float+0x192>
 8006852:	f04f 0a03 	mov.w	sl, #3
 8006856:	e786      	b.n	8006766 <_scanf_float+0x192>
 8006858:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800685c:	4639      	mov	r1, r7
 800685e:	4640      	mov	r0, r8
 8006860:	4798      	blx	r3
 8006862:	2800      	cmp	r0, #0
 8006864:	f43f aedb 	beq.w	800661e <_scanf_float+0x4a>
 8006868:	e6e6      	b.n	8006638 <_scanf_float+0x64>
 800686a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800686e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006872:	463a      	mov	r2, r7
 8006874:	4640      	mov	r0, r8
 8006876:	4798      	blx	r3
 8006878:	6923      	ldr	r3, [r4, #16]
 800687a:	3b01      	subs	r3, #1
 800687c:	6123      	str	r3, [r4, #16]
 800687e:	e6e8      	b.n	8006652 <_scanf_float+0x7e>
 8006880:	1e6b      	subs	r3, r5, #1
 8006882:	2b06      	cmp	r3, #6
 8006884:	d824      	bhi.n	80068d0 <_scanf_float+0x2fc>
 8006886:	2d02      	cmp	r5, #2
 8006888:	d836      	bhi.n	80068f8 <_scanf_float+0x324>
 800688a:	9b01      	ldr	r3, [sp, #4]
 800688c:	429e      	cmp	r6, r3
 800688e:	f67f aee4 	bls.w	800665a <_scanf_float+0x86>
 8006892:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006896:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800689a:	463a      	mov	r2, r7
 800689c:	4640      	mov	r0, r8
 800689e:	4798      	blx	r3
 80068a0:	6923      	ldr	r3, [r4, #16]
 80068a2:	3b01      	subs	r3, #1
 80068a4:	6123      	str	r3, [r4, #16]
 80068a6:	e7f0      	b.n	800688a <_scanf_float+0x2b6>
 80068a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068ac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80068b0:	463a      	mov	r2, r7
 80068b2:	4640      	mov	r0, r8
 80068b4:	4798      	blx	r3
 80068b6:	6923      	ldr	r3, [r4, #16]
 80068b8:	3b01      	subs	r3, #1
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80068c0:	fa5f fa8a 	uxtb.w	sl, sl
 80068c4:	f1ba 0f02 	cmp.w	sl, #2
 80068c8:	d1ee      	bne.n	80068a8 <_scanf_float+0x2d4>
 80068ca:	3d03      	subs	r5, #3
 80068cc:	b2ed      	uxtb	r5, r5
 80068ce:	1b76      	subs	r6, r6, r5
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	05da      	lsls	r2, r3, #23
 80068d4:	d530      	bpl.n	8006938 <_scanf_float+0x364>
 80068d6:	055b      	lsls	r3, r3, #21
 80068d8:	d511      	bpl.n	80068fe <_scanf_float+0x32a>
 80068da:	9b01      	ldr	r3, [sp, #4]
 80068dc:	429e      	cmp	r6, r3
 80068de:	f67f aebc 	bls.w	800665a <_scanf_float+0x86>
 80068e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068ea:	463a      	mov	r2, r7
 80068ec:	4640      	mov	r0, r8
 80068ee:	4798      	blx	r3
 80068f0:	6923      	ldr	r3, [r4, #16]
 80068f2:	3b01      	subs	r3, #1
 80068f4:	6123      	str	r3, [r4, #16]
 80068f6:	e7f0      	b.n	80068da <_scanf_float+0x306>
 80068f8:	46aa      	mov	sl, r5
 80068fa:	46b3      	mov	fp, r6
 80068fc:	e7de      	b.n	80068bc <_scanf_float+0x2e8>
 80068fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006902:	6923      	ldr	r3, [r4, #16]
 8006904:	2965      	cmp	r1, #101	@ 0x65
 8006906:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800690a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800690e:	6123      	str	r3, [r4, #16]
 8006910:	d00c      	beq.n	800692c <_scanf_float+0x358>
 8006912:	2945      	cmp	r1, #69	@ 0x45
 8006914:	d00a      	beq.n	800692c <_scanf_float+0x358>
 8006916:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800691a:	463a      	mov	r2, r7
 800691c:	4640      	mov	r0, r8
 800691e:	4798      	blx	r3
 8006920:	6923      	ldr	r3, [r4, #16]
 8006922:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006926:	3b01      	subs	r3, #1
 8006928:	1eb5      	subs	r5, r6, #2
 800692a:	6123      	str	r3, [r4, #16]
 800692c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006930:	463a      	mov	r2, r7
 8006932:	4640      	mov	r0, r8
 8006934:	4798      	blx	r3
 8006936:	462e      	mov	r6, r5
 8006938:	6822      	ldr	r2, [r4, #0]
 800693a:	f012 0210 	ands.w	r2, r2, #16
 800693e:	d001      	beq.n	8006944 <_scanf_float+0x370>
 8006940:	2000      	movs	r0, #0
 8006942:	e68b      	b.n	800665c <_scanf_float+0x88>
 8006944:	7032      	strb	r2, [r6, #0]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800694c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006950:	d11c      	bne.n	800698c <_scanf_float+0x3b8>
 8006952:	9b02      	ldr	r3, [sp, #8]
 8006954:	454b      	cmp	r3, r9
 8006956:	eba3 0209 	sub.w	r2, r3, r9
 800695a:	d123      	bne.n	80069a4 <_scanf_float+0x3d0>
 800695c:	9901      	ldr	r1, [sp, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	4640      	mov	r0, r8
 8006962:	f002 fc09 	bl	8009178 <_strtod_r>
 8006966:	9b03      	ldr	r3, [sp, #12]
 8006968:	6821      	ldr	r1, [r4, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f011 0f02 	tst.w	r1, #2
 8006970:	ec57 6b10 	vmov	r6, r7, d0
 8006974:	f103 0204 	add.w	r2, r3, #4
 8006978:	d01f      	beq.n	80069ba <_scanf_float+0x3e6>
 800697a:	9903      	ldr	r1, [sp, #12]
 800697c:	600a      	str	r2, [r1, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	e9c3 6700 	strd	r6, r7, [r3]
 8006984:	68e3      	ldr	r3, [r4, #12]
 8006986:	3301      	adds	r3, #1
 8006988:	60e3      	str	r3, [r4, #12]
 800698a:	e7d9      	b.n	8006940 <_scanf_float+0x36c>
 800698c:	9b04      	ldr	r3, [sp, #16]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d0e4      	beq.n	800695c <_scanf_float+0x388>
 8006992:	9905      	ldr	r1, [sp, #20]
 8006994:	230a      	movs	r3, #10
 8006996:	3101      	adds	r1, #1
 8006998:	4640      	mov	r0, r8
 800699a:	f002 fc6d 	bl	8009278 <_strtol_r>
 800699e:	9b04      	ldr	r3, [sp, #16]
 80069a0:	9e05      	ldr	r6, [sp, #20]
 80069a2:	1ac2      	subs	r2, r0, r3
 80069a4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80069a8:	429e      	cmp	r6, r3
 80069aa:	bf28      	it	cs
 80069ac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80069b0:	4910      	ldr	r1, [pc, #64]	@ (80069f4 <_scanf_float+0x420>)
 80069b2:	4630      	mov	r0, r6
 80069b4:	f000 f8f6 	bl	8006ba4 <siprintf>
 80069b8:	e7d0      	b.n	800695c <_scanf_float+0x388>
 80069ba:	f011 0f04 	tst.w	r1, #4
 80069be:	9903      	ldr	r1, [sp, #12]
 80069c0:	600a      	str	r2, [r1, #0]
 80069c2:	d1dc      	bne.n	800697e <_scanf_float+0x3aa>
 80069c4:	681d      	ldr	r5, [r3, #0]
 80069c6:	4632      	mov	r2, r6
 80069c8:	463b      	mov	r3, r7
 80069ca:	4630      	mov	r0, r6
 80069cc:	4639      	mov	r1, r7
 80069ce:	f7fa f8cd 	bl	8000b6c <__aeabi_dcmpun>
 80069d2:	b128      	cbz	r0, 80069e0 <_scanf_float+0x40c>
 80069d4:	4808      	ldr	r0, [pc, #32]	@ (80069f8 <_scanf_float+0x424>)
 80069d6:	f000 f9c9 	bl	8006d6c <nanf>
 80069da:	ed85 0a00 	vstr	s0, [r5]
 80069de:	e7d1      	b.n	8006984 <_scanf_float+0x3b0>
 80069e0:	4630      	mov	r0, r6
 80069e2:	4639      	mov	r1, r7
 80069e4:	f7fa f920 	bl	8000c28 <__aeabi_d2f>
 80069e8:	6028      	str	r0, [r5, #0]
 80069ea:	e7cb      	b.n	8006984 <_scanf_float+0x3b0>
 80069ec:	f04f 0900 	mov.w	r9, #0
 80069f0:	e629      	b.n	8006646 <_scanf_float+0x72>
 80069f2:	bf00      	nop
 80069f4:	0800b508 	.word	0x0800b508
 80069f8:	0800b89d 	.word	0x0800b89d

080069fc <std>:
 80069fc:	2300      	movs	r3, #0
 80069fe:	b510      	push	{r4, lr}
 8006a00:	4604      	mov	r4, r0
 8006a02:	e9c0 3300 	strd	r3, r3, [r0]
 8006a06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a0a:	6083      	str	r3, [r0, #8]
 8006a0c:	8181      	strh	r1, [r0, #12]
 8006a0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a10:	81c2      	strh	r2, [r0, #14]
 8006a12:	6183      	str	r3, [r0, #24]
 8006a14:	4619      	mov	r1, r3
 8006a16:	2208      	movs	r2, #8
 8006a18:	305c      	adds	r0, #92	@ 0x5c
 8006a1a:	f000 f926 	bl	8006c6a <memset>
 8006a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a54 <std+0x58>)
 8006a20:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a22:	4b0d      	ldr	r3, [pc, #52]	@ (8006a58 <std+0x5c>)
 8006a24:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a26:	4b0d      	ldr	r3, [pc, #52]	@ (8006a5c <std+0x60>)
 8006a28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a60 <std+0x64>)
 8006a2c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a64 <std+0x68>)
 8006a30:	6224      	str	r4, [r4, #32]
 8006a32:	429c      	cmp	r4, r3
 8006a34:	d006      	beq.n	8006a44 <std+0x48>
 8006a36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006a3a:	4294      	cmp	r4, r2
 8006a3c:	d002      	beq.n	8006a44 <std+0x48>
 8006a3e:	33d0      	adds	r3, #208	@ 0xd0
 8006a40:	429c      	cmp	r4, r3
 8006a42:	d105      	bne.n	8006a50 <std+0x54>
 8006a44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a4c:	f000 b98a 	b.w	8006d64 <__retarget_lock_init_recursive>
 8006a50:	bd10      	pop	{r4, pc}
 8006a52:	bf00      	nop
 8006a54:	08006be5 	.word	0x08006be5
 8006a58:	08006c07 	.word	0x08006c07
 8006a5c:	08006c3f 	.word	0x08006c3f
 8006a60:	08006c63 	.word	0x08006c63
 8006a64:	200003e8 	.word	0x200003e8

08006a68 <stdio_exit_handler>:
 8006a68:	4a02      	ldr	r2, [pc, #8]	@ (8006a74 <stdio_exit_handler+0xc>)
 8006a6a:	4903      	ldr	r1, [pc, #12]	@ (8006a78 <stdio_exit_handler+0x10>)
 8006a6c:	4803      	ldr	r0, [pc, #12]	@ (8006a7c <stdio_exit_handler+0x14>)
 8006a6e:	f000 b869 	b.w	8006b44 <_fwalk_sglue>
 8006a72:	bf00      	nop
 8006a74:	2000000c 	.word	0x2000000c
 8006a78:	080098b9 	.word	0x080098b9
 8006a7c:	2000001c 	.word	0x2000001c

08006a80 <cleanup_stdio>:
 8006a80:	6841      	ldr	r1, [r0, #4]
 8006a82:	4b0c      	ldr	r3, [pc, #48]	@ (8006ab4 <cleanup_stdio+0x34>)
 8006a84:	4299      	cmp	r1, r3
 8006a86:	b510      	push	{r4, lr}
 8006a88:	4604      	mov	r4, r0
 8006a8a:	d001      	beq.n	8006a90 <cleanup_stdio+0x10>
 8006a8c:	f002 ff14 	bl	80098b8 <_fflush_r>
 8006a90:	68a1      	ldr	r1, [r4, #8]
 8006a92:	4b09      	ldr	r3, [pc, #36]	@ (8006ab8 <cleanup_stdio+0x38>)
 8006a94:	4299      	cmp	r1, r3
 8006a96:	d002      	beq.n	8006a9e <cleanup_stdio+0x1e>
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f002 ff0d 	bl	80098b8 <_fflush_r>
 8006a9e:	68e1      	ldr	r1, [r4, #12]
 8006aa0:	4b06      	ldr	r3, [pc, #24]	@ (8006abc <cleanup_stdio+0x3c>)
 8006aa2:	4299      	cmp	r1, r3
 8006aa4:	d004      	beq.n	8006ab0 <cleanup_stdio+0x30>
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006aac:	f002 bf04 	b.w	80098b8 <_fflush_r>
 8006ab0:	bd10      	pop	{r4, pc}
 8006ab2:	bf00      	nop
 8006ab4:	200003e8 	.word	0x200003e8
 8006ab8:	20000450 	.word	0x20000450
 8006abc:	200004b8 	.word	0x200004b8

08006ac0 <global_stdio_init.part.0>:
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8006af0 <global_stdio_init.part.0+0x30>)
 8006ac4:	4c0b      	ldr	r4, [pc, #44]	@ (8006af4 <global_stdio_init.part.0+0x34>)
 8006ac6:	4a0c      	ldr	r2, [pc, #48]	@ (8006af8 <global_stdio_init.part.0+0x38>)
 8006ac8:	601a      	str	r2, [r3, #0]
 8006aca:	4620      	mov	r0, r4
 8006acc:	2200      	movs	r2, #0
 8006ace:	2104      	movs	r1, #4
 8006ad0:	f7ff ff94 	bl	80069fc <std>
 8006ad4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ad8:	2201      	movs	r2, #1
 8006ada:	2109      	movs	r1, #9
 8006adc:	f7ff ff8e 	bl	80069fc <std>
 8006ae0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006aea:	2112      	movs	r1, #18
 8006aec:	f7ff bf86 	b.w	80069fc <std>
 8006af0:	20000520 	.word	0x20000520
 8006af4:	200003e8 	.word	0x200003e8
 8006af8:	08006a69 	.word	0x08006a69

08006afc <__sfp_lock_acquire>:
 8006afc:	4801      	ldr	r0, [pc, #4]	@ (8006b04 <__sfp_lock_acquire+0x8>)
 8006afe:	f000 b932 	b.w	8006d66 <__retarget_lock_acquire_recursive>
 8006b02:	bf00      	nop
 8006b04:	20000529 	.word	0x20000529

08006b08 <__sfp_lock_release>:
 8006b08:	4801      	ldr	r0, [pc, #4]	@ (8006b10 <__sfp_lock_release+0x8>)
 8006b0a:	f000 b92d 	b.w	8006d68 <__retarget_lock_release_recursive>
 8006b0e:	bf00      	nop
 8006b10:	20000529 	.word	0x20000529

08006b14 <__sinit>:
 8006b14:	b510      	push	{r4, lr}
 8006b16:	4604      	mov	r4, r0
 8006b18:	f7ff fff0 	bl	8006afc <__sfp_lock_acquire>
 8006b1c:	6a23      	ldr	r3, [r4, #32]
 8006b1e:	b11b      	cbz	r3, 8006b28 <__sinit+0x14>
 8006b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b24:	f7ff bff0 	b.w	8006b08 <__sfp_lock_release>
 8006b28:	4b04      	ldr	r3, [pc, #16]	@ (8006b3c <__sinit+0x28>)
 8006b2a:	6223      	str	r3, [r4, #32]
 8006b2c:	4b04      	ldr	r3, [pc, #16]	@ (8006b40 <__sinit+0x2c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1f5      	bne.n	8006b20 <__sinit+0xc>
 8006b34:	f7ff ffc4 	bl	8006ac0 <global_stdio_init.part.0>
 8006b38:	e7f2      	b.n	8006b20 <__sinit+0xc>
 8006b3a:	bf00      	nop
 8006b3c:	08006a81 	.word	0x08006a81
 8006b40:	20000520 	.word	0x20000520

08006b44 <_fwalk_sglue>:
 8006b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b48:	4607      	mov	r7, r0
 8006b4a:	4688      	mov	r8, r1
 8006b4c:	4614      	mov	r4, r2
 8006b4e:	2600      	movs	r6, #0
 8006b50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b54:	f1b9 0901 	subs.w	r9, r9, #1
 8006b58:	d505      	bpl.n	8006b66 <_fwalk_sglue+0x22>
 8006b5a:	6824      	ldr	r4, [r4, #0]
 8006b5c:	2c00      	cmp	r4, #0
 8006b5e:	d1f7      	bne.n	8006b50 <_fwalk_sglue+0xc>
 8006b60:	4630      	mov	r0, r6
 8006b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b66:	89ab      	ldrh	r3, [r5, #12]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d907      	bls.n	8006b7c <_fwalk_sglue+0x38>
 8006b6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b70:	3301      	adds	r3, #1
 8006b72:	d003      	beq.n	8006b7c <_fwalk_sglue+0x38>
 8006b74:	4629      	mov	r1, r5
 8006b76:	4638      	mov	r0, r7
 8006b78:	47c0      	blx	r8
 8006b7a:	4306      	orrs	r6, r0
 8006b7c:	3568      	adds	r5, #104	@ 0x68
 8006b7e:	e7e9      	b.n	8006b54 <_fwalk_sglue+0x10>

08006b80 <iprintf>:
 8006b80:	b40f      	push	{r0, r1, r2, r3}
 8006b82:	b507      	push	{r0, r1, r2, lr}
 8006b84:	4906      	ldr	r1, [pc, #24]	@ (8006ba0 <iprintf+0x20>)
 8006b86:	ab04      	add	r3, sp, #16
 8006b88:	6808      	ldr	r0, [r1, #0]
 8006b8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b8e:	6881      	ldr	r1, [r0, #8]
 8006b90:	9301      	str	r3, [sp, #4]
 8006b92:	f002 fcf5 	bl	8009580 <_vfiprintf_r>
 8006b96:	b003      	add	sp, #12
 8006b98:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b9c:	b004      	add	sp, #16
 8006b9e:	4770      	bx	lr
 8006ba0:	20000018 	.word	0x20000018

08006ba4 <siprintf>:
 8006ba4:	b40e      	push	{r1, r2, r3}
 8006ba6:	b500      	push	{lr}
 8006ba8:	b09c      	sub	sp, #112	@ 0x70
 8006baa:	ab1d      	add	r3, sp, #116	@ 0x74
 8006bac:	9002      	str	r0, [sp, #8]
 8006bae:	9006      	str	r0, [sp, #24]
 8006bb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006bb4:	4809      	ldr	r0, [pc, #36]	@ (8006bdc <siprintf+0x38>)
 8006bb6:	9107      	str	r1, [sp, #28]
 8006bb8:	9104      	str	r1, [sp, #16]
 8006bba:	4909      	ldr	r1, [pc, #36]	@ (8006be0 <siprintf+0x3c>)
 8006bbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bc0:	9105      	str	r1, [sp, #20]
 8006bc2:	6800      	ldr	r0, [r0, #0]
 8006bc4:	9301      	str	r3, [sp, #4]
 8006bc6:	a902      	add	r1, sp, #8
 8006bc8:	f002 fbb4 	bl	8009334 <_svfiprintf_r>
 8006bcc:	9b02      	ldr	r3, [sp, #8]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	701a      	strb	r2, [r3, #0]
 8006bd2:	b01c      	add	sp, #112	@ 0x70
 8006bd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bd8:	b003      	add	sp, #12
 8006bda:	4770      	bx	lr
 8006bdc:	20000018 	.word	0x20000018
 8006be0:	ffff0208 	.word	0xffff0208

08006be4 <__sread>:
 8006be4:	b510      	push	{r4, lr}
 8006be6:	460c      	mov	r4, r1
 8006be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bec:	f000 f86c 	bl	8006cc8 <_read_r>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	bfab      	itete	ge
 8006bf4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006bf6:	89a3      	ldrhlt	r3, [r4, #12]
 8006bf8:	181b      	addge	r3, r3, r0
 8006bfa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006bfe:	bfac      	ite	ge
 8006c00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c02:	81a3      	strhlt	r3, [r4, #12]
 8006c04:	bd10      	pop	{r4, pc}

08006c06 <__swrite>:
 8006c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0a:	461f      	mov	r7, r3
 8006c0c:	898b      	ldrh	r3, [r1, #12]
 8006c0e:	05db      	lsls	r3, r3, #23
 8006c10:	4605      	mov	r5, r0
 8006c12:	460c      	mov	r4, r1
 8006c14:	4616      	mov	r6, r2
 8006c16:	d505      	bpl.n	8006c24 <__swrite+0x1e>
 8006c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f000 f840 	bl	8006ca4 <_lseek_r>
 8006c24:	89a3      	ldrh	r3, [r4, #12]
 8006c26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c2e:	81a3      	strh	r3, [r4, #12]
 8006c30:	4632      	mov	r2, r6
 8006c32:	463b      	mov	r3, r7
 8006c34:	4628      	mov	r0, r5
 8006c36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c3a:	f000 b857 	b.w	8006cec <_write_r>

08006c3e <__sseek>:
 8006c3e:	b510      	push	{r4, lr}
 8006c40:	460c      	mov	r4, r1
 8006c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c46:	f000 f82d 	bl	8006ca4 <_lseek_r>
 8006c4a:	1c43      	adds	r3, r0, #1
 8006c4c:	89a3      	ldrh	r3, [r4, #12]
 8006c4e:	bf15      	itete	ne
 8006c50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c5a:	81a3      	strheq	r3, [r4, #12]
 8006c5c:	bf18      	it	ne
 8006c5e:	81a3      	strhne	r3, [r4, #12]
 8006c60:	bd10      	pop	{r4, pc}

08006c62 <__sclose>:
 8006c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c66:	f000 b80d 	b.w	8006c84 <_close_r>

08006c6a <memset>:
 8006c6a:	4402      	add	r2, r0
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d100      	bne.n	8006c74 <memset+0xa>
 8006c72:	4770      	bx	lr
 8006c74:	f803 1b01 	strb.w	r1, [r3], #1
 8006c78:	e7f9      	b.n	8006c6e <memset+0x4>
	...

08006c7c <_localeconv_r>:
 8006c7c:	4800      	ldr	r0, [pc, #0]	@ (8006c80 <_localeconv_r+0x4>)
 8006c7e:	4770      	bx	lr
 8006c80:	20000158 	.word	0x20000158

08006c84 <_close_r>:
 8006c84:	b538      	push	{r3, r4, r5, lr}
 8006c86:	4d06      	ldr	r5, [pc, #24]	@ (8006ca0 <_close_r+0x1c>)
 8006c88:	2300      	movs	r3, #0
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	4608      	mov	r0, r1
 8006c8e:	602b      	str	r3, [r5, #0]
 8006c90:	f7fb f906 	bl	8001ea0 <_close>
 8006c94:	1c43      	adds	r3, r0, #1
 8006c96:	d102      	bne.n	8006c9e <_close_r+0x1a>
 8006c98:	682b      	ldr	r3, [r5, #0]
 8006c9a:	b103      	cbz	r3, 8006c9e <_close_r+0x1a>
 8006c9c:	6023      	str	r3, [r4, #0]
 8006c9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ca0:	20000524 	.word	0x20000524

08006ca4 <_lseek_r>:
 8006ca4:	b538      	push	{r3, r4, r5, lr}
 8006ca6:	4d07      	ldr	r5, [pc, #28]	@ (8006cc4 <_lseek_r+0x20>)
 8006ca8:	4604      	mov	r4, r0
 8006caa:	4608      	mov	r0, r1
 8006cac:	4611      	mov	r1, r2
 8006cae:	2200      	movs	r2, #0
 8006cb0:	602a      	str	r2, [r5, #0]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	f7fb f91b 	bl	8001eee <_lseek>
 8006cb8:	1c43      	adds	r3, r0, #1
 8006cba:	d102      	bne.n	8006cc2 <_lseek_r+0x1e>
 8006cbc:	682b      	ldr	r3, [r5, #0]
 8006cbe:	b103      	cbz	r3, 8006cc2 <_lseek_r+0x1e>
 8006cc0:	6023      	str	r3, [r4, #0]
 8006cc2:	bd38      	pop	{r3, r4, r5, pc}
 8006cc4:	20000524 	.word	0x20000524

08006cc8 <_read_r>:
 8006cc8:	b538      	push	{r3, r4, r5, lr}
 8006cca:	4d07      	ldr	r5, [pc, #28]	@ (8006ce8 <_read_r+0x20>)
 8006ccc:	4604      	mov	r4, r0
 8006cce:	4608      	mov	r0, r1
 8006cd0:	4611      	mov	r1, r2
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	602a      	str	r2, [r5, #0]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	f7fb f8c5 	bl	8001e66 <_read>
 8006cdc:	1c43      	adds	r3, r0, #1
 8006cde:	d102      	bne.n	8006ce6 <_read_r+0x1e>
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	b103      	cbz	r3, 8006ce6 <_read_r+0x1e>
 8006ce4:	6023      	str	r3, [r4, #0]
 8006ce6:	bd38      	pop	{r3, r4, r5, pc}
 8006ce8:	20000524 	.word	0x20000524

08006cec <_write_r>:
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	4d07      	ldr	r5, [pc, #28]	@ (8006d0c <_write_r+0x20>)
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	4608      	mov	r0, r1
 8006cf4:	4611      	mov	r1, r2
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	602a      	str	r2, [r5, #0]
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	f7fa fe8a 	bl	8001a14 <_write>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d102      	bne.n	8006d0a <_write_r+0x1e>
 8006d04:	682b      	ldr	r3, [r5, #0]
 8006d06:	b103      	cbz	r3, 8006d0a <_write_r+0x1e>
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	bd38      	pop	{r3, r4, r5, pc}
 8006d0c:	20000524 	.word	0x20000524

08006d10 <__errno>:
 8006d10:	4b01      	ldr	r3, [pc, #4]	@ (8006d18 <__errno+0x8>)
 8006d12:	6818      	ldr	r0, [r3, #0]
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	20000018 	.word	0x20000018

08006d1c <__libc_init_array>:
 8006d1c:	b570      	push	{r4, r5, r6, lr}
 8006d1e:	4d0d      	ldr	r5, [pc, #52]	@ (8006d54 <__libc_init_array+0x38>)
 8006d20:	4c0d      	ldr	r4, [pc, #52]	@ (8006d58 <__libc_init_array+0x3c>)
 8006d22:	1b64      	subs	r4, r4, r5
 8006d24:	10a4      	asrs	r4, r4, #2
 8006d26:	2600      	movs	r6, #0
 8006d28:	42a6      	cmp	r6, r4
 8006d2a:	d109      	bne.n	8006d40 <__libc_init_array+0x24>
 8006d2c:	4d0b      	ldr	r5, [pc, #44]	@ (8006d5c <__libc_init_array+0x40>)
 8006d2e:	4c0c      	ldr	r4, [pc, #48]	@ (8006d60 <__libc_init_array+0x44>)
 8006d30:	f004 fba6 	bl	800b480 <_init>
 8006d34:	1b64      	subs	r4, r4, r5
 8006d36:	10a4      	asrs	r4, r4, #2
 8006d38:	2600      	movs	r6, #0
 8006d3a:	42a6      	cmp	r6, r4
 8006d3c:	d105      	bne.n	8006d4a <__libc_init_array+0x2e>
 8006d3e:	bd70      	pop	{r4, r5, r6, pc}
 8006d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d44:	4798      	blx	r3
 8006d46:	3601      	adds	r6, #1
 8006d48:	e7ee      	b.n	8006d28 <__libc_init_array+0xc>
 8006d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d4e:	4798      	blx	r3
 8006d50:	3601      	adds	r6, #1
 8006d52:	e7f2      	b.n	8006d3a <__libc_init_array+0x1e>
 8006d54:	0800bae0 	.word	0x0800bae0
 8006d58:	0800bae0 	.word	0x0800bae0
 8006d5c:	0800bae0 	.word	0x0800bae0
 8006d60:	0800bae4 	.word	0x0800bae4

08006d64 <__retarget_lock_init_recursive>:
 8006d64:	4770      	bx	lr

08006d66 <__retarget_lock_acquire_recursive>:
 8006d66:	4770      	bx	lr

08006d68 <__retarget_lock_release_recursive>:
 8006d68:	4770      	bx	lr
	...

08006d6c <nanf>:
 8006d6c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006d74 <nanf+0x8>
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	7fc00000 	.word	0x7fc00000

08006d78 <quorem>:
 8006d78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d7c:	6903      	ldr	r3, [r0, #16]
 8006d7e:	690c      	ldr	r4, [r1, #16]
 8006d80:	42a3      	cmp	r3, r4
 8006d82:	4607      	mov	r7, r0
 8006d84:	db7e      	blt.n	8006e84 <quorem+0x10c>
 8006d86:	3c01      	subs	r4, #1
 8006d88:	f101 0814 	add.w	r8, r1, #20
 8006d8c:	00a3      	lsls	r3, r4, #2
 8006d8e:	f100 0514 	add.w	r5, r0, #20
 8006d92:	9300      	str	r3, [sp, #0]
 8006d94:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d98:	9301      	str	r3, [sp, #4]
 8006d9a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006da2:	3301      	adds	r3, #1
 8006da4:	429a      	cmp	r2, r3
 8006da6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006daa:	fbb2 f6f3 	udiv	r6, r2, r3
 8006dae:	d32e      	bcc.n	8006e0e <quorem+0x96>
 8006db0:	f04f 0a00 	mov.w	sl, #0
 8006db4:	46c4      	mov	ip, r8
 8006db6:	46ae      	mov	lr, r5
 8006db8:	46d3      	mov	fp, sl
 8006dba:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006dbe:	b298      	uxth	r0, r3
 8006dc0:	fb06 a000 	mla	r0, r6, r0, sl
 8006dc4:	0c02      	lsrs	r2, r0, #16
 8006dc6:	0c1b      	lsrs	r3, r3, #16
 8006dc8:	fb06 2303 	mla	r3, r6, r3, r2
 8006dcc:	f8de 2000 	ldr.w	r2, [lr]
 8006dd0:	b280      	uxth	r0, r0
 8006dd2:	b292      	uxth	r2, r2
 8006dd4:	1a12      	subs	r2, r2, r0
 8006dd6:	445a      	add	r2, fp
 8006dd8:	f8de 0000 	ldr.w	r0, [lr]
 8006ddc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006de6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006dea:	b292      	uxth	r2, r2
 8006dec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006df0:	45e1      	cmp	r9, ip
 8006df2:	f84e 2b04 	str.w	r2, [lr], #4
 8006df6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006dfa:	d2de      	bcs.n	8006dba <quorem+0x42>
 8006dfc:	9b00      	ldr	r3, [sp, #0]
 8006dfe:	58eb      	ldr	r3, [r5, r3]
 8006e00:	b92b      	cbnz	r3, 8006e0e <quorem+0x96>
 8006e02:	9b01      	ldr	r3, [sp, #4]
 8006e04:	3b04      	subs	r3, #4
 8006e06:	429d      	cmp	r5, r3
 8006e08:	461a      	mov	r2, r3
 8006e0a:	d32f      	bcc.n	8006e6c <quorem+0xf4>
 8006e0c:	613c      	str	r4, [r7, #16]
 8006e0e:	4638      	mov	r0, r7
 8006e10:	f001 f9c2 	bl	8008198 <__mcmp>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	db25      	blt.n	8006e64 <quorem+0xec>
 8006e18:	4629      	mov	r1, r5
 8006e1a:	2000      	movs	r0, #0
 8006e1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e20:	f8d1 c000 	ldr.w	ip, [r1]
 8006e24:	fa1f fe82 	uxth.w	lr, r2
 8006e28:	fa1f f38c 	uxth.w	r3, ip
 8006e2c:	eba3 030e 	sub.w	r3, r3, lr
 8006e30:	4403      	add	r3, r0
 8006e32:	0c12      	lsrs	r2, r2, #16
 8006e34:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006e38:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e42:	45c1      	cmp	r9, r8
 8006e44:	f841 3b04 	str.w	r3, [r1], #4
 8006e48:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006e4c:	d2e6      	bcs.n	8006e1c <quorem+0xa4>
 8006e4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e56:	b922      	cbnz	r2, 8006e62 <quorem+0xea>
 8006e58:	3b04      	subs	r3, #4
 8006e5a:	429d      	cmp	r5, r3
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	d30b      	bcc.n	8006e78 <quorem+0x100>
 8006e60:	613c      	str	r4, [r7, #16]
 8006e62:	3601      	adds	r6, #1
 8006e64:	4630      	mov	r0, r6
 8006e66:	b003      	add	sp, #12
 8006e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e6c:	6812      	ldr	r2, [r2, #0]
 8006e6e:	3b04      	subs	r3, #4
 8006e70:	2a00      	cmp	r2, #0
 8006e72:	d1cb      	bne.n	8006e0c <quorem+0x94>
 8006e74:	3c01      	subs	r4, #1
 8006e76:	e7c6      	b.n	8006e06 <quorem+0x8e>
 8006e78:	6812      	ldr	r2, [r2, #0]
 8006e7a:	3b04      	subs	r3, #4
 8006e7c:	2a00      	cmp	r2, #0
 8006e7e:	d1ef      	bne.n	8006e60 <quorem+0xe8>
 8006e80:	3c01      	subs	r4, #1
 8006e82:	e7ea      	b.n	8006e5a <quorem+0xe2>
 8006e84:	2000      	movs	r0, #0
 8006e86:	e7ee      	b.n	8006e66 <quorem+0xee>

08006e88 <_dtoa_r>:
 8006e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8c:	69c7      	ldr	r7, [r0, #28]
 8006e8e:	b099      	sub	sp, #100	@ 0x64
 8006e90:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006e94:	ec55 4b10 	vmov	r4, r5, d0
 8006e98:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006e9a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e9c:	4683      	mov	fp, r0
 8006e9e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ea0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ea2:	b97f      	cbnz	r7, 8006ec4 <_dtoa_r+0x3c>
 8006ea4:	2010      	movs	r0, #16
 8006ea6:	f000 fdfd 	bl	8007aa4 <malloc>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	f8cb 001c 	str.w	r0, [fp, #28]
 8006eb0:	b920      	cbnz	r0, 8006ebc <_dtoa_r+0x34>
 8006eb2:	4ba7      	ldr	r3, [pc, #668]	@ (8007150 <_dtoa_r+0x2c8>)
 8006eb4:	21ef      	movs	r1, #239	@ 0xef
 8006eb6:	48a7      	ldr	r0, [pc, #668]	@ (8007154 <_dtoa_r+0x2cc>)
 8006eb8:	f002 fe0e 	bl	8009ad8 <__assert_func>
 8006ebc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ec0:	6007      	str	r7, [r0, #0]
 8006ec2:	60c7      	str	r7, [r0, #12]
 8006ec4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ec8:	6819      	ldr	r1, [r3, #0]
 8006eca:	b159      	cbz	r1, 8006ee4 <_dtoa_r+0x5c>
 8006ecc:	685a      	ldr	r2, [r3, #4]
 8006ece:	604a      	str	r2, [r1, #4]
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	4093      	lsls	r3, r2
 8006ed4:	608b      	str	r3, [r1, #8]
 8006ed6:	4658      	mov	r0, fp
 8006ed8:	f000 feda 	bl	8007c90 <_Bfree>
 8006edc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	601a      	str	r2, [r3, #0]
 8006ee4:	1e2b      	subs	r3, r5, #0
 8006ee6:	bfb9      	ittee	lt
 8006ee8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006eec:	9303      	strlt	r3, [sp, #12]
 8006eee:	2300      	movge	r3, #0
 8006ef0:	6033      	strge	r3, [r6, #0]
 8006ef2:	9f03      	ldr	r7, [sp, #12]
 8006ef4:	4b98      	ldr	r3, [pc, #608]	@ (8007158 <_dtoa_r+0x2d0>)
 8006ef6:	bfbc      	itt	lt
 8006ef8:	2201      	movlt	r2, #1
 8006efa:	6032      	strlt	r2, [r6, #0]
 8006efc:	43bb      	bics	r3, r7
 8006efe:	d112      	bne.n	8006f26 <_dtoa_r+0x9e>
 8006f00:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006f02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006f06:	6013      	str	r3, [r2, #0]
 8006f08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f0c:	4323      	orrs	r3, r4
 8006f0e:	f000 854d 	beq.w	80079ac <_dtoa_r+0xb24>
 8006f12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f14:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800716c <_dtoa_r+0x2e4>
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f000 854f 	beq.w	80079bc <_dtoa_r+0xb34>
 8006f1e:	f10a 0303 	add.w	r3, sl, #3
 8006f22:	f000 bd49 	b.w	80079b8 <_dtoa_r+0xb30>
 8006f26:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	ec51 0b17 	vmov	r0, r1, d7
 8006f30:	2300      	movs	r3, #0
 8006f32:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006f36:	f7f9 fde7 	bl	8000b08 <__aeabi_dcmpeq>
 8006f3a:	4680      	mov	r8, r0
 8006f3c:	b158      	cbz	r0, 8006f56 <_dtoa_r+0xce>
 8006f3e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006f40:	2301      	movs	r3, #1
 8006f42:	6013      	str	r3, [r2, #0]
 8006f44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f46:	b113      	cbz	r3, 8006f4e <_dtoa_r+0xc6>
 8006f48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006f4a:	4b84      	ldr	r3, [pc, #528]	@ (800715c <_dtoa_r+0x2d4>)
 8006f4c:	6013      	str	r3, [r2, #0]
 8006f4e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007170 <_dtoa_r+0x2e8>
 8006f52:	f000 bd33 	b.w	80079bc <_dtoa_r+0xb34>
 8006f56:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006f5a:	aa16      	add	r2, sp, #88	@ 0x58
 8006f5c:	a917      	add	r1, sp, #92	@ 0x5c
 8006f5e:	4658      	mov	r0, fp
 8006f60:	f001 fa3a 	bl	80083d8 <__d2b>
 8006f64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006f68:	4681      	mov	r9, r0
 8006f6a:	2e00      	cmp	r6, #0
 8006f6c:	d077      	beq.n	800705e <_dtoa_r+0x1d6>
 8006f6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f70:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006f80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006f84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006f88:	4619      	mov	r1, r3
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	4b74      	ldr	r3, [pc, #464]	@ (8007160 <_dtoa_r+0x2d8>)
 8006f8e:	f7f9 f99b 	bl	80002c8 <__aeabi_dsub>
 8006f92:	a369      	add	r3, pc, #420	@ (adr r3, 8007138 <_dtoa_r+0x2b0>)
 8006f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f98:	f7f9 fb4e 	bl	8000638 <__aeabi_dmul>
 8006f9c:	a368      	add	r3, pc, #416	@ (adr r3, 8007140 <_dtoa_r+0x2b8>)
 8006f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa2:	f7f9 f993 	bl	80002cc <__adddf3>
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	4630      	mov	r0, r6
 8006faa:	460d      	mov	r5, r1
 8006fac:	f7f9 fada 	bl	8000564 <__aeabi_i2d>
 8006fb0:	a365      	add	r3, pc, #404	@ (adr r3, 8007148 <_dtoa_r+0x2c0>)
 8006fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb6:	f7f9 fb3f 	bl	8000638 <__aeabi_dmul>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	460b      	mov	r3, r1
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	f7f9 f983 	bl	80002cc <__adddf3>
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	460d      	mov	r5, r1
 8006fca:	f7f9 fde5 	bl	8000b98 <__aeabi_d2iz>
 8006fce:	2200      	movs	r2, #0
 8006fd0:	4607      	mov	r7, r0
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	4629      	mov	r1, r5
 8006fd8:	f7f9 fda0 	bl	8000b1c <__aeabi_dcmplt>
 8006fdc:	b140      	cbz	r0, 8006ff0 <_dtoa_r+0x168>
 8006fde:	4638      	mov	r0, r7
 8006fe0:	f7f9 fac0 	bl	8000564 <__aeabi_i2d>
 8006fe4:	4622      	mov	r2, r4
 8006fe6:	462b      	mov	r3, r5
 8006fe8:	f7f9 fd8e 	bl	8000b08 <__aeabi_dcmpeq>
 8006fec:	b900      	cbnz	r0, 8006ff0 <_dtoa_r+0x168>
 8006fee:	3f01      	subs	r7, #1
 8006ff0:	2f16      	cmp	r7, #22
 8006ff2:	d851      	bhi.n	8007098 <_dtoa_r+0x210>
 8006ff4:	4b5b      	ldr	r3, [pc, #364]	@ (8007164 <_dtoa_r+0x2dc>)
 8006ff6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007002:	f7f9 fd8b 	bl	8000b1c <__aeabi_dcmplt>
 8007006:	2800      	cmp	r0, #0
 8007008:	d048      	beq.n	800709c <_dtoa_r+0x214>
 800700a:	3f01      	subs	r7, #1
 800700c:	2300      	movs	r3, #0
 800700e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007010:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007012:	1b9b      	subs	r3, r3, r6
 8007014:	1e5a      	subs	r2, r3, #1
 8007016:	bf44      	itt	mi
 8007018:	f1c3 0801 	rsbmi	r8, r3, #1
 800701c:	2300      	movmi	r3, #0
 800701e:	9208      	str	r2, [sp, #32]
 8007020:	bf54      	ite	pl
 8007022:	f04f 0800 	movpl.w	r8, #0
 8007026:	9308      	strmi	r3, [sp, #32]
 8007028:	2f00      	cmp	r7, #0
 800702a:	db39      	blt.n	80070a0 <_dtoa_r+0x218>
 800702c:	9b08      	ldr	r3, [sp, #32]
 800702e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007030:	443b      	add	r3, r7
 8007032:	9308      	str	r3, [sp, #32]
 8007034:	2300      	movs	r3, #0
 8007036:	930a      	str	r3, [sp, #40]	@ 0x28
 8007038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800703a:	2b09      	cmp	r3, #9
 800703c:	d864      	bhi.n	8007108 <_dtoa_r+0x280>
 800703e:	2b05      	cmp	r3, #5
 8007040:	bfc4      	itt	gt
 8007042:	3b04      	subgt	r3, #4
 8007044:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007048:	f1a3 0302 	sub.w	r3, r3, #2
 800704c:	bfcc      	ite	gt
 800704e:	2400      	movgt	r4, #0
 8007050:	2401      	movle	r4, #1
 8007052:	2b03      	cmp	r3, #3
 8007054:	d863      	bhi.n	800711e <_dtoa_r+0x296>
 8007056:	e8df f003 	tbb	[pc, r3]
 800705a:	372a      	.short	0x372a
 800705c:	5535      	.short	0x5535
 800705e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007062:	441e      	add	r6, r3
 8007064:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007068:	2b20      	cmp	r3, #32
 800706a:	bfc1      	itttt	gt
 800706c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007070:	409f      	lslgt	r7, r3
 8007072:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007076:	fa24 f303 	lsrgt.w	r3, r4, r3
 800707a:	bfd6      	itet	le
 800707c:	f1c3 0320 	rsble	r3, r3, #32
 8007080:	ea47 0003 	orrgt.w	r0, r7, r3
 8007084:	fa04 f003 	lslle.w	r0, r4, r3
 8007088:	f7f9 fa5c 	bl	8000544 <__aeabi_ui2d>
 800708c:	2201      	movs	r2, #1
 800708e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007092:	3e01      	subs	r6, #1
 8007094:	9214      	str	r2, [sp, #80]	@ 0x50
 8007096:	e777      	b.n	8006f88 <_dtoa_r+0x100>
 8007098:	2301      	movs	r3, #1
 800709a:	e7b8      	b.n	800700e <_dtoa_r+0x186>
 800709c:	9012      	str	r0, [sp, #72]	@ 0x48
 800709e:	e7b7      	b.n	8007010 <_dtoa_r+0x188>
 80070a0:	427b      	negs	r3, r7
 80070a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80070a4:	2300      	movs	r3, #0
 80070a6:	eba8 0807 	sub.w	r8, r8, r7
 80070aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80070ac:	e7c4      	b.n	8007038 <_dtoa_r+0x1b0>
 80070ae:	2300      	movs	r3, #0
 80070b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	dc35      	bgt.n	8007124 <_dtoa_r+0x29c>
 80070b8:	2301      	movs	r3, #1
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	9307      	str	r3, [sp, #28]
 80070be:	461a      	mov	r2, r3
 80070c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80070c2:	e00b      	b.n	80070dc <_dtoa_r+0x254>
 80070c4:	2301      	movs	r3, #1
 80070c6:	e7f3      	b.n	80070b0 <_dtoa_r+0x228>
 80070c8:	2300      	movs	r3, #0
 80070ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070ce:	18fb      	adds	r3, r7, r3
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	3301      	adds	r3, #1
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	9307      	str	r3, [sp, #28]
 80070d8:	bfb8      	it	lt
 80070da:	2301      	movlt	r3, #1
 80070dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80070e0:	2100      	movs	r1, #0
 80070e2:	2204      	movs	r2, #4
 80070e4:	f102 0514 	add.w	r5, r2, #20
 80070e8:	429d      	cmp	r5, r3
 80070ea:	d91f      	bls.n	800712c <_dtoa_r+0x2a4>
 80070ec:	6041      	str	r1, [r0, #4]
 80070ee:	4658      	mov	r0, fp
 80070f0:	f000 fd8e 	bl	8007c10 <_Balloc>
 80070f4:	4682      	mov	sl, r0
 80070f6:	2800      	cmp	r0, #0
 80070f8:	d13c      	bne.n	8007174 <_dtoa_r+0x2ec>
 80070fa:	4b1b      	ldr	r3, [pc, #108]	@ (8007168 <_dtoa_r+0x2e0>)
 80070fc:	4602      	mov	r2, r0
 80070fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8007102:	e6d8      	b.n	8006eb6 <_dtoa_r+0x2e>
 8007104:	2301      	movs	r3, #1
 8007106:	e7e0      	b.n	80070ca <_dtoa_r+0x242>
 8007108:	2401      	movs	r4, #1
 800710a:	2300      	movs	r3, #0
 800710c:	9309      	str	r3, [sp, #36]	@ 0x24
 800710e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007110:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	9307      	str	r3, [sp, #28]
 8007118:	2200      	movs	r2, #0
 800711a:	2312      	movs	r3, #18
 800711c:	e7d0      	b.n	80070c0 <_dtoa_r+0x238>
 800711e:	2301      	movs	r3, #1
 8007120:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007122:	e7f5      	b.n	8007110 <_dtoa_r+0x288>
 8007124:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	9307      	str	r3, [sp, #28]
 800712a:	e7d7      	b.n	80070dc <_dtoa_r+0x254>
 800712c:	3101      	adds	r1, #1
 800712e:	0052      	lsls	r2, r2, #1
 8007130:	e7d8      	b.n	80070e4 <_dtoa_r+0x25c>
 8007132:	bf00      	nop
 8007134:	f3af 8000 	nop.w
 8007138:	636f4361 	.word	0x636f4361
 800713c:	3fd287a7 	.word	0x3fd287a7
 8007140:	8b60c8b3 	.word	0x8b60c8b3
 8007144:	3fc68a28 	.word	0x3fc68a28
 8007148:	509f79fb 	.word	0x509f79fb
 800714c:	3fd34413 	.word	0x3fd34413
 8007150:	0800b51a 	.word	0x0800b51a
 8007154:	0800b531 	.word	0x0800b531
 8007158:	7ff00000 	.word	0x7ff00000
 800715c:	0800b4e5 	.word	0x0800b4e5
 8007160:	3ff80000 	.word	0x3ff80000
 8007164:	0800b628 	.word	0x0800b628
 8007168:	0800b589 	.word	0x0800b589
 800716c:	0800b516 	.word	0x0800b516
 8007170:	0800b4e4 	.word	0x0800b4e4
 8007174:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007178:	6018      	str	r0, [r3, #0]
 800717a:	9b07      	ldr	r3, [sp, #28]
 800717c:	2b0e      	cmp	r3, #14
 800717e:	f200 80a4 	bhi.w	80072ca <_dtoa_r+0x442>
 8007182:	2c00      	cmp	r4, #0
 8007184:	f000 80a1 	beq.w	80072ca <_dtoa_r+0x442>
 8007188:	2f00      	cmp	r7, #0
 800718a:	dd33      	ble.n	80071f4 <_dtoa_r+0x36c>
 800718c:	4bad      	ldr	r3, [pc, #692]	@ (8007444 <_dtoa_r+0x5bc>)
 800718e:	f007 020f 	and.w	r2, r7, #15
 8007192:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007196:	ed93 7b00 	vldr	d7, [r3]
 800719a:	05f8      	lsls	r0, r7, #23
 800719c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80071a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80071a4:	d516      	bpl.n	80071d4 <_dtoa_r+0x34c>
 80071a6:	4ba8      	ldr	r3, [pc, #672]	@ (8007448 <_dtoa_r+0x5c0>)
 80071a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071b0:	f7f9 fb6c 	bl	800088c <__aeabi_ddiv>
 80071b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071b8:	f004 040f 	and.w	r4, r4, #15
 80071bc:	2603      	movs	r6, #3
 80071be:	4da2      	ldr	r5, [pc, #648]	@ (8007448 <_dtoa_r+0x5c0>)
 80071c0:	b954      	cbnz	r4, 80071d8 <_dtoa_r+0x350>
 80071c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ca:	f7f9 fb5f 	bl	800088c <__aeabi_ddiv>
 80071ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071d2:	e028      	b.n	8007226 <_dtoa_r+0x39e>
 80071d4:	2602      	movs	r6, #2
 80071d6:	e7f2      	b.n	80071be <_dtoa_r+0x336>
 80071d8:	07e1      	lsls	r1, r4, #31
 80071da:	d508      	bpl.n	80071ee <_dtoa_r+0x366>
 80071dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071e4:	f7f9 fa28 	bl	8000638 <__aeabi_dmul>
 80071e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071ec:	3601      	adds	r6, #1
 80071ee:	1064      	asrs	r4, r4, #1
 80071f0:	3508      	adds	r5, #8
 80071f2:	e7e5      	b.n	80071c0 <_dtoa_r+0x338>
 80071f4:	f000 80d2 	beq.w	800739c <_dtoa_r+0x514>
 80071f8:	427c      	negs	r4, r7
 80071fa:	4b92      	ldr	r3, [pc, #584]	@ (8007444 <_dtoa_r+0x5bc>)
 80071fc:	4d92      	ldr	r5, [pc, #584]	@ (8007448 <_dtoa_r+0x5c0>)
 80071fe:	f004 020f 	and.w	r2, r4, #15
 8007202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800720e:	f7f9 fa13 	bl	8000638 <__aeabi_dmul>
 8007212:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007216:	1124      	asrs	r4, r4, #4
 8007218:	2300      	movs	r3, #0
 800721a:	2602      	movs	r6, #2
 800721c:	2c00      	cmp	r4, #0
 800721e:	f040 80b2 	bne.w	8007386 <_dtoa_r+0x4fe>
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1d3      	bne.n	80071ce <_dtoa_r+0x346>
 8007226:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007228:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 80b7 	beq.w	80073a0 <_dtoa_r+0x518>
 8007232:	4b86      	ldr	r3, [pc, #536]	@ (800744c <_dtoa_r+0x5c4>)
 8007234:	2200      	movs	r2, #0
 8007236:	4620      	mov	r0, r4
 8007238:	4629      	mov	r1, r5
 800723a:	f7f9 fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800723e:	2800      	cmp	r0, #0
 8007240:	f000 80ae 	beq.w	80073a0 <_dtoa_r+0x518>
 8007244:	9b07      	ldr	r3, [sp, #28]
 8007246:	2b00      	cmp	r3, #0
 8007248:	f000 80aa 	beq.w	80073a0 <_dtoa_r+0x518>
 800724c:	9b00      	ldr	r3, [sp, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	dd37      	ble.n	80072c2 <_dtoa_r+0x43a>
 8007252:	1e7b      	subs	r3, r7, #1
 8007254:	9304      	str	r3, [sp, #16]
 8007256:	4620      	mov	r0, r4
 8007258:	4b7d      	ldr	r3, [pc, #500]	@ (8007450 <_dtoa_r+0x5c8>)
 800725a:	2200      	movs	r2, #0
 800725c:	4629      	mov	r1, r5
 800725e:	f7f9 f9eb 	bl	8000638 <__aeabi_dmul>
 8007262:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007266:	9c00      	ldr	r4, [sp, #0]
 8007268:	3601      	adds	r6, #1
 800726a:	4630      	mov	r0, r6
 800726c:	f7f9 f97a 	bl	8000564 <__aeabi_i2d>
 8007270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007274:	f7f9 f9e0 	bl	8000638 <__aeabi_dmul>
 8007278:	4b76      	ldr	r3, [pc, #472]	@ (8007454 <_dtoa_r+0x5cc>)
 800727a:	2200      	movs	r2, #0
 800727c:	f7f9 f826 	bl	80002cc <__adddf3>
 8007280:	4605      	mov	r5, r0
 8007282:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007286:	2c00      	cmp	r4, #0
 8007288:	f040 808d 	bne.w	80073a6 <_dtoa_r+0x51e>
 800728c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007290:	4b71      	ldr	r3, [pc, #452]	@ (8007458 <_dtoa_r+0x5d0>)
 8007292:	2200      	movs	r2, #0
 8007294:	f7f9 f818 	bl	80002c8 <__aeabi_dsub>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072a0:	462a      	mov	r2, r5
 80072a2:	4633      	mov	r3, r6
 80072a4:	f7f9 fc58 	bl	8000b58 <__aeabi_dcmpgt>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	f040 828b 	bne.w	80077c4 <_dtoa_r+0x93c>
 80072ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072b2:	462a      	mov	r2, r5
 80072b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80072b8:	f7f9 fc30 	bl	8000b1c <__aeabi_dcmplt>
 80072bc:	2800      	cmp	r0, #0
 80072be:	f040 8128 	bne.w	8007512 <_dtoa_r+0x68a>
 80072c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80072c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80072ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f2c0 815a 	blt.w	8007586 <_dtoa_r+0x6fe>
 80072d2:	2f0e      	cmp	r7, #14
 80072d4:	f300 8157 	bgt.w	8007586 <_dtoa_r+0x6fe>
 80072d8:	4b5a      	ldr	r3, [pc, #360]	@ (8007444 <_dtoa_r+0x5bc>)
 80072da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072de:	ed93 7b00 	vldr	d7, [r3]
 80072e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	ed8d 7b00 	vstr	d7, [sp]
 80072ea:	da03      	bge.n	80072f4 <_dtoa_r+0x46c>
 80072ec:	9b07      	ldr	r3, [sp, #28]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f340 8101 	ble.w	80074f6 <_dtoa_r+0x66e>
 80072f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80072f8:	4656      	mov	r6, sl
 80072fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072fe:	4620      	mov	r0, r4
 8007300:	4629      	mov	r1, r5
 8007302:	f7f9 fac3 	bl	800088c <__aeabi_ddiv>
 8007306:	f7f9 fc47 	bl	8000b98 <__aeabi_d2iz>
 800730a:	4680      	mov	r8, r0
 800730c:	f7f9 f92a 	bl	8000564 <__aeabi_i2d>
 8007310:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007314:	f7f9 f990 	bl	8000638 <__aeabi_dmul>
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	4620      	mov	r0, r4
 800731e:	4629      	mov	r1, r5
 8007320:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007324:	f7f8 ffd0 	bl	80002c8 <__aeabi_dsub>
 8007328:	f806 4b01 	strb.w	r4, [r6], #1
 800732c:	9d07      	ldr	r5, [sp, #28]
 800732e:	eba6 040a 	sub.w	r4, r6, sl
 8007332:	42a5      	cmp	r5, r4
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	f040 8117 	bne.w	800756a <_dtoa_r+0x6e2>
 800733c:	f7f8 ffc6 	bl	80002cc <__adddf3>
 8007340:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007344:	4604      	mov	r4, r0
 8007346:	460d      	mov	r5, r1
 8007348:	f7f9 fc06 	bl	8000b58 <__aeabi_dcmpgt>
 800734c:	2800      	cmp	r0, #0
 800734e:	f040 80f9 	bne.w	8007544 <_dtoa_r+0x6bc>
 8007352:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007356:	4620      	mov	r0, r4
 8007358:	4629      	mov	r1, r5
 800735a:	f7f9 fbd5 	bl	8000b08 <__aeabi_dcmpeq>
 800735e:	b118      	cbz	r0, 8007368 <_dtoa_r+0x4e0>
 8007360:	f018 0f01 	tst.w	r8, #1
 8007364:	f040 80ee 	bne.w	8007544 <_dtoa_r+0x6bc>
 8007368:	4649      	mov	r1, r9
 800736a:	4658      	mov	r0, fp
 800736c:	f000 fc90 	bl	8007c90 <_Bfree>
 8007370:	2300      	movs	r3, #0
 8007372:	7033      	strb	r3, [r6, #0]
 8007374:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007376:	3701      	adds	r7, #1
 8007378:	601f      	str	r7, [r3, #0]
 800737a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 831d 	beq.w	80079bc <_dtoa_r+0xb34>
 8007382:	601e      	str	r6, [r3, #0]
 8007384:	e31a      	b.n	80079bc <_dtoa_r+0xb34>
 8007386:	07e2      	lsls	r2, r4, #31
 8007388:	d505      	bpl.n	8007396 <_dtoa_r+0x50e>
 800738a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800738e:	f7f9 f953 	bl	8000638 <__aeabi_dmul>
 8007392:	3601      	adds	r6, #1
 8007394:	2301      	movs	r3, #1
 8007396:	1064      	asrs	r4, r4, #1
 8007398:	3508      	adds	r5, #8
 800739a:	e73f      	b.n	800721c <_dtoa_r+0x394>
 800739c:	2602      	movs	r6, #2
 800739e:	e742      	b.n	8007226 <_dtoa_r+0x39e>
 80073a0:	9c07      	ldr	r4, [sp, #28]
 80073a2:	9704      	str	r7, [sp, #16]
 80073a4:	e761      	b.n	800726a <_dtoa_r+0x3e2>
 80073a6:	4b27      	ldr	r3, [pc, #156]	@ (8007444 <_dtoa_r+0x5bc>)
 80073a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073b2:	4454      	add	r4, sl
 80073b4:	2900      	cmp	r1, #0
 80073b6:	d053      	beq.n	8007460 <_dtoa_r+0x5d8>
 80073b8:	4928      	ldr	r1, [pc, #160]	@ (800745c <_dtoa_r+0x5d4>)
 80073ba:	2000      	movs	r0, #0
 80073bc:	f7f9 fa66 	bl	800088c <__aeabi_ddiv>
 80073c0:	4633      	mov	r3, r6
 80073c2:	462a      	mov	r2, r5
 80073c4:	f7f8 ff80 	bl	80002c8 <__aeabi_dsub>
 80073c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80073cc:	4656      	mov	r6, sl
 80073ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073d2:	f7f9 fbe1 	bl	8000b98 <__aeabi_d2iz>
 80073d6:	4605      	mov	r5, r0
 80073d8:	f7f9 f8c4 	bl	8000564 <__aeabi_i2d>
 80073dc:	4602      	mov	r2, r0
 80073de:	460b      	mov	r3, r1
 80073e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073e4:	f7f8 ff70 	bl	80002c8 <__aeabi_dsub>
 80073e8:	3530      	adds	r5, #48	@ 0x30
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073f2:	f806 5b01 	strb.w	r5, [r6], #1
 80073f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80073fa:	f7f9 fb8f 	bl	8000b1c <__aeabi_dcmplt>
 80073fe:	2800      	cmp	r0, #0
 8007400:	d171      	bne.n	80074e6 <_dtoa_r+0x65e>
 8007402:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007406:	4911      	ldr	r1, [pc, #68]	@ (800744c <_dtoa_r+0x5c4>)
 8007408:	2000      	movs	r0, #0
 800740a:	f7f8 ff5d 	bl	80002c8 <__aeabi_dsub>
 800740e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007412:	f7f9 fb83 	bl	8000b1c <__aeabi_dcmplt>
 8007416:	2800      	cmp	r0, #0
 8007418:	f040 8095 	bne.w	8007546 <_dtoa_r+0x6be>
 800741c:	42a6      	cmp	r6, r4
 800741e:	f43f af50 	beq.w	80072c2 <_dtoa_r+0x43a>
 8007422:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007426:	4b0a      	ldr	r3, [pc, #40]	@ (8007450 <_dtoa_r+0x5c8>)
 8007428:	2200      	movs	r2, #0
 800742a:	f7f9 f905 	bl	8000638 <__aeabi_dmul>
 800742e:	4b08      	ldr	r3, [pc, #32]	@ (8007450 <_dtoa_r+0x5c8>)
 8007430:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007434:	2200      	movs	r2, #0
 8007436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800743a:	f7f9 f8fd 	bl	8000638 <__aeabi_dmul>
 800743e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007442:	e7c4      	b.n	80073ce <_dtoa_r+0x546>
 8007444:	0800b628 	.word	0x0800b628
 8007448:	0800b600 	.word	0x0800b600
 800744c:	3ff00000 	.word	0x3ff00000
 8007450:	40240000 	.word	0x40240000
 8007454:	401c0000 	.word	0x401c0000
 8007458:	40140000 	.word	0x40140000
 800745c:	3fe00000 	.word	0x3fe00000
 8007460:	4631      	mov	r1, r6
 8007462:	4628      	mov	r0, r5
 8007464:	f7f9 f8e8 	bl	8000638 <__aeabi_dmul>
 8007468:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800746c:	9415      	str	r4, [sp, #84]	@ 0x54
 800746e:	4656      	mov	r6, sl
 8007470:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007474:	f7f9 fb90 	bl	8000b98 <__aeabi_d2iz>
 8007478:	4605      	mov	r5, r0
 800747a:	f7f9 f873 	bl	8000564 <__aeabi_i2d>
 800747e:	4602      	mov	r2, r0
 8007480:	460b      	mov	r3, r1
 8007482:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007486:	f7f8 ff1f 	bl	80002c8 <__aeabi_dsub>
 800748a:	3530      	adds	r5, #48	@ 0x30
 800748c:	f806 5b01 	strb.w	r5, [r6], #1
 8007490:	4602      	mov	r2, r0
 8007492:	460b      	mov	r3, r1
 8007494:	42a6      	cmp	r6, r4
 8007496:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800749a:	f04f 0200 	mov.w	r2, #0
 800749e:	d124      	bne.n	80074ea <_dtoa_r+0x662>
 80074a0:	4bac      	ldr	r3, [pc, #688]	@ (8007754 <_dtoa_r+0x8cc>)
 80074a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80074a6:	f7f8 ff11 	bl	80002cc <__adddf3>
 80074aa:	4602      	mov	r2, r0
 80074ac:	460b      	mov	r3, r1
 80074ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074b2:	f7f9 fb51 	bl	8000b58 <__aeabi_dcmpgt>
 80074b6:	2800      	cmp	r0, #0
 80074b8:	d145      	bne.n	8007546 <_dtoa_r+0x6be>
 80074ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80074be:	49a5      	ldr	r1, [pc, #660]	@ (8007754 <_dtoa_r+0x8cc>)
 80074c0:	2000      	movs	r0, #0
 80074c2:	f7f8 ff01 	bl	80002c8 <__aeabi_dsub>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074ce:	f7f9 fb25 	bl	8000b1c <__aeabi_dcmplt>
 80074d2:	2800      	cmp	r0, #0
 80074d4:	f43f aef5 	beq.w	80072c2 <_dtoa_r+0x43a>
 80074d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80074da:	1e73      	subs	r3, r6, #1
 80074dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80074de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80074e2:	2b30      	cmp	r3, #48	@ 0x30
 80074e4:	d0f8      	beq.n	80074d8 <_dtoa_r+0x650>
 80074e6:	9f04      	ldr	r7, [sp, #16]
 80074e8:	e73e      	b.n	8007368 <_dtoa_r+0x4e0>
 80074ea:	4b9b      	ldr	r3, [pc, #620]	@ (8007758 <_dtoa_r+0x8d0>)
 80074ec:	f7f9 f8a4 	bl	8000638 <__aeabi_dmul>
 80074f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074f4:	e7bc      	b.n	8007470 <_dtoa_r+0x5e8>
 80074f6:	d10c      	bne.n	8007512 <_dtoa_r+0x68a>
 80074f8:	4b98      	ldr	r3, [pc, #608]	@ (800775c <_dtoa_r+0x8d4>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007500:	f7f9 f89a 	bl	8000638 <__aeabi_dmul>
 8007504:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007508:	f7f9 fb1c 	bl	8000b44 <__aeabi_dcmpge>
 800750c:	2800      	cmp	r0, #0
 800750e:	f000 8157 	beq.w	80077c0 <_dtoa_r+0x938>
 8007512:	2400      	movs	r4, #0
 8007514:	4625      	mov	r5, r4
 8007516:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007518:	43db      	mvns	r3, r3
 800751a:	9304      	str	r3, [sp, #16]
 800751c:	4656      	mov	r6, sl
 800751e:	2700      	movs	r7, #0
 8007520:	4621      	mov	r1, r4
 8007522:	4658      	mov	r0, fp
 8007524:	f000 fbb4 	bl	8007c90 <_Bfree>
 8007528:	2d00      	cmp	r5, #0
 800752a:	d0dc      	beq.n	80074e6 <_dtoa_r+0x65e>
 800752c:	b12f      	cbz	r7, 800753a <_dtoa_r+0x6b2>
 800752e:	42af      	cmp	r7, r5
 8007530:	d003      	beq.n	800753a <_dtoa_r+0x6b2>
 8007532:	4639      	mov	r1, r7
 8007534:	4658      	mov	r0, fp
 8007536:	f000 fbab 	bl	8007c90 <_Bfree>
 800753a:	4629      	mov	r1, r5
 800753c:	4658      	mov	r0, fp
 800753e:	f000 fba7 	bl	8007c90 <_Bfree>
 8007542:	e7d0      	b.n	80074e6 <_dtoa_r+0x65e>
 8007544:	9704      	str	r7, [sp, #16]
 8007546:	4633      	mov	r3, r6
 8007548:	461e      	mov	r6, r3
 800754a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800754e:	2a39      	cmp	r2, #57	@ 0x39
 8007550:	d107      	bne.n	8007562 <_dtoa_r+0x6da>
 8007552:	459a      	cmp	sl, r3
 8007554:	d1f8      	bne.n	8007548 <_dtoa_r+0x6c0>
 8007556:	9a04      	ldr	r2, [sp, #16]
 8007558:	3201      	adds	r2, #1
 800755a:	9204      	str	r2, [sp, #16]
 800755c:	2230      	movs	r2, #48	@ 0x30
 800755e:	f88a 2000 	strb.w	r2, [sl]
 8007562:	781a      	ldrb	r2, [r3, #0]
 8007564:	3201      	adds	r2, #1
 8007566:	701a      	strb	r2, [r3, #0]
 8007568:	e7bd      	b.n	80074e6 <_dtoa_r+0x65e>
 800756a:	4b7b      	ldr	r3, [pc, #492]	@ (8007758 <_dtoa_r+0x8d0>)
 800756c:	2200      	movs	r2, #0
 800756e:	f7f9 f863 	bl	8000638 <__aeabi_dmul>
 8007572:	2200      	movs	r2, #0
 8007574:	2300      	movs	r3, #0
 8007576:	4604      	mov	r4, r0
 8007578:	460d      	mov	r5, r1
 800757a:	f7f9 fac5 	bl	8000b08 <__aeabi_dcmpeq>
 800757e:	2800      	cmp	r0, #0
 8007580:	f43f aebb 	beq.w	80072fa <_dtoa_r+0x472>
 8007584:	e6f0      	b.n	8007368 <_dtoa_r+0x4e0>
 8007586:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007588:	2a00      	cmp	r2, #0
 800758a:	f000 80db 	beq.w	8007744 <_dtoa_r+0x8bc>
 800758e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007590:	2a01      	cmp	r2, #1
 8007592:	f300 80bf 	bgt.w	8007714 <_dtoa_r+0x88c>
 8007596:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007598:	2a00      	cmp	r2, #0
 800759a:	f000 80b7 	beq.w	800770c <_dtoa_r+0x884>
 800759e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80075a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80075a4:	4646      	mov	r6, r8
 80075a6:	9a08      	ldr	r2, [sp, #32]
 80075a8:	2101      	movs	r1, #1
 80075aa:	441a      	add	r2, r3
 80075ac:	4658      	mov	r0, fp
 80075ae:	4498      	add	r8, r3
 80075b0:	9208      	str	r2, [sp, #32]
 80075b2:	f000 fc6b 	bl	8007e8c <__i2b>
 80075b6:	4605      	mov	r5, r0
 80075b8:	b15e      	cbz	r6, 80075d2 <_dtoa_r+0x74a>
 80075ba:	9b08      	ldr	r3, [sp, #32]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	dd08      	ble.n	80075d2 <_dtoa_r+0x74a>
 80075c0:	42b3      	cmp	r3, r6
 80075c2:	9a08      	ldr	r2, [sp, #32]
 80075c4:	bfa8      	it	ge
 80075c6:	4633      	movge	r3, r6
 80075c8:	eba8 0803 	sub.w	r8, r8, r3
 80075cc:	1af6      	subs	r6, r6, r3
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	9308      	str	r3, [sp, #32]
 80075d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075d4:	b1f3      	cbz	r3, 8007614 <_dtoa_r+0x78c>
 80075d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 80b7 	beq.w	800774c <_dtoa_r+0x8c4>
 80075de:	b18c      	cbz	r4, 8007604 <_dtoa_r+0x77c>
 80075e0:	4629      	mov	r1, r5
 80075e2:	4622      	mov	r2, r4
 80075e4:	4658      	mov	r0, fp
 80075e6:	f000 fd11 	bl	800800c <__pow5mult>
 80075ea:	464a      	mov	r2, r9
 80075ec:	4601      	mov	r1, r0
 80075ee:	4605      	mov	r5, r0
 80075f0:	4658      	mov	r0, fp
 80075f2:	f000 fc61 	bl	8007eb8 <__multiply>
 80075f6:	4649      	mov	r1, r9
 80075f8:	9004      	str	r0, [sp, #16]
 80075fa:	4658      	mov	r0, fp
 80075fc:	f000 fb48 	bl	8007c90 <_Bfree>
 8007600:	9b04      	ldr	r3, [sp, #16]
 8007602:	4699      	mov	r9, r3
 8007604:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007606:	1b1a      	subs	r2, r3, r4
 8007608:	d004      	beq.n	8007614 <_dtoa_r+0x78c>
 800760a:	4649      	mov	r1, r9
 800760c:	4658      	mov	r0, fp
 800760e:	f000 fcfd 	bl	800800c <__pow5mult>
 8007612:	4681      	mov	r9, r0
 8007614:	2101      	movs	r1, #1
 8007616:	4658      	mov	r0, fp
 8007618:	f000 fc38 	bl	8007e8c <__i2b>
 800761c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800761e:	4604      	mov	r4, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 81cf 	beq.w	80079c4 <_dtoa_r+0xb3c>
 8007626:	461a      	mov	r2, r3
 8007628:	4601      	mov	r1, r0
 800762a:	4658      	mov	r0, fp
 800762c:	f000 fcee 	bl	800800c <__pow5mult>
 8007630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007632:	2b01      	cmp	r3, #1
 8007634:	4604      	mov	r4, r0
 8007636:	f300 8095 	bgt.w	8007764 <_dtoa_r+0x8dc>
 800763a:	9b02      	ldr	r3, [sp, #8]
 800763c:	2b00      	cmp	r3, #0
 800763e:	f040 8087 	bne.w	8007750 <_dtoa_r+0x8c8>
 8007642:	9b03      	ldr	r3, [sp, #12]
 8007644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007648:	2b00      	cmp	r3, #0
 800764a:	f040 8089 	bne.w	8007760 <_dtoa_r+0x8d8>
 800764e:	9b03      	ldr	r3, [sp, #12]
 8007650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007654:	0d1b      	lsrs	r3, r3, #20
 8007656:	051b      	lsls	r3, r3, #20
 8007658:	b12b      	cbz	r3, 8007666 <_dtoa_r+0x7de>
 800765a:	9b08      	ldr	r3, [sp, #32]
 800765c:	3301      	adds	r3, #1
 800765e:	9308      	str	r3, [sp, #32]
 8007660:	f108 0801 	add.w	r8, r8, #1
 8007664:	2301      	movs	r3, #1
 8007666:	930a      	str	r3, [sp, #40]	@ 0x28
 8007668:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 81b0 	beq.w	80079d0 <_dtoa_r+0xb48>
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007676:	6918      	ldr	r0, [r3, #16]
 8007678:	f000 fbbc 	bl	8007df4 <__hi0bits>
 800767c:	f1c0 0020 	rsb	r0, r0, #32
 8007680:	9b08      	ldr	r3, [sp, #32]
 8007682:	4418      	add	r0, r3
 8007684:	f010 001f 	ands.w	r0, r0, #31
 8007688:	d077      	beq.n	800777a <_dtoa_r+0x8f2>
 800768a:	f1c0 0320 	rsb	r3, r0, #32
 800768e:	2b04      	cmp	r3, #4
 8007690:	dd6b      	ble.n	800776a <_dtoa_r+0x8e2>
 8007692:	9b08      	ldr	r3, [sp, #32]
 8007694:	f1c0 001c 	rsb	r0, r0, #28
 8007698:	4403      	add	r3, r0
 800769a:	4480      	add	r8, r0
 800769c:	4406      	add	r6, r0
 800769e:	9308      	str	r3, [sp, #32]
 80076a0:	f1b8 0f00 	cmp.w	r8, #0
 80076a4:	dd05      	ble.n	80076b2 <_dtoa_r+0x82a>
 80076a6:	4649      	mov	r1, r9
 80076a8:	4642      	mov	r2, r8
 80076aa:	4658      	mov	r0, fp
 80076ac:	f000 fd08 	bl	80080c0 <__lshift>
 80076b0:	4681      	mov	r9, r0
 80076b2:	9b08      	ldr	r3, [sp, #32]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	dd05      	ble.n	80076c4 <_dtoa_r+0x83c>
 80076b8:	4621      	mov	r1, r4
 80076ba:	461a      	mov	r2, r3
 80076bc:	4658      	mov	r0, fp
 80076be:	f000 fcff 	bl	80080c0 <__lshift>
 80076c2:	4604      	mov	r4, r0
 80076c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d059      	beq.n	800777e <_dtoa_r+0x8f6>
 80076ca:	4621      	mov	r1, r4
 80076cc:	4648      	mov	r0, r9
 80076ce:	f000 fd63 	bl	8008198 <__mcmp>
 80076d2:	2800      	cmp	r0, #0
 80076d4:	da53      	bge.n	800777e <_dtoa_r+0x8f6>
 80076d6:	1e7b      	subs	r3, r7, #1
 80076d8:	9304      	str	r3, [sp, #16]
 80076da:	4649      	mov	r1, r9
 80076dc:	2300      	movs	r3, #0
 80076de:	220a      	movs	r2, #10
 80076e0:	4658      	mov	r0, fp
 80076e2:	f000 faf7 	bl	8007cd4 <__multadd>
 80076e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076e8:	4681      	mov	r9, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f000 8172 	beq.w	80079d4 <_dtoa_r+0xb4c>
 80076f0:	2300      	movs	r3, #0
 80076f2:	4629      	mov	r1, r5
 80076f4:	220a      	movs	r2, #10
 80076f6:	4658      	mov	r0, fp
 80076f8:	f000 faec 	bl	8007cd4 <__multadd>
 80076fc:	9b00      	ldr	r3, [sp, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	4605      	mov	r5, r0
 8007702:	dc67      	bgt.n	80077d4 <_dtoa_r+0x94c>
 8007704:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007706:	2b02      	cmp	r3, #2
 8007708:	dc41      	bgt.n	800778e <_dtoa_r+0x906>
 800770a:	e063      	b.n	80077d4 <_dtoa_r+0x94c>
 800770c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800770e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007712:	e746      	b.n	80075a2 <_dtoa_r+0x71a>
 8007714:	9b07      	ldr	r3, [sp, #28]
 8007716:	1e5c      	subs	r4, r3, #1
 8007718:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800771a:	42a3      	cmp	r3, r4
 800771c:	bfbf      	itttt	lt
 800771e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007720:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007722:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007724:	1ae3      	sublt	r3, r4, r3
 8007726:	bfb4      	ite	lt
 8007728:	18d2      	addlt	r2, r2, r3
 800772a:	1b1c      	subge	r4, r3, r4
 800772c:	9b07      	ldr	r3, [sp, #28]
 800772e:	bfbc      	itt	lt
 8007730:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007732:	2400      	movlt	r4, #0
 8007734:	2b00      	cmp	r3, #0
 8007736:	bfb5      	itete	lt
 8007738:	eba8 0603 	sublt.w	r6, r8, r3
 800773c:	9b07      	ldrge	r3, [sp, #28]
 800773e:	2300      	movlt	r3, #0
 8007740:	4646      	movge	r6, r8
 8007742:	e730      	b.n	80075a6 <_dtoa_r+0x71e>
 8007744:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007746:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007748:	4646      	mov	r6, r8
 800774a:	e735      	b.n	80075b8 <_dtoa_r+0x730>
 800774c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800774e:	e75c      	b.n	800760a <_dtoa_r+0x782>
 8007750:	2300      	movs	r3, #0
 8007752:	e788      	b.n	8007666 <_dtoa_r+0x7de>
 8007754:	3fe00000 	.word	0x3fe00000
 8007758:	40240000 	.word	0x40240000
 800775c:	40140000 	.word	0x40140000
 8007760:	9b02      	ldr	r3, [sp, #8]
 8007762:	e780      	b.n	8007666 <_dtoa_r+0x7de>
 8007764:	2300      	movs	r3, #0
 8007766:	930a      	str	r3, [sp, #40]	@ 0x28
 8007768:	e782      	b.n	8007670 <_dtoa_r+0x7e8>
 800776a:	d099      	beq.n	80076a0 <_dtoa_r+0x818>
 800776c:	9a08      	ldr	r2, [sp, #32]
 800776e:	331c      	adds	r3, #28
 8007770:	441a      	add	r2, r3
 8007772:	4498      	add	r8, r3
 8007774:	441e      	add	r6, r3
 8007776:	9208      	str	r2, [sp, #32]
 8007778:	e792      	b.n	80076a0 <_dtoa_r+0x818>
 800777a:	4603      	mov	r3, r0
 800777c:	e7f6      	b.n	800776c <_dtoa_r+0x8e4>
 800777e:	9b07      	ldr	r3, [sp, #28]
 8007780:	9704      	str	r7, [sp, #16]
 8007782:	2b00      	cmp	r3, #0
 8007784:	dc20      	bgt.n	80077c8 <_dtoa_r+0x940>
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800778a:	2b02      	cmp	r3, #2
 800778c:	dd1e      	ble.n	80077cc <_dtoa_r+0x944>
 800778e:	9b00      	ldr	r3, [sp, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	f47f aec0 	bne.w	8007516 <_dtoa_r+0x68e>
 8007796:	4621      	mov	r1, r4
 8007798:	2205      	movs	r2, #5
 800779a:	4658      	mov	r0, fp
 800779c:	f000 fa9a 	bl	8007cd4 <__multadd>
 80077a0:	4601      	mov	r1, r0
 80077a2:	4604      	mov	r4, r0
 80077a4:	4648      	mov	r0, r9
 80077a6:	f000 fcf7 	bl	8008198 <__mcmp>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	f77f aeb3 	ble.w	8007516 <_dtoa_r+0x68e>
 80077b0:	4656      	mov	r6, sl
 80077b2:	2331      	movs	r3, #49	@ 0x31
 80077b4:	f806 3b01 	strb.w	r3, [r6], #1
 80077b8:	9b04      	ldr	r3, [sp, #16]
 80077ba:	3301      	adds	r3, #1
 80077bc:	9304      	str	r3, [sp, #16]
 80077be:	e6ae      	b.n	800751e <_dtoa_r+0x696>
 80077c0:	9c07      	ldr	r4, [sp, #28]
 80077c2:	9704      	str	r7, [sp, #16]
 80077c4:	4625      	mov	r5, r4
 80077c6:	e7f3      	b.n	80077b0 <_dtoa_r+0x928>
 80077c8:	9b07      	ldr	r3, [sp, #28]
 80077ca:	9300      	str	r3, [sp, #0]
 80077cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f000 8104 	beq.w	80079dc <_dtoa_r+0xb54>
 80077d4:	2e00      	cmp	r6, #0
 80077d6:	dd05      	ble.n	80077e4 <_dtoa_r+0x95c>
 80077d8:	4629      	mov	r1, r5
 80077da:	4632      	mov	r2, r6
 80077dc:	4658      	mov	r0, fp
 80077de:	f000 fc6f 	bl	80080c0 <__lshift>
 80077e2:	4605      	mov	r5, r0
 80077e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d05a      	beq.n	80078a0 <_dtoa_r+0xa18>
 80077ea:	6869      	ldr	r1, [r5, #4]
 80077ec:	4658      	mov	r0, fp
 80077ee:	f000 fa0f 	bl	8007c10 <_Balloc>
 80077f2:	4606      	mov	r6, r0
 80077f4:	b928      	cbnz	r0, 8007802 <_dtoa_r+0x97a>
 80077f6:	4b84      	ldr	r3, [pc, #528]	@ (8007a08 <_dtoa_r+0xb80>)
 80077f8:	4602      	mov	r2, r0
 80077fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80077fe:	f7ff bb5a 	b.w	8006eb6 <_dtoa_r+0x2e>
 8007802:	692a      	ldr	r2, [r5, #16]
 8007804:	3202      	adds	r2, #2
 8007806:	0092      	lsls	r2, r2, #2
 8007808:	f105 010c 	add.w	r1, r5, #12
 800780c:	300c      	adds	r0, #12
 800780e:	f002 f94b 	bl	8009aa8 <memcpy>
 8007812:	2201      	movs	r2, #1
 8007814:	4631      	mov	r1, r6
 8007816:	4658      	mov	r0, fp
 8007818:	f000 fc52 	bl	80080c0 <__lshift>
 800781c:	f10a 0301 	add.w	r3, sl, #1
 8007820:	9307      	str	r3, [sp, #28]
 8007822:	9b00      	ldr	r3, [sp, #0]
 8007824:	4453      	add	r3, sl
 8007826:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007828:	9b02      	ldr	r3, [sp, #8]
 800782a:	f003 0301 	and.w	r3, r3, #1
 800782e:	462f      	mov	r7, r5
 8007830:	930a      	str	r3, [sp, #40]	@ 0x28
 8007832:	4605      	mov	r5, r0
 8007834:	9b07      	ldr	r3, [sp, #28]
 8007836:	4621      	mov	r1, r4
 8007838:	3b01      	subs	r3, #1
 800783a:	4648      	mov	r0, r9
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	f7ff fa9b 	bl	8006d78 <quorem>
 8007842:	4639      	mov	r1, r7
 8007844:	9002      	str	r0, [sp, #8]
 8007846:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800784a:	4648      	mov	r0, r9
 800784c:	f000 fca4 	bl	8008198 <__mcmp>
 8007850:	462a      	mov	r2, r5
 8007852:	9008      	str	r0, [sp, #32]
 8007854:	4621      	mov	r1, r4
 8007856:	4658      	mov	r0, fp
 8007858:	f000 fcba 	bl	80081d0 <__mdiff>
 800785c:	68c2      	ldr	r2, [r0, #12]
 800785e:	4606      	mov	r6, r0
 8007860:	bb02      	cbnz	r2, 80078a4 <_dtoa_r+0xa1c>
 8007862:	4601      	mov	r1, r0
 8007864:	4648      	mov	r0, r9
 8007866:	f000 fc97 	bl	8008198 <__mcmp>
 800786a:	4602      	mov	r2, r0
 800786c:	4631      	mov	r1, r6
 800786e:	4658      	mov	r0, fp
 8007870:	920e      	str	r2, [sp, #56]	@ 0x38
 8007872:	f000 fa0d 	bl	8007c90 <_Bfree>
 8007876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007878:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800787a:	9e07      	ldr	r6, [sp, #28]
 800787c:	ea43 0102 	orr.w	r1, r3, r2
 8007880:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007882:	4319      	orrs	r1, r3
 8007884:	d110      	bne.n	80078a8 <_dtoa_r+0xa20>
 8007886:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800788a:	d029      	beq.n	80078e0 <_dtoa_r+0xa58>
 800788c:	9b08      	ldr	r3, [sp, #32]
 800788e:	2b00      	cmp	r3, #0
 8007890:	dd02      	ble.n	8007898 <_dtoa_r+0xa10>
 8007892:	9b02      	ldr	r3, [sp, #8]
 8007894:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007898:	9b00      	ldr	r3, [sp, #0]
 800789a:	f883 8000 	strb.w	r8, [r3]
 800789e:	e63f      	b.n	8007520 <_dtoa_r+0x698>
 80078a0:	4628      	mov	r0, r5
 80078a2:	e7bb      	b.n	800781c <_dtoa_r+0x994>
 80078a4:	2201      	movs	r2, #1
 80078a6:	e7e1      	b.n	800786c <_dtoa_r+0x9e4>
 80078a8:	9b08      	ldr	r3, [sp, #32]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	db04      	blt.n	80078b8 <_dtoa_r+0xa30>
 80078ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078b0:	430b      	orrs	r3, r1
 80078b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078b4:	430b      	orrs	r3, r1
 80078b6:	d120      	bne.n	80078fa <_dtoa_r+0xa72>
 80078b8:	2a00      	cmp	r2, #0
 80078ba:	dded      	ble.n	8007898 <_dtoa_r+0xa10>
 80078bc:	4649      	mov	r1, r9
 80078be:	2201      	movs	r2, #1
 80078c0:	4658      	mov	r0, fp
 80078c2:	f000 fbfd 	bl	80080c0 <__lshift>
 80078c6:	4621      	mov	r1, r4
 80078c8:	4681      	mov	r9, r0
 80078ca:	f000 fc65 	bl	8008198 <__mcmp>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	dc03      	bgt.n	80078da <_dtoa_r+0xa52>
 80078d2:	d1e1      	bne.n	8007898 <_dtoa_r+0xa10>
 80078d4:	f018 0f01 	tst.w	r8, #1
 80078d8:	d0de      	beq.n	8007898 <_dtoa_r+0xa10>
 80078da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80078de:	d1d8      	bne.n	8007892 <_dtoa_r+0xa0a>
 80078e0:	9a00      	ldr	r2, [sp, #0]
 80078e2:	2339      	movs	r3, #57	@ 0x39
 80078e4:	7013      	strb	r3, [r2, #0]
 80078e6:	4633      	mov	r3, r6
 80078e8:	461e      	mov	r6, r3
 80078ea:	3b01      	subs	r3, #1
 80078ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80078f0:	2a39      	cmp	r2, #57	@ 0x39
 80078f2:	d052      	beq.n	800799a <_dtoa_r+0xb12>
 80078f4:	3201      	adds	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]
 80078f8:	e612      	b.n	8007520 <_dtoa_r+0x698>
 80078fa:	2a00      	cmp	r2, #0
 80078fc:	dd07      	ble.n	800790e <_dtoa_r+0xa86>
 80078fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007902:	d0ed      	beq.n	80078e0 <_dtoa_r+0xa58>
 8007904:	9a00      	ldr	r2, [sp, #0]
 8007906:	f108 0301 	add.w	r3, r8, #1
 800790a:	7013      	strb	r3, [r2, #0]
 800790c:	e608      	b.n	8007520 <_dtoa_r+0x698>
 800790e:	9b07      	ldr	r3, [sp, #28]
 8007910:	9a07      	ldr	r2, [sp, #28]
 8007912:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007916:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007918:	4293      	cmp	r3, r2
 800791a:	d028      	beq.n	800796e <_dtoa_r+0xae6>
 800791c:	4649      	mov	r1, r9
 800791e:	2300      	movs	r3, #0
 8007920:	220a      	movs	r2, #10
 8007922:	4658      	mov	r0, fp
 8007924:	f000 f9d6 	bl	8007cd4 <__multadd>
 8007928:	42af      	cmp	r7, r5
 800792a:	4681      	mov	r9, r0
 800792c:	f04f 0300 	mov.w	r3, #0
 8007930:	f04f 020a 	mov.w	r2, #10
 8007934:	4639      	mov	r1, r7
 8007936:	4658      	mov	r0, fp
 8007938:	d107      	bne.n	800794a <_dtoa_r+0xac2>
 800793a:	f000 f9cb 	bl	8007cd4 <__multadd>
 800793e:	4607      	mov	r7, r0
 8007940:	4605      	mov	r5, r0
 8007942:	9b07      	ldr	r3, [sp, #28]
 8007944:	3301      	adds	r3, #1
 8007946:	9307      	str	r3, [sp, #28]
 8007948:	e774      	b.n	8007834 <_dtoa_r+0x9ac>
 800794a:	f000 f9c3 	bl	8007cd4 <__multadd>
 800794e:	4629      	mov	r1, r5
 8007950:	4607      	mov	r7, r0
 8007952:	2300      	movs	r3, #0
 8007954:	220a      	movs	r2, #10
 8007956:	4658      	mov	r0, fp
 8007958:	f000 f9bc 	bl	8007cd4 <__multadd>
 800795c:	4605      	mov	r5, r0
 800795e:	e7f0      	b.n	8007942 <_dtoa_r+0xaba>
 8007960:	9b00      	ldr	r3, [sp, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	bfcc      	ite	gt
 8007966:	461e      	movgt	r6, r3
 8007968:	2601      	movle	r6, #1
 800796a:	4456      	add	r6, sl
 800796c:	2700      	movs	r7, #0
 800796e:	4649      	mov	r1, r9
 8007970:	2201      	movs	r2, #1
 8007972:	4658      	mov	r0, fp
 8007974:	f000 fba4 	bl	80080c0 <__lshift>
 8007978:	4621      	mov	r1, r4
 800797a:	4681      	mov	r9, r0
 800797c:	f000 fc0c 	bl	8008198 <__mcmp>
 8007980:	2800      	cmp	r0, #0
 8007982:	dcb0      	bgt.n	80078e6 <_dtoa_r+0xa5e>
 8007984:	d102      	bne.n	800798c <_dtoa_r+0xb04>
 8007986:	f018 0f01 	tst.w	r8, #1
 800798a:	d1ac      	bne.n	80078e6 <_dtoa_r+0xa5e>
 800798c:	4633      	mov	r3, r6
 800798e:	461e      	mov	r6, r3
 8007990:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007994:	2a30      	cmp	r2, #48	@ 0x30
 8007996:	d0fa      	beq.n	800798e <_dtoa_r+0xb06>
 8007998:	e5c2      	b.n	8007520 <_dtoa_r+0x698>
 800799a:	459a      	cmp	sl, r3
 800799c:	d1a4      	bne.n	80078e8 <_dtoa_r+0xa60>
 800799e:	9b04      	ldr	r3, [sp, #16]
 80079a0:	3301      	adds	r3, #1
 80079a2:	9304      	str	r3, [sp, #16]
 80079a4:	2331      	movs	r3, #49	@ 0x31
 80079a6:	f88a 3000 	strb.w	r3, [sl]
 80079aa:	e5b9      	b.n	8007520 <_dtoa_r+0x698>
 80079ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80079ae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007a0c <_dtoa_r+0xb84>
 80079b2:	b11b      	cbz	r3, 80079bc <_dtoa_r+0xb34>
 80079b4:	f10a 0308 	add.w	r3, sl, #8
 80079b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	4650      	mov	r0, sl
 80079be:	b019      	add	sp, #100	@ 0x64
 80079c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	f77f ae37 	ble.w	800763a <_dtoa_r+0x7b2>
 80079cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80079d0:	2001      	movs	r0, #1
 80079d2:	e655      	b.n	8007680 <_dtoa_r+0x7f8>
 80079d4:	9b00      	ldr	r3, [sp, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f77f aed6 	ble.w	8007788 <_dtoa_r+0x900>
 80079dc:	4656      	mov	r6, sl
 80079de:	4621      	mov	r1, r4
 80079e0:	4648      	mov	r0, r9
 80079e2:	f7ff f9c9 	bl	8006d78 <quorem>
 80079e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80079ea:	f806 8b01 	strb.w	r8, [r6], #1
 80079ee:	9b00      	ldr	r3, [sp, #0]
 80079f0:	eba6 020a 	sub.w	r2, r6, sl
 80079f4:	4293      	cmp	r3, r2
 80079f6:	ddb3      	ble.n	8007960 <_dtoa_r+0xad8>
 80079f8:	4649      	mov	r1, r9
 80079fa:	2300      	movs	r3, #0
 80079fc:	220a      	movs	r2, #10
 80079fe:	4658      	mov	r0, fp
 8007a00:	f000 f968 	bl	8007cd4 <__multadd>
 8007a04:	4681      	mov	r9, r0
 8007a06:	e7ea      	b.n	80079de <_dtoa_r+0xb56>
 8007a08:	0800b589 	.word	0x0800b589
 8007a0c:	0800b50d 	.word	0x0800b50d

08007a10 <_free_r>:
 8007a10:	b538      	push	{r3, r4, r5, lr}
 8007a12:	4605      	mov	r5, r0
 8007a14:	2900      	cmp	r1, #0
 8007a16:	d041      	beq.n	8007a9c <_free_r+0x8c>
 8007a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a1c:	1f0c      	subs	r4, r1, #4
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	bfb8      	it	lt
 8007a22:	18e4      	addlt	r4, r4, r3
 8007a24:	f000 f8e8 	bl	8007bf8 <__malloc_lock>
 8007a28:	4a1d      	ldr	r2, [pc, #116]	@ (8007aa0 <_free_r+0x90>)
 8007a2a:	6813      	ldr	r3, [r2, #0]
 8007a2c:	b933      	cbnz	r3, 8007a3c <_free_r+0x2c>
 8007a2e:	6063      	str	r3, [r4, #4]
 8007a30:	6014      	str	r4, [r2, #0]
 8007a32:	4628      	mov	r0, r5
 8007a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a38:	f000 b8e4 	b.w	8007c04 <__malloc_unlock>
 8007a3c:	42a3      	cmp	r3, r4
 8007a3e:	d908      	bls.n	8007a52 <_free_r+0x42>
 8007a40:	6820      	ldr	r0, [r4, #0]
 8007a42:	1821      	adds	r1, r4, r0
 8007a44:	428b      	cmp	r3, r1
 8007a46:	bf01      	itttt	eq
 8007a48:	6819      	ldreq	r1, [r3, #0]
 8007a4a:	685b      	ldreq	r3, [r3, #4]
 8007a4c:	1809      	addeq	r1, r1, r0
 8007a4e:	6021      	streq	r1, [r4, #0]
 8007a50:	e7ed      	b.n	8007a2e <_free_r+0x1e>
 8007a52:	461a      	mov	r2, r3
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	b10b      	cbz	r3, 8007a5c <_free_r+0x4c>
 8007a58:	42a3      	cmp	r3, r4
 8007a5a:	d9fa      	bls.n	8007a52 <_free_r+0x42>
 8007a5c:	6811      	ldr	r1, [r2, #0]
 8007a5e:	1850      	adds	r0, r2, r1
 8007a60:	42a0      	cmp	r0, r4
 8007a62:	d10b      	bne.n	8007a7c <_free_r+0x6c>
 8007a64:	6820      	ldr	r0, [r4, #0]
 8007a66:	4401      	add	r1, r0
 8007a68:	1850      	adds	r0, r2, r1
 8007a6a:	4283      	cmp	r3, r0
 8007a6c:	6011      	str	r1, [r2, #0]
 8007a6e:	d1e0      	bne.n	8007a32 <_free_r+0x22>
 8007a70:	6818      	ldr	r0, [r3, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	6053      	str	r3, [r2, #4]
 8007a76:	4408      	add	r0, r1
 8007a78:	6010      	str	r0, [r2, #0]
 8007a7a:	e7da      	b.n	8007a32 <_free_r+0x22>
 8007a7c:	d902      	bls.n	8007a84 <_free_r+0x74>
 8007a7e:	230c      	movs	r3, #12
 8007a80:	602b      	str	r3, [r5, #0]
 8007a82:	e7d6      	b.n	8007a32 <_free_r+0x22>
 8007a84:	6820      	ldr	r0, [r4, #0]
 8007a86:	1821      	adds	r1, r4, r0
 8007a88:	428b      	cmp	r3, r1
 8007a8a:	bf04      	itt	eq
 8007a8c:	6819      	ldreq	r1, [r3, #0]
 8007a8e:	685b      	ldreq	r3, [r3, #4]
 8007a90:	6063      	str	r3, [r4, #4]
 8007a92:	bf04      	itt	eq
 8007a94:	1809      	addeq	r1, r1, r0
 8007a96:	6021      	streq	r1, [r4, #0]
 8007a98:	6054      	str	r4, [r2, #4]
 8007a9a:	e7ca      	b.n	8007a32 <_free_r+0x22>
 8007a9c:	bd38      	pop	{r3, r4, r5, pc}
 8007a9e:	bf00      	nop
 8007aa0:	20000530 	.word	0x20000530

08007aa4 <malloc>:
 8007aa4:	4b02      	ldr	r3, [pc, #8]	@ (8007ab0 <malloc+0xc>)
 8007aa6:	4601      	mov	r1, r0
 8007aa8:	6818      	ldr	r0, [r3, #0]
 8007aaa:	f000 b825 	b.w	8007af8 <_malloc_r>
 8007aae:	bf00      	nop
 8007ab0:	20000018 	.word	0x20000018

08007ab4 <sbrk_aligned>:
 8007ab4:	b570      	push	{r4, r5, r6, lr}
 8007ab6:	4e0f      	ldr	r6, [pc, #60]	@ (8007af4 <sbrk_aligned+0x40>)
 8007ab8:	460c      	mov	r4, r1
 8007aba:	6831      	ldr	r1, [r6, #0]
 8007abc:	4605      	mov	r5, r0
 8007abe:	b911      	cbnz	r1, 8007ac6 <sbrk_aligned+0x12>
 8007ac0:	f001 ffe2 	bl	8009a88 <_sbrk_r>
 8007ac4:	6030      	str	r0, [r6, #0]
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	4628      	mov	r0, r5
 8007aca:	f001 ffdd 	bl	8009a88 <_sbrk_r>
 8007ace:	1c43      	adds	r3, r0, #1
 8007ad0:	d103      	bne.n	8007ada <sbrk_aligned+0x26>
 8007ad2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	bd70      	pop	{r4, r5, r6, pc}
 8007ada:	1cc4      	adds	r4, r0, #3
 8007adc:	f024 0403 	bic.w	r4, r4, #3
 8007ae0:	42a0      	cmp	r0, r4
 8007ae2:	d0f8      	beq.n	8007ad6 <sbrk_aligned+0x22>
 8007ae4:	1a21      	subs	r1, r4, r0
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	f001 ffce 	bl	8009a88 <_sbrk_r>
 8007aec:	3001      	adds	r0, #1
 8007aee:	d1f2      	bne.n	8007ad6 <sbrk_aligned+0x22>
 8007af0:	e7ef      	b.n	8007ad2 <sbrk_aligned+0x1e>
 8007af2:	bf00      	nop
 8007af4:	2000052c 	.word	0x2000052c

08007af8 <_malloc_r>:
 8007af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007afc:	1ccd      	adds	r5, r1, #3
 8007afe:	f025 0503 	bic.w	r5, r5, #3
 8007b02:	3508      	adds	r5, #8
 8007b04:	2d0c      	cmp	r5, #12
 8007b06:	bf38      	it	cc
 8007b08:	250c      	movcc	r5, #12
 8007b0a:	2d00      	cmp	r5, #0
 8007b0c:	4606      	mov	r6, r0
 8007b0e:	db01      	blt.n	8007b14 <_malloc_r+0x1c>
 8007b10:	42a9      	cmp	r1, r5
 8007b12:	d904      	bls.n	8007b1e <_malloc_r+0x26>
 8007b14:	230c      	movs	r3, #12
 8007b16:	6033      	str	r3, [r6, #0]
 8007b18:	2000      	movs	r0, #0
 8007b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007bf4 <_malloc_r+0xfc>
 8007b22:	f000 f869 	bl	8007bf8 <__malloc_lock>
 8007b26:	f8d8 3000 	ldr.w	r3, [r8]
 8007b2a:	461c      	mov	r4, r3
 8007b2c:	bb44      	cbnz	r4, 8007b80 <_malloc_r+0x88>
 8007b2e:	4629      	mov	r1, r5
 8007b30:	4630      	mov	r0, r6
 8007b32:	f7ff ffbf 	bl	8007ab4 <sbrk_aligned>
 8007b36:	1c43      	adds	r3, r0, #1
 8007b38:	4604      	mov	r4, r0
 8007b3a:	d158      	bne.n	8007bee <_malloc_r+0xf6>
 8007b3c:	f8d8 4000 	ldr.w	r4, [r8]
 8007b40:	4627      	mov	r7, r4
 8007b42:	2f00      	cmp	r7, #0
 8007b44:	d143      	bne.n	8007bce <_malloc_r+0xd6>
 8007b46:	2c00      	cmp	r4, #0
 8007b48:	d04b      	beq.n	8007be2 <_malloc_r+0xea>
 8007b4a:	6823      	ldr	r3, [r4, #0]
 8007b4c:	4639      	mov	r1, r7
 8007b4e:	4630      	mov	r0, r6
 8007b50:	eb04 0903 	add.w	r9, r4, r3
 8007b54:	f001 ff98 	bl	8009a88 <_sbrk_r>
 8007b58:	4581      	cmp	r9, r0
 8007b5a:	d142      	bne.n	8007be2 <_malloc_r+0xea>
 8007b5c:	6821      	ldr	r1, [r4, #0]
 8007b5e:	1a6d      	subs	r5, r5, r1
 8007b60:	4629      	mov	r1, r5
 8007b62:	4630      	mov	r0, r6
 8007b64:	f7ff ffa6 	bl	8007ab4 <sbrk_aligned>
 8007b68:	3001      	adds	r0, #1
 8007b6a:	d03a      	beq.n	8007be2 <_malloc_r+0xea>
 8007b6c:	6823      	ldr	r3, [r4, #0]
 8007b6e:	442b      	add	r3, r5
 8007b70:	6023      	str	r3, [r4, #0]
 8007b72:	f8d8 3000 	ldr.w	r3, [r8]
 8007b76:	685a      	ldr	r2, [r3, #4]
 8007b78:	bb62      	cbnz	r2, 8007bd4 <_malloc_r+0xdc>
 8007b7a:	f8c8 7000 	str.w	r7, [r8]
 8007b7e:	e00f      	b.n	8007ba0 <_malloc_r+0xa8>
 8007b80:	6822      	ldr	r2, [r4, #0]
 8007b82:	1b52      	subs	r2, r2, r5
 8007b84:	d420      	bmi.n	8007bc8 <_malloc_r+0xd0>
 8007b86:	2a0b      	cmp	r2, #11
 8007b88:	d917      	bls.n	8007bba <_malloc_r+0xc2>
 8007b8a:	1961      	adds	r1, r4, r5
 8007b8c:	42a3      	cmp	r3, r4
 8007b8e:	6025      	str	r5, [r4, #0]
 8007b90:	bf18      	it	ne
 8007b92:	6059      	strne	r1, [r3, #4]
 8007b94:	6863      	ldr	r3, [r4, #4]
 8007b96:	bf08      	it	eq
 8007b98:	f8c8 1000 	streq.w	r1, [r8]
 8007b9c:	5162      	str	r2, [r4, r5]
 8007b9e:	604b      	str	r3, [r1, #4]
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	f000 f82f 	bl	8007c04 <__malloc_unlock>
 8007ba6:	f104 000b 	add.w	r0, r4, #11
 8007baa:	1d23      	adds	r3, r4, #4
 8007bac:	f020 0007 	bic.w	r0, r0, #7
 8007bb0:	1ac2      	subs	r2, r0, r3
 8007bb2:	bf1c      	itt	ne
 8007bb4:	1a1b      	subne	r3, r3, r0
 8007bb6:	50a3      	strne	r3, [r4, r2]
 8007bb8:	e7af      	b.n	8007b1a <_malloc_r+0x22>
 8007bba:	6862      	ldr	r2, [r4, #4]
 8007bbc:	42a3      	cmp	r3, r4
 8007bbe:	bf0c      	ite	eq
 8007bc0:	f8c8 2000 	streq.w	r2, [r8]
 8007bc4:	605a      	strne	r2, [r3, #4]
 8007bc6:	e7eb      	b.n	8007ba0 <_malloc_r+0xa8>
 8007bc8:	4623      	mov	r3, r4
 8007bca:	6864      	ldr	r4, [r4, #4]
 8007bcc:	e7ae      	b.n	8007b2c <_malloc_r+0x34>
 8007bce:	463c      	mov	r4, r7
 8007bd0:	687f      	ldr	r7, [r7, #4]
 8007bd2:	e7b6      	b.n	8007b42 <_malloc_r+0x4a>
 8007bd4:	461a      	mov	r2, r3
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	42a3      	cmp	r3, r4
 8007bda:	d1fb      	bne.n	8007bd4 <_malloc_r+0xdc>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	6053      	str	r3, [r2, #4]
 8007be0:	e7de      	b.n	8007ba0 <_malloc_r+0xa8>
 8007be2:	230c      	movs	r3, #12
 8007be4:	6033      	str	r3, [r6, #0]
 8007be6:	4630      	mov	r0, r6
 8007be8:	f000 f80c 	bl	8007c04 <__malloc_unlock>
 8007bec:	e794      	b.n	8007b18 <_malloc_r+0x20>
 8007bee:	6005      	str	r5, [r0, #0]
 8007bf0:	e7d6      	b.n	8007ba0 <_malloc_r+0xa8>
 8007bf2:	bf00      	nop
 8007bf4:	20000530 	.word	0x20000530

08007bf8 <__malloc_lock>:
 8007bf8:	4801      	ldr	r0, [pc, #4]	@ (8007c00 <__malloc_lock+0x8>)
 8007bfa:	f7ff b8b4 	b.w	8006d66 <__retarget_lock_acquire_recursive>
 8007bfe:	bf00      	nop
 8007c00:	20000528 	.word	0x20000528

08007c04 <__malloc_unlock>:
 8007c04:	4801      	ldr	r0, [pc, #4]	@ (8007c0c <__malloc_unlock+0x8>)
 8007c06:	f7ff b8af 	b.w	8006d68 <__retarget_lock_release_recursive>
 8007c0a:	bf00      	nop
 8007c0c:	20000528 	.word	0x20000528

08007c10 <_Balloc>:
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	69c6      	ldr	r6, [r0, #28]
 8007c14:	4604      	mov	r4, r0
 8007c16:	460d      	mov	r5, r1
 8007c18:	b976      	cbnz	r6, 8007c38 <_Balloc+0x28>
 8007c1a:	2010      	movs	r0, #16
 8007c1c:	f7ff ff42 	bl	8007aa4 <malloc>
 8007c20:	4602      	mov	r2, r0
 8007c22:	61e0      	str	r0, [r4, #28]
 8007c24:	b920      	cbnz	r0, 8007c30 <_Balloc+0x20>
 8007c26:	4b18      	ldr	r3, [pc, #96]	@ (8007c88 <_Balloc+0x78>)
 8007c28:	4818      	ldr	r0, [pc, #96]	@ (8007c8c <_Balloc+0x7c>)
 8007c2a:	216b      	movs	r1, #107	@ 0x6b
 8007c2c:	f001 ff54 	bl	8009ad8 <__assert_func>
 8007c30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c34:	6006      	str	r6, [r0, #0]
 8007c36:	60c6      	str	r6, [r0, #12]
 8007c38:	69e6      	ldr	r6, [r4, #28]
 8007c3a:	68f3      	ldr	r3, [r6, #12]
 8007c3c:	b183      	cbz	r3, 8007c60 <_Balloc+0x50>
 8007c3e:	69e3      	ldr	r3, [r4, #28]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c46:	b9b8      	cbnz	r0, 8007c78 <_Balloc+0x68>
 8007c48:	2101      	movs	r1, #1
 8007c4a:	fa01 f605 	lsl.w	r6, r1, r5
 8007c4e:	1d72      	adds	r2, r6, #5
 8007c50:	0092      	lsls	r2, r2, #2
 8007c52:	4620      	mov	r0, r4
 8007c54:	f001 ff5e 	bl	8009b14 <_calloc_r>
 8007c58:	b160      	cbz	r0, 8007c74 <_Balloc+0x64>
 8007c5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c5e:	e00e      	b.n	8007c7e <_Balloc+0x6e>
 8007c60:	2221      	movs	r2, #33	@ 0x21
 8007c62:	2104      	movs	r1, #4
 8007c64:	4620      	mov	r0, r4
 8007c66:	f001 ff55 	bl	8009b14 <_calloc_r>
 8007c6a:	69e3      	ldr	r3, [r4, #28]
 8007c6c:	60f0      	str	r0, [r6, #12]
 8007c6e:	68db      	ldr	r3, [r3, #12]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1e4      	bne.n	8007c3e <_Balloc+0x2e>
 8007c74:	2000      	movs	r0, #0
 8007c76:	bd70      	pop	{r4, r5, r6, pc}
 8007c78:	6802      	ldr	r2, [r0, #0]
 8007c7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c7e:	2300      	movs	r3, #0
 8007c80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c84:	e7f7      	b.n	8007c76 <_Balloc+0x66>
 8007c86:	bf00      	nop
 8007c88:	0800b51a 	.word	0x0800b51a
 8007c8c:	0800b59a 	.word	0x0800b59a

08007c90 <_Bfree>:
 8007c90:	b570      	push	{r4, r5, r6, lr}
 8007c92:	69c6      	ldr	r6, [r0, #28]
 8007c94:	4605      	mov	r5, r0
 8007c96:	460c      	mov	r4, r1
 8007c98:	b976      	cbnz	r6, 8007cb8 <_Bfree+0x28>
 8007c9a:	2010      	movs	r0, #16
 8007c9c:	f7ff ff02 	bl	8007aa4 <malloc>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	61e8      	str	r0, [r5, #28]
 8007ca4:	b920      	cbnz	r0, 8007cb0 <_Bfree+0x20>
 8007ca6:	4b09      	ldr	r3, [pc, #36]	@ (8007ccc <_Bfree+0x3c>)
 8007ca8:	4809      	ldr	r0, [pc, #36]	@ (8007cd0 <_Bfree+0x40>)
 8007caa:	218f      	movs	r1, #143	@ 0x8f
 8007cac:	f001 ff14 	bl	8009ad8 <__assert_func>
 8007cb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cb4:	6006      	str	r6, [r0, #0]
 8007cb6:	60c6      	str	r6, [r0, #12]
 8007cb8:	b13c      	cbz	r4, 8007cca <_Bfree+0x3a>
 8007cba:	69eb      	ldr	r3, [r5, #28]
 8007cbc:	6862      	ldr	r2, [r4, #4]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cc4:	6021      	str	r1, [r4, #0]
 8007cc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007cca:	bd70      	pop	{r4, r5, r6, pc}
 8007ccc:	0800b51a 	.word	0x0800b51a
 8007cd0:	0800b59a 	.word	0x0800b59a

08007cd4 <__multadd>:
 8007cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd8:	690d      	ldr	r5, [r1, #16]
 8007cda:	4607      	mov	r7, r0
 8007cdc:	460c      	mov	r4, r1
 8007cde:	461e      	mov	r6, r3
 8007ce0:	f101 0c14 	add.w	ip, r1, #20
 8007ce4:	2000      	movs	r0, #0
 8007ce6:	f8dc 3000 	ldr.w	r3, [ip]
 8007cea:	b299      	uxth	r1, r3
 8007cec:	fb02 6101 	mla	r1, r2, r1, r6
 8007cf0:	0c1e      	lsrs	r6, r3, #16
 8007cf2:	0c0b      	lsrs	r3, r1, #16
 8007cf4:	fb02 3306 	mla	r3, r2, r6, r3
 8007cf8:	b289      	uxth	r1, r1
 8007cfa:	3001      	adds	r0, #1
 8007cfc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d00:	4285      	cmp	r5, r0
 8007d02:	f84c 1b04 	str.w	r1, [ip], #4
 8007d06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d0a:	dcec      	bgt.n	8007ce6 <__multadd+0x12>
 8007d0c:	b30e      	cbz	r6, 8007d52 <__multadd+0x7e>
 8007d0e:	68a3      	ldr	r3, [r4, #8]
 8007d10:	42ab      	cmp	r3, r5
 8007d12:	dc19      	bgt.n	8007d48 <__multadd+0x74>
 8007d14:	6861      	ldr	r1, [r4, #4]
 8007d16:	4638      	mov	r0, r7
 8007d18:	3101      	adds	r1, #1
 8007d1a:	f7ff ff79 	bl	8007c10 <_Balloc>
 8007d1e:	4680      	mov	r8, r0
 8007d20:	b928      	cbnz	r0, 8007d2e <__multadd+0x5a>
 8007d22:	4602      	mov	r2, r0
 8007d24:	4b0c      	ldr	r3, [pc, #48]	@ (8007d58 <__multadd+0x84>)
 8007d26:	480d      	ldr	r0, [pc, #52]	@ (8007d5c <__multadd+0x88>)
 8007d28:	21ba      	movs	r1, #186	@ 0xba
 8007d2a:	f001 fed5 	bl	8009ad8 <__assert_func>
 8007d2e:	6922      	ldr	r2, [r4, #16]
 8007d30:	3202      	adds	r2, #2
 8007d32:	f104 010c 	add.w	r1, r4, #12
 8007d36:	0092      	lsls	r2, r2, #2
 8007d38:	300c      	adds	r0, #12
 8007d3a:	f001 feb5 	bl	8009aa8 <memcpy>
 8007d3e:	4621      	mov	r1, r4
 8007d40:	4638      	mov	r0, r7
 8007d42:	f7ff ffa5 	bl	8007c90 <_Bfree>
 8007d46:	4644      	mov	r4, r8
 8007d48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d4c:	3501      	adds	r5, #1
 8007d4e:	615e      	str	r6, [r3, #20]
 8007d50:	6125      	str	r5, [r4, #16]
 8007d52:	4620      	mov	r0, r4
 8007d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d58:	0800b589 	.word	0x0800b589
 8007d5c:	0800b59a 	.word	0x0800b59a

08007d60 <__s2b>:
 8007d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d64:	460c      	mov	r4, r1
 8007d66:	4615      	mov	r5, r2
 8007d68:	461f      	mov	r7, r3
 8007d6a:	2209      	movs	r2, #9
 8007d6c:	3308      	adds	r3, #8
 8007d6e:	4606      	mov	r6, r0
 8007d70:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d74:	2100      	movs	r1, #0
 8007d76:	2201      	movs	r2, #1
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	db09      	blt.n	8007d90 <__s2b+0x30>
 8007d7c:	4630      	mov	r0, r6
 8007d7e:	f7ff ff47 	bl	8007c10 <_Balloc>
 8007d82:	b940      	cbnz	r0, 8007d96 <__s2b+0x36>
 8007d84:	4602      	mov	r2, r0
 8007d86:	4b19      	ldr	r3, [pc, #100]	@ (8007dec <__s2b+0x8c>)
 8007d88:	4819      	ldr	r0, [pc, #100]	@ (8007df0 <__s2b+0x90>)
 8007d8a:	21d3      	movs	r1, #211	@ 0xd3
 8007d8c:	f001 fea4 	bl	8009ad8 <__assert_func>
 8007d90:	0052      	lsls	r2, r2, #1
 8007d92:	3101      	adds	r1, #1
 8007d94:	e7f0      	b.n	8007d78 <__s2b+0x18>
 8007d96:	9b08      	ldr	r3, [sp, #32]
 8007d98:	6143      	str	r3, [r0, #20]
 8007d9a:	2d09      	cmp	r5, #9
 8007d9c:	f04f 0301 	mov.w	r3, #1
 8007da0:	6103      	str	r3, [r0, #16]
 8007da2:	dd16      	ble.n	8007dd2 <__s2b+0x72>
 8007da4:	f104 0909 	add.w	r9, r4, #9
 8007da8:	46c8      	mov	r8, r9
 8007daa:	442c      	add	r4, r5
 8007dac:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007db0:	4601      	mov	r1, r0
 8007db2:	3b30      	subs	r3, #48	@ 0x30
 8007db4:	220a      	movs	r2, #10
 8007db6:	4630      	mov	r0, r6
 8007db8:	f7ff ff8c 	bl	8007cd4 <__multadd>
 8007dbc:	45a0      	cmp	r8, r4
 8007dbe:	d1f5      	bne.n	8007dac <__s2b+0x4c>
 8007dc0:	f1a5 0408 	sub.w	r4, r5, #8
 8007dc4:	444c      	add	r4, r9
 8007dc6:	1b2d      	subs	r5, r5, r4
 8007dc8:	1963      	adds	r3, r4, r5
 8007dca:	42bb      	cmp	r3, r7
 8007dcc:	db04      	blt.n	8007dd8 <__s2b+0x78>
 8007dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dd2:	340a      	adds	r4, #10
 8007dd4:	2509      	movs	r5, #9
 8007dd6:	e7f6      	b.n	8007dc6 <__s2b+0x66>
 8007dd8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007ddc:	4601      	mov	r1, r0
 8007dde:	3b30      	subs	r3, #48	@ 0x30
 8007de0:	220a      	movs	r2, #10
 8007de2:	4630      	mov	r0, r6
 8007de4:	f7ff ff76 	bl	8007cd4 <__multadd>
 8007de8:	e7ee      	b.n	8007dc8 <__s2b+0x68>
 8007dea:	bf00      	nop
 8007dec:	0800b589 	.word	0x0800b589
 8007df0:	0800b59a 	.word	0x0800b59a

08007df4 <__hi0bits>:
 8007df4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007df8:	4603      	mov	r3, r0
 8007dfa:	bf36      	itet	cc
 8007dfc:	0403      	lslcc	r3, r0, #16
 8007dfe:	2000      	movcs	r0, #0
 8007e00:	2010      	movcc	r0, #16
 8007e02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e06:	bf3c      	itt	cc
 8007e08:	021b      	lslcc	r3, r3, #8
 8007e0a:	3008      	addcc	r0, #8
 8007e0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e10:	bf3c      	itt	cc
 8007e12:	011b      	lslcc	r3, r3, #4
 8007e14:	3004      	addcc	r0, #4
 8007e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e1a:	bf3c      	itt	cc
 8007e1c:	009b      	lslcc	r3, r3, #2
 8007e1e:	3002      	addcc	r0, #2
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	db05      	blt.n	8007e30 <__hi0bits+0x3c>
 8007e24:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e28:	f100 0001 	add.w	r0, r0, #1
 8007e2c:	bf08      	it	eq
 8007e2e:	2020      	moveq	r0, #32
 8007e30:	4770      	bx	lr

08007e32 <__lo0bits>:
 8007e32:	6803      	ldr	r3, [r0, #0]
 8007e34:	4602      	mov	r2, r0
 8007e36:	f013 0007 	ands.w	r0, r3, #7
 8007e3a:	d00b      	beq.n	8007e54 <__lo0bits+0x22>
 8007e3c:	07d9      	lsls	r1, r3, #31
 8007e3e:	d421      	bmi.n	8007e84 <__lo0bits+0x52>
 8007e40:	0798      	lsls	r0, r3, #30
 8007e42:	bf49      	itett	mi
 8007e44:	085b      	lsrmi	r3, r3, #1
 8007e46:	089b      	lsrpl	r3, r3, #2
 8007e48:	2001      	movmi	r0, #1
 8007e4a:	6013      	strmi	r3, [r2, #0]
 8007e4c:	bf5c      	itt	pl
 8007e4e:	6013      	strpl	r3, [r2, #0]
 8007e50:	2002      	movpl	r0, #2
 8007e52:	4770      	bx	lr
 8007e54:	b299      	uxth	r1, r3
 8007e56:	b909      	cbnz	r1, 8007e5c <__lo0bits+0x2a>
 8007e58:	0c1b      	lsrs	r3, r3, #16
 8007e5a:	2010      	movs	r0, #16
 8007e5c:	b2d9      	uxtb	r1, r3
 8007e5e:	b909      	cbnz	r1, 8007e64 <__lo0bits+0x32>
 8007e60:	3008      	adds	r0, #8
 8007e62:	0a1b      	lsrs	r3, r3, #8
 8007e64:	0719      	lsls	r1, r3, #28
 8007e66:	bf04      	itt	eq
 8007e68:	091b      	lsreq	r3, r3, #4
 8007e6a:	3004      	addeq	r0, #4
 8007e6c:	0799      	lsls	r1, r3, #30
 8007e6e:	bf04      	itt	eq
 8007e70:	089b      	lsreq	r3, r3, #2
 8007e72:	3002      	addeq	r0, #2
 8007e74:	07d9      	lsls	r1, r3, #31
 8007e76:	d403      	bmi.n	8007e80 <__lo0bits+0x4e>
 8007e78:	085b      	lsrs	r3, r3, #1
 8007e7a:	f100 0001 	add.w	r0, r0, #1
 8007e7e:	d003      	beq.n	8007e88 <__lo0bits+0x56>
 8007e80:	6013      	str	r3, [r2, #0]
 8007e82:	4770      	bx	lr
 8007e84:	2000      	movs	r0, #0
 8007e86:	4770      	bx	lr
 8007e88:	2020      	movs	r0, #32
 8007e8a:	4770      	bx	lr

08007e8c <__i2b>:
 8007e8c:	b510      	push	{r4, lr}
 8007e8e:	460c      	mov	r4, r1
 8007e90:	2101      	movs	r1, #1
 8007e92:	f7ff febd 	bl	8007c10 <_Balloc>
 8007e96:	4602      	mov	r2, r0
 8007e98:	b928      	cbnz	r0, 8007ea6 <__i2b+0x1a>
 8007e9a:	4b05      	ldr	r3, [pc, #20]	@ (8007eb0 <__i2b+0x24>)
 8007e9c:	4805      	ldr	r0, [pc, #20]	@ (8007eb4 <__i2b+0x28>)
 8007e9e:	f240 1145 	movw	r1, #325	@ 0x145
 8007ea2:	f001 fe19 	bl	8009ad8 <__assert_func>
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	6144      	str	r4, [r0, #20]
 8007eaa:	6103      	str	r3, [r0, #16]
 8007eac:	bd10      	pop	{r4, pc}
 8007eae:	bf00      	nop
 8007eb0:	0800b589 	.word	0x0800b589
 8007eb4:	0800b59a 	.word	0x0800b59a

08007eb8 <__multiply>:
 8007eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ebc:	4614      	mov	r4, r2
 8007ebe:	690a      	ldr	r2, [r1, #16]
 8007ec0:	6923      	ldr	r3, [r4, #16]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	bfa8      	it	ge
 8007ec6:	4623      	movge	r3, r4
 8007ec8:	460f      	mov	r7, r1
 8007eca:	bfa4      	itt	ge
 8007ecc:	460c      	movge	r4, r1
 8007ece:	461f      	movge	r7, r3
 8007ed0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007ed4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007ed8:	68a3      	ldr	r3, [r4, #8]
 8007eda:	6861      	ldr	r1, [r4, #4]
 8007edc:	eb0a 0609 	add.w	r6, sl, r9
 8007ee0:	42b3      	cmp	r3, r6
 8007ee2:	b085      	sub	sp, #20
 8007ee4:	bfb8      	it	lt
 8007ee6:	3101      	addlt	r1, #1
 8007ee8:	f7ff fe92 	bl	8007c10 <_Balloc>
 8007eec:	b930      	cbnz	r0, 8007efc <__multiply+0x44>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	4b44      	ldr	r3, [pc, #272]	@ (8008004 <__multiply+0x14c>)
 8007ef2:	4845      	ldr	r0, [pc, #276]	@ (8008008 <__multiply+0x150>)
 8007ef4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ef8:	f001 fdee 	bl	8009ad8 <__assert_func>
 8007efc:	f100 0514 	add.w	r5, r0, #20
 8007f00:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f04:	462b      	mov	r3, r5
 8007f06:	2200      	movs	r2, #0
 8007f08:	4543      	cmp	r3, r8
 8007f0a:	d321      	bcc.n	8007f50 <__multiply+0x98>
 8007f0c:	f107 0114 	add.w	r1, r7, #20
 8007f10:	f104 0214 	add.w	r2, r4, #20
 8007f14:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007f18:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007f1c:	9302      	str	r3, [sp, #8]
 8007f1e:	1b13      	subs	r3, r2, r4
 8007f20:	3b15      	subs	r3, #21
 8007f22:	f023 0303 	bic.w	r3, r3, #3
 8007f26:	3304      	adds	r3, #4
 8007f28:	f104 0715 	add.w	r7, r4, #21
 8007f2c:	42ba      	cmp	r2, r7
 8007f2e:	bf38      	it	cc
 8007f30:	2304      	movcc	r3, #4
 8007f32:	9301      	str	r3, [sp, #4]
 8007f34:	9b02      	ldr	r3, [sp, #8]
 8007f36:	9103      	str	r1, [sp, #12]
 8007f38:	428b      	cmp	r3, r1
 8007f3a:	d80c      	bhi.n	8007f56 <__multiply+0x9e>
 8007f3c:	2e00      	cmp	r6, #0
 8007f3e:	dd03      	ble.n	8007f48 <__multiply+0x90>
 8007f40:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d05b      	beq.n	8008000 <__multiply+0x148>
 8007f48:	6106      	str	r6, [r0, #16]
 8007f4a:	b005      	add	sp, #20
 8007f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f50:	f843 2b04 	str.w	r2, [r3], #4
 8007f54:	e7d8      	b.n	8007f08 <__multiply+0x50>
 8007f56:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f5a:	f1ba 0f00 	cmp.w	sl, #0
 8007f5e:	d024      	beq.n	8007faa <__multiply+0xf2>
 8007f60:	f104 0e14 	add.w	lr, r4, #20
 8007f64:	46a9      	mov	r9, r5
 8007f66:	f04f 0c00 	mov.w	ip, #0
 8007f6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f6e:	f8d9 3000 	ldr.w	r3, [r9]
 8007f72:	fa1f fb87 	uxth.w	fp, r7
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f7c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007f80:	f8d9 7000 	ldr.w	r7, [r9]
 8007f84:	4463      	add	r3, ip
 8007f86:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007f8a:	fb0a c70b 	mla	r7, sl, fp, ip
 8007f8e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007f98:	4572      	cmp	r2, lr
 8007f9a:	f849 3b04 	str.w	r3, [r9], #4
 8007f9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007fa2:	d8e2      	bhi.n	8007f6a <__multiply+0xb2>
 8007fa4:	9b01      	ldr	r3, [sp, #4]
 8007fa6:	f845 c003 	str.w	ip, [r5, r3]
 8007faa:	9b03      	ldr	r3, [sp, #12]
 8007fac:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007fb0:	3104      	adds	r1, #4
 8007fb2:	f1b9 0f00 	cmp.w	r9, #0
 8007fb6:	d021      	beq.n	8007ffc <__multiply+0x144>
 8007fb8:	682b      	ldr	r3, [r5, #0]
 8007fba:	f104 0c14 	add.w	ip, r4, #20
 8007fbe:	46ae      	mov	lr, r5
 8007fc0:	f04f 0a00 	mov.w	sl, #0
 8007fc4:	f8bc b000 	ldrh.w	fp, [ip]
 8007fc8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007fcc:	fb09 770b 	mla	r7, r9, fp, r7
 8007fd0:	4457      	add	r7, sl
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fd8:	f84e 3b04 	str.w	r3, [lr], #4
 8007fdc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007fe0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fe4:	f8be 3000 	ldrh.w	r3, [lr]
 8007fe8:	fb09 330a 	mla	r3, r9, sl, r3
 8007fec:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007ff0:	4562      	cmp	r2, ip
 8007ff2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ff6:	d8e5      	bhi.n	8007fc4 <__multiply+0x10c>
 8007ff8:	9f01      	ldr	r7, [sp, #4]
 8007ffa:	51eb      	str	r3, [r5, r7]
 8007ffc:	3504      	adds	r5, #4
 8007ffe:	e799      	b.n	8007f34 <__multiply+0x7c>
 8008000:	3e01      	subs	r6, #1
 8008002:	e79b      	b.n	8007f3c <__multiply+0x84>
 8008004:	0800b589 	.word	0x0800b589
 8008008:	0800b59a 	.word	0x0800b59a

0800800c <__pow5mult>:
 800800c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008010:	4615      	mov	r5, r2
 8008012:	f012 0203 	ands.w	r2, r2, #3
 8008016:	4607      	mov	r7, r0
 8008018:	460e      	mov	r6, r1
 800801a:	d007      	beq.n	800802c <__pow5mult+0x20>
 800801c:	4c25      	ldr	r4, [pc, #148]	@ (80080b4 <__pow5mult+0xa8>)
 800801e:	3a01      	subs	r2, #1
 8008020:	2300      	movs	r3, #0
 8008022:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008026:	f7ff fe55 	bl	8007cd4 <__multadd>
 800802a:	4606      	mov	r6, r0
 800802c:	10ad      	asrs	r5, r5, #2
 800802e:	d03d      	beq.n	80080ac <__pow5mult+0xa0>
 8008030:	69fc      	ldr	r4, [r7, #28]
 8008032:	b97c      	cbnz	r4, 8008054 <__pow5mult+0x48>
 8008034:	2010      	movs	r0, #16
 8008036:	f7ff fd35 	bl	8007aa4 <malloc>
 800803a:	4602      	mov	r2, r0
 800803c:	61f8      	str	r0, [r7, #28]
 800803e:	b928      	cbnz	r0, 800804c <__pow5mult+0x40>
 8008040:	4b1d      	ldr	r3, [pc, #116]	@ (80080b8 <__pow5mult+0xac>)
 8008042:	481e      	ldr	r0, [pc, #120]	@ (80080bc <__pow5mult+0xb0>)
 8008044:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008048:	f001 fd46 	bl	8009ad8 <__assert_func>
 800804c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008050:	6004      	str	r4, [r0, #0]
 8008052:	60c4      	str	r4, [r0, #12]
 8008054:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008058:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800805c:	b94c      	cbnz	r4, 8008072 <__pow5mult+0x66>
 800805e:	f240 2171 	movw	r1, #625	@ 0x271
 8008062:	4638      	mov	r0, r7
 8008064:	f7ff ff12 	bl	8007e8c <__i2b>
 8008068:	2300      	movs	r3, #0
 800806a:	f8c8 0008 	str.w	r0, [r8, #8]
 800806e:	4604      	mov	r4, r0
 8008070:	6003      	str	r3, [r0, #0]
 8008072:	f04f 0900 	mov.w	r9, #0
 8008076:	07eb      	lsls	r3, r5, #31
 8008078:	d50a      	bpl.n	8008090 <__pow5mult+0x84>
 800807a:	4631      	mov	r1, r6
 800807c:	4622      	mov	r2, r4
 800807e:	4638      	mov	r0, r7
 8008080:	f7ff ff1a 	bl	8007eb8 <__multiply>
 8008084:	4631      	mov	r1, r6
 8008086:	4680      	mov	r8, r0
 8008088:	4638      	mov	r0, r7
 800808a:	f7ff fe01 	bl	8007c90 <_Bfree>
 800808e:	4646      	mov	r6, r8
 8008090:	106d      	asrs	r5, r5, #1
 8008092:	d00b      	beq.n	80080ac <__pow5mult+0xa0>
 8008094:	6820      	ldr	r0, [r4, #0]
 8008096:	b938      	cbnz	r0, 80080a8 <__pow5mult+0x9c>
 8008098:	4622      	mov	r2, r4
 800809a:	4621      	mov	r1, r4
 800809c:	4638      	mov	r0, r7
 800809e:	f7ff ff0b 	bl	8007eb8 <__multiply>
 80080a2:	6020      	str	r0, [r4, #0]
 80080a4:	f8c0 9000 	str.w	r9, [r0]
 80080a8:	4604      	mov	r4, r0
 80080aa:	e7e4      	b.n	8008076 <__pow5mult+0x6a>
 80080ac:	4630      	mov	r0, r6
 80080ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080b2:	bf00      	nop
 80080b4:	0800b5f4 	.word	0x0800b5f4
 80080b8:	0800b51a 	.word	0x0800b51a
 80080bc:	0800b59a 	.word	0x0800b59a

080080c0 <__lshift>:
 80080c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080c4:	460c      	mov	r4, r1
 80080c6:	6849      	ldr	r1, [r1, #4]
 80080c8:	6923      	ldr	r3, [r4, #16]
 80080ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080ce:	68a3      	ldr	r3, [r4, #8]
 80080d0:	4607      	mov	r7, r0
 80080d2:	4691      	mov	r9, r2
 80080d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080d8:	f108 0601 	add.w	r6, r8, #1
 80080dc:	42b3      	cmp	r3, r6
 80080de:	db0b      	blt.n	80080f8 <__lshift+0x38>
 80080e0:	4638      	mov	r0, r7
 80080e2:	f7ff fd95 	bl	8007c10 <_Balloc>
 80080e6:	4605      	mov	r5, r0
 80080e8:	b948      	cbnz	r0, 80080fe <__lshift+0x3e>
 80080ea:	4602      	mov	r2, r0
 80080ec:	4b28      	ldr	r3, [pc, #160]	@ (8008190 <__lshift+0xd0>)
 80080ee:	4829      	ldr	r0, [pc, #164]	@ (8008194 <__lshift+0xd4>)
 80080f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80080f4:	f001 fcf0 	bl	8009ad8 <__assert_func>
 80080f8:	3101      	adds	r1, #1
 80080fa:	005b      	lsls	r3, r3, #1
 80080fc:	e7ee      	b.n	80080dc <__lshift+0x1c>
 80080fe:	2300      	movs	r3, #0
 8008100:	f100 0114 	add.w	r1, r0, #20
 8008104:	f100 0210 	add.w	r2, r0, #16
 8008108:	4618      	mov	r0, r3
 800810a:	4553      	cmp	r3, sl
 800810c:	db33      	blt.n	8008176 <__lshift+0xb6>
 800810e:	6920      	ldr	r0, [r4, #16]
 8008110:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008114:	f104 0314 	add.w	r3, r4, #20
 8008118:	f019 091f 	ands.w	r9, r9, #31
 800811c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008120:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008124:	d02b      	beq.n	800817e <__lshift+0xbe>
 8008126:	f1c9 0e20 	rsb	lr, r9, #32
 800812a:	468a      	mov	sl, r1
 800812c:	2200      	movs	r2, #0
 800812e:	6818      	ldr	r0, [r3, #0]
 8008130:	fa00 f009 	lsl.w	r0, r0, r9
 8008134:	4310      	orrs	r0, r2
 8008136:	f84a 0b04 	str.w	r0, [sl], #4
 800813a:	f853 2b04 	ldr.w	r2, [r3], #4
 800813e:	459c      	cmp	ip, r3
 8008140:	fa22 f20e 	lsr.w	r2, r2, lr
 8008144:	d8f3      	bhi.n	800812e <__lshift+0x6e>
 8008146:	ebac 0304 	sub.w	r3, ip, r4
 800814a:	3b15      	subs	r3, #21
 800814c:	f023 0303 	bic.w	r3, r3, #3
 8008150:	3304      	adds	r3, #4
 8008152:	f104 0015 	add.w	r0, r4, #21
 8008156:	4584      	cmp	ip, r0
 8008158:	bf38      	it	cc
 800815a:	2304      	movcc	r3, #4
 800815c:	50ca      	str	r2, [r1, r3]
 800815e:	b10a      	cbz	r2, 8008164 <__lshift+0xa4>
 8008160:	f108 0602 	add.w	r6, r8, #2
 8008164:	3e01      	subs	r6, #1
 8008166:	4638      	mov	r0, r7
 8008168:	612e      	str	r6, [r5, #16]
 800816a:	4621      	mov	r1, r4
 800816c:	f7ff fd90 	bl	8007c90 <_Bfree>
 8008170:	4628      	mov	r0, r5
 8008172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008176:	f842 0f04 	str.w	r0, [r2, #4]!
 800817a:	3301      	adds	r3, #1
 800817c:	e7c5      	b.n	800810a <__lshift+0x4a>
 800817e:	3904      	subs	r1, #4
 8008180:	f853 2b04 	ldr.w	r2, [r3], #4
 8008184:	f841 2f04 	str.w	r2, [r1, #4]!
 8008188:	459c      	cmp	ip, r3
 800818a:	d8f9      	bhi.n	8008180 <__lshift+0xc0>
 800818c:	e7ea      	b.n	8008164 <__lshift+0xa4>
 800818e:	bf00      	nop
 8008190:	0800b589 	.word	0x0800b589
 8008194:	0800b59a 	.word	0x0800b59a

08008198 <__mcmp>:
 8008198:	690a      	ldr	r2, [r1, #16]
 800819a:	4603      	mov	r3, r0
 800819c:	6900      	ldr	r0, [r0, #16]
 800819e:	1a80      	subs	r0, r0, r2
 80081a0:	b530      	push	{r4, r5, lr}
 80081a2:	d10e      	bne.n	80081c2 <__mcmp+0x2a>
 80081a4:	3314      	adds	r3, #20
 80081a6:	3114      	adds	r1, #20
 80081a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80081ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081b8:	4295      	cmp	r5, r2
 80081ba:	d003      	beq.n	80081c4 <__mcmp+0x2c>
 80081bc:	d205      	bcs.n	80081ca <__mcmp+0x32>
 80081be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081c2:	bd30      	pop	{r4, r5, pc}
 80081c4:	42a3      	cmp	r3, r4
 80081c6:	d3f3      	bcc.n	80081b0 <__mcmp+0x18>
 80081c8:	e7fb      	b.n	80081c2 <__mcmp+0x2a>
 80081ca:	2001      	movs	r0, #1
 80081cc:	e7f9      	b.n	80081c2 <__mcmp+0x2a>
	...

080081d0 <__mdiff>:
 80081d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	4689      	mov	r9, r1
 80081d6:	4606      	mov	r6, r0
 80081d8:	4611      	mov	r1, r2
 80081da:	4648      	mov	r0, r9
 80081dc:	4614      	mov	r4, r2
 80081de:	f7ff ffdb 	bl	8008198 <__mcmp>
 80081e2:	1e05      	subs	r5, r0, #0
 80081e4:	d112      	bne.n	800820c <__mdiff+0x3c>
 80081e6:	4629      	mov	r1, r5
 80081e8:	4630      	mov	r0, r6
 80081ea:	f7ff fd11 	bl	8007c10 <_Balloc>
 80081ee:	4602      	mov	r2, r0
 80081f0:	b928      	cbnz	r0, 80081fe <__mdiff+0x2e>
 80081f2:	4b3f      	ldr	r3, [pc, #252]	@ (80082f0 <__mdiff+0x120>)
 80081f4:	f240 2137 	movw	r1, #567	@ 0x237
 80081f8:	483e      	ldr	r0, [pc, #248]	@ (80082f4 <__mdiff+0x124>)
 80081fa:	f001 fc6d 	bl	8009ad8 <__assert_func>
 80081fe:	2301      	movs	r3, #1
 8008200:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008204:	4610      	mov	r0, r2
 8008206:	b003      	add	sp, #12
 8008208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800820c:	bfbc      	itt	lt
 800820e:	464b      	movlt	r3, r9
 8008210:	46a1      	movlt	r9, r4
 8008212:	4630      	mov	r0, r6
 8008214:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008218:	bfba      	itte	lt
 800821a:	461c      	movlt	r4, r3
 800821c:	2501      	movlt	r5, #1
 800821e:	2500      	movge	r5, #0
 8008220:	f7ff fcf6 	bl	8007c10 <_Balloc>
 8008224:	4602      	mov	r2, r0
 8008226:	b918      	cbnz	r0, 8008230 <__mdiff+0x60>
 8008228:	4b31      	ldr	r3, [pc, #196]	@ (80082f0 <__mdiff+0x120>)
 800822a:	f240 2145 	movw	r1, #581	@ 0x245
 800822e:	e7e3      	b.n	80081f8 <__mdiff+0x28>
 8008230:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008234:	6926      	ldr	r6, [r4, #16]
 8008236:	60c5      	str	r5, [r0, #12]
 8008238:	f109 0310 	add.w	r3, r9, #16
 800823c:	f109 0514 	add.w	r5, r9, #20
 8008240:	f104 0e14 	add.w	lr, r4, #20
 8008244:	f100 0b14 	add.w	fp, r0, #20
 8008248:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800824c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008250:	9301      	str	r3, [sp, #4]
 8008252:	46d9      	mov	r9, fp
 8008254:	f04f 0c00 	mov.w	ip, #0
 8008258:	9b01      	ldr	r3, [sp, #4]
 800825a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800825e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008262:	9301      	str	r3, [sp, #4]
 8008264:	fa1f f38a 	uxth.w	r3, sl
 8008268:	4619      	mov	r1, r3
 800826a:	b283      	uxth	r3, r0
 800826c:	1acb      	subs	r3, r1, r3
 800826e:	0c00      	lsrs	r0, r0, #16
 8008270:	4463      	add	r3, ip
 8008272:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008276:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800827a:	b29b      	uxth	r3, r3
 800827c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008280:	4576      	cmp	r6, lr
 8008282:	f849 3b04 	str.w	r3, [r9], #4
 8008286:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800828a:	d8e5      	bhi.n	8008258 <__mdiff+0x88>
 800828c:	1b33      	subs	r3, r6, r4
 800828e:	3b15      	subs	r3, #21
 8008290:	f023 0303 	bic.w	r3, r3, #3
 8008294:	3415      	adds	r4, #21
 8008296:	3304      	adds	r3, #4
 8008298:	42a6      	cmp	r6, r4
 800829a:	bf38      	it	cc
 800829c:	2304      	movcc	r3, #4
 800829e:	441d      	add	r5, r3
 80082a0:	445b      	add	r3, fp
 80082a2:	461e      	mov	r6, r3
 80082a4:	462c      	mov	r4, r5
 80082a6:	4544      	cmp	r4, r8
 80082a8:	d30e      	bcc.n	80082c8 <__mdiff+0xf8>
 80082aa:	f108 0103 	add.w	r1, r8, #3
 80082ae:	1b49      	subs	r1, r1, r5
 80082b0:	f021 0103 	bic.w	r1, r1, #3
 80082b4:	3d03      	subs	r5, #3
 80082b6:	45a8      	cmp	r8, r5
 80082b8:	bf38      	it	cc
 80082ba:	2100      	movcc	r1, #0
 80082bc:	440b      	add	r3, r1
 80082be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082c2:	b191      	cbz	r1, 80082ea <__mdiff+0x11a>
 80082c4:	6117      	str	r7, [r2, #16]
 80082c6:	e79d      	b.n	8008204 <__mdiff+0x34>
 80082c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80082cc:	46e6      	mov	lr, ip
 80082ce:	0c08      	lsrs	r0, r1, #16
 80082d0:	fa1c fc81 	uxtah	ip, ip, r1
 80082d4:	4471      	add	r1, lr
 80082d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082da:	b289      	uxth	r1, r1
 80082dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082e0:	f846 1b04 	str.w	r1, [r6], #4
 80082e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082e8:	e7dd      	b.n	80082a6 <__mdiff+0xd6>
 80082ea:	3f01      	subs	r7, #1
 80082ec:	e7e7      	b.n	80082be <__mdiff+0xee>
 80082ee:	bf00      	nop
 80082f0:	0800b589 	.word	0x0800b589
 80082f4:	0800b59a 	.word	0x0800b59a

080082f8 <__ulp>:
 80082f8:	b082      	sub	sp, #8
 80082fa:	ed8d 0b00 	vstr	d0, [sp]
 80082fe:	9a01      	ldr	r2, [sp, #4]
 8008300:	4b0f      	ldr	r3, [pc, #60]	@ (8008340 <__ulp+0x48>)
 8008302:	4013      	ands	r3, r2
 8008304:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008308:	2b00      	cmp	r3, #0
 800830a:	dc08      	bgt.n	800831e <__ulp+0x26>
 800830c:	425b      	negs	r3, r3
 800830e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008312:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008316:	da04      	bge.n	8008322 <__ulp+0x2a>
 8008318:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800831c:	4113      	asrs	r3, r2
 800831e:	2200      	movs	r2, #0
 8008320:	e008      	b.n	8008334 <__ulp+0x3c>
 8008322:	f1a2 0314 	sub.w	r3, r2, #20
 8008326:	2b1e      	cmp	r3, #30
 8008328:	bfda      	itte	le
 800832a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800832e:	40da      	lsrle	r2, r3
 8008330:	2201      	movgt	r2, #1
 8008332:	2300      	movs	r3, #0
 8008334:	4619      	mov	r1, r3
 8008336:	4610      	mov	r0, r2
 8008338:	ec41 0b10 	vmov	d0, r0, r1
 800833c:	b002      	add	sp, #8
 800833e:	4770      	bx	lr
 8008340:	7ff00000 	.word	0x7ff00000

08008344 <__b2d>:
 8008344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008348:	6906      	ldr	r6, [r0, #16]
 800834a:	f100 0814 	add.w	r8, r0, #20
 800834e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008352:	1f37      	subs	r7, r6, #4
 8008354:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008358:	4610      	mov	r0, r2
 800835a:	f7ff fd4b 	bl	8007df4 <__hi0bits>
 800835e:	f1c0 0320 	rsb	r3, r0, #32
 8008362:	280a      	cmp	r0, #10
 8008364:	600b      	str	r3, [r1, #0]
 8008366:	491b      	ldr	r1, [pc, #108]	@ (80083d4 <__b2d+0x90>)
 8008368:	dc15      	bgt.n	8008396 <__b2d+0x52>
 800836a:	f1c0 0c0b 	rsb	ip, r0, #11
 800836e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008372:	45b8      	cmp	r8, r7
 8008374:	ea43 0501 	orr.w	r5, r3, r1
 8008378:	bf34      	ite	cc
 800837a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800837e:	2300      	movcs	r3, #0
 8008380:	3015      	adds	r0, #21
 8008382:	fa02 f000 	lsl.w	r0, r2, r0
 8008386:	fa23 f30c 	lsr.w	r3, r3, ip
 800838a:	4303      	orrs	r3, r0
 800838c:	461c      	mov	r4, r3
 800838e:	ec45 4b10 	vmov	d0, r4, r5
 8008392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008396:	45b8      	cmp	r8, r7
 8008398:	bf3a      	itte	cc
 800839a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800839e:	f1a6 0708 	subcc.w	r7, r6, #8
 80083a2:	2300      	movcs	r3, #0
 80083a4:	380b      	subs	r0, #11
 80083a6:	d012      	beq.n	80083ce <__b2d+0x8a>
 80083a8:	f1c0 0120 	rsb	r1, r0, #32
 80083ac:	fa23 f401 	lsr.w	r4, r3, r1
 80083b0:	4082      	lsls	r2, r0
 80083b2:	4322      	orrs	r2, r4
 80083b4:	4547      	cmp	r7, r8
 80083b6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80083ba:	bf8c      	ite	hi
 80083bc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80083c0:	2200      	movls	r2, #0
 80083c2:	4083      	lsls	r3, r0
 80083c4:	40ca      	lsrs	r2, r1
 80083c6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80083ca:	4313      	orrs	r3, r2
 80083cc:	e7de      	b.n	800838c <__b2d+0x48>
 80083ce:	ea42 0501 	orr.w	r5, r2, r1
 80083d2:	e7db      	b.n	800838c <__b2d+0x48>
 80083d4:	3ff00000 	.word	0x3ff00000

080083d8 <__d2b>:
 80083d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083dc:	460f      	mov	r7, r1
 80083de:	2101      	movs	r1, #1
 80083e0:	ec59 8b10 	vmov	r8, r9, d0
 80083e4:	4616      	mov	r6, r2
 80083e6:	f7ff fc13 	bl	8007c10 <_Balloc>
 80083ea:	4604      	mov	r4, r0
 80083ec:	b930      	cbnz	r0, 80083fc <__d2b+0x24>
 80083ee:	4602      	mov	r2, r0
 80083f0:	4b23      	ldr	r3, [pc, #140]	@ (8008480 <__d2b+0xa8>)
 80083f2:	4824      	ldr	r0, [pc, #144]	@ (8008484 <__d2b+0xac>)
 80083f4:	f240 310f 	movw	r1, #783	@ 0x30f
 80083f8:	f001 fb6e 	bl	8009ad8 <__assert_func>
 80083fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008400:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008404:	b10d      	cbz	r5, 800840a <__d2b+0x32>
 8008406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800840a:	9301      	str	r3, [sp, #4]
 800840c:	f1b8 0300 	subs.w	r3, r8, #0
 8008410:	d023      	beq.n	800845a <__d2b+0x82>
 8008412:	4668      	mov	r0, sp
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	f7ff fd0c 	bl	8007e32 <__lo0bits>
 800841a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800841e:	b1d0      	cbz	r0, 8008456 <__d2b+0x7e>
 8008420:	f1c0 0320 	rsb	r3, r0, #32
 8008424:	fa02 f303 	lsl.w	r3, r2, r3
 8008428:	430b      	orrs	r3, r1
 800842a:	40c2      	lsrs	r2, r0
 800842c:	6163      	str	r3, [r4, #20]
 800842e:	9201      	str	r2, [sp, #4]
 8008430:	9b01      	ldr	r3, [sp, #4]
 8008432:	61a3      	str	r3, [r4, #24]
 8008434:	2b00      	cmp	r3, #0
 8008436:	bf0c      	ite	eq
 8008438:	2201      	moveq	r2, #1
 800843a:	2202      	movne	r2, #2
 800843c:	6122      	str	r2, [r4, #16]
 800843e:	b1a5      	cbz	r5, 800846a <__d2b+0x92>
 8008440:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008444:	4405      	add	r5, r0
 8008446:	603d      	str	r5, [r7, #0]
 8008448:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800844c:	6030      	str	r0, [r6, #0]
 800844e:	4620      	mov	r0, r4
 8008450:	b003      	add	sp, #12
 8008452:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008456:	6161      	str	r1, [r4, #20]
 8008458:	e7ea      	b.n	8008430 <__d2b+0x58>
 800845a:	a801      	add	r0, sp, #4
 800845c:	f7ff fce9 	bl	8007e32 <__lo0bits>
 8008460:	9b01      	ldr	r3, [sp, #4]
 8008462:	6163      	str	r3, [r4, #20]
 8008464:	3020      	adds	r0, #32
 8008466:	2201      	movs	r2, #1
 8008468:	e7e8      	b.n	800843c <__d2b+0x64>
 800846a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800846e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008472:	6038      	str	r0, [r7, #0]
 8008474:	6918      	ldr	r0, [r3, #16]
 8008476:	f7ff fcbd 	bl	8007df4 <__hi0bits>
 800847a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800847e:	e7e5      	b.n	800844c <__d2b+0x74>
 8008480:	0800b589 	.word	0x0800b589
 8008484:	0800b59a 	.word	0x0800b59a

08008488 <__ratio>:
 8008488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	b085      	sub	sp, #20
 800848e:	e9cd 1000 	strd	r1, r0, [sp]
 8008492:	a902      	add	r1, sp, #8
 8008494:	f7ff ff56 	bl	8008344 <__b2d>
 8008498:	9800      	ldr	r0, [sp, #0]
 800849a:	a903      	add	r1, sp, #12
 800849c:	ec55 4b10 	vmov	r4, r5, d0
 80084a0:	f7ff ff50 	bl	8008344 <__b2d>
 80084a4:	9b01      	ldr	r3, [sp, #4]
 80084a6:	6919      	ldr	r1, [r3, #16]
 80084a8:	9b00      	ldr	r3, [sp, #0]
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	1ac9      	subs	r1, r1, r3
 80084ae:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80084b2:	1a9b      	subs	r3, r3, r2
 80084b4:	ec5b ab10 	vmov	sl, fp, d0
 80084b8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80084bc:	2b00      	cmp	r3, #0
 80084be:	bfce      	itee	gt
 80084c0:	462a      	movgt	r2, r5
 80084c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80084c6:	465a      	movle	r2, fp
 80084c8:	462f      	mov	r7, r5
 80084ca:	46d9      	mov	r9, fp
 80084cc:	bfcc      	ite	gt
 80084ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80084d2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80084d6:	464b      	mov	r3, r9
 80084d8:	4652      	mov	r2, sl
 80084da:	4620      	mov	r0, r4
 80084dc:	4639      	mov	r1, r7
 80084de:	f7f8 f9d5 	bl	800088c <__aeabi_ddiv>
 80084e2:	ec41 0b10 	vmov	d0, r0, r1
 80084e6:	b005      	add	sp, #20
 80084e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080084ec <__copybits>:
 80084ec:	3901      	subs	r1, #1
 80084ee:	b570      	push	{r4, r5, r6, lr}
 80084f0:	1149      	asrs	r1, r1, #5
 80084f2:	6914      	ldr	r4, [r2, #16]
 80084f4:	3101      	adds	r1, #1
 80084f6:	f102 0314 	add.w	r3, r2, #20
 80084fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80084fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008502:	1f05      	subs	r5, r0, #4
 8008504:	42a3      	cmp	r3, r4
 8008506:	d30c      	bcc.n	8008522 <__copybits+0x36>
 8008508:	1aa3      	subs	r3, r4, r2
 800850a:	3b11      	subs	r3, #17
 800850c:	f023 0303 	bic.w	r3, r3, #3
 8008510:	3211      	adds	r2, #17
 8008512:	42a2      	cmp	r2, r4
 8008514:	bf88      	it	hi
 8008516:	2300      	movhi	r3, #0
 8008518:	4418      	add	r0, r3
 800851a:	2300      	movs	r3, #0
 800851c:	4288      	cmp	r0, r1
 800851e:	d305      	bcc.n	800852c <__copybits+0x40>
 8008520:	bd70      	pop	{r4, r5, r6, pc}
 8008522:	f853 6b04 	ldr.w	r6, [r3], #4
 8008526:	f845 6f04 	str.w	r6, [r5, #4]!
 800852a:	e7eb      	b.n	8008504 <__copybits+0x18>
 800852c:	f840 3b04 	str.w	r3, [r0], #4
 8008530:	e7f4      	b.n	800851c <__copybits+0x30>

08008532 <__any_on>:
 8008532:	f100 0214 	add.w	r2, r0, #20
 8008536:	6900      	ldr	r0, [r0, #16]
 8008538:	114b      	asrs	r3, r1, #5
 800853a:	4298      	cmp	r0, r3
 800853c:	b510      	push	{r4, lr}
 800853e:	db11      	blt.n	8008564 <__any_on+0x32>
 8008540:	dd0a      	ble.n	8008558 <__any_on+0x26>
 8008542:	f011 011f 	ands.w	r1, r1, #31
 8008546:	d007      	beq.n	8008558 <__any_on+0x26>
 8008548:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800854c:	fa24 f001 	lsr.w	r0, r4, r1
 8008550:	fa00 f101 	lsl.w	r1, r0, r1
 8008554:	428c      	cmp	r4, r1
 8008556:	d10b      	bne.n	8008570 <__any_on+0x3e>
 8008558:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800855c:	4293      	cmp	r3, r2
 800855e:	d803      	bhi.n	8008568 <__any_on+0x36>
 8008560:	2000      	movs	r0, #0
 8008562:	bd10      	pop	{r4, pc}
 8008564:	4603      	mov	r3, r0
 8008566:	e7f7      	b.n	8008558 <__any_on+0x26>
 8008568:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800856c:	2900      	cmp	r1, #0
 800856e:	d0f5      	beq.n	800855c <__any_on+0x2a>
 8008570:	2001      	movs	r0, #1
 8008572:	e7f6      	b.n	8008562 <__any_on+0x30>

08008574 <sulp>:
 8008574:	b570      	push	{r4, r5, r6, lr}
 8008576:	4604      	mov	r4, r0
 8008578:	460d      	mov	r5, r1
 800857a:	ec45 4b10 	vmov	d0, r4, r5
 800857e:	4616      	mov	r6, r2
 8008580:	f7ff feba 	bl	80082f8 <__ulp>
 8008584:	ec51 0b10 	vmov	r0, r1, d0
 8008588:	b17e      	cbz	r6, 80085aa <sulp+0x36>
 800858a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800858e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008592:	2b00      	cmp	r3, #0
 8008594:	dd09      	ble.n	80085aa <sulp+0x36>
 8008596:	051b      	lsls	r3, r3, #20
 8008598:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800859c:	2400      	movs	r4, #0
 800859e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80085a2:	4622      	mov	r2, r4
 80085a4:	462b      	mov	r3, r5
 80085a6:	f7f8 f847 	bl	8000638 <__aeabi_dmul>
 80085aa:	ec41 0b10 	vmov	d0, r0, r1
 80085ae:	bd70      	pop	{r4, r5, r6, pc}

080085b0 <_strtod_l>:
 80085b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b4:	b09f      	sub	sp, #124	@ 0x7c
 80085b6:	460c      	mov	r4, r1
 80085b8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80085ba:	2200      	movs	r2, #0
 80085bc:	921a      	str	r2, [sp, #104]	@ 0x68
 80085be:	9005      	str	r0, [sp, #20]
 80085c0:	f04f 0a00 	mov.w	sl, #0
 80085c4:	f04f 0b00 	mov.w	fp, #0
 80085c8:	460a      	mov	r2, r1
 80085ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80085cc:	7811      	ldrb	r1, [r2, #0]
 80085ce:	292b      	cmp	r1, #43	@ 0x2b
 80085d0:	d04a      	beq.n	8008668 <_strtod_l+0xb8>
 80085d2:	d838      	bhi.n	8008646 <_strtod_l+0x96>
 80085d4:	290d      	cmp	r1, #13
 80085d6:	d832      	bhi.n	800863e <_strtod_l+0x8e>
 80085d8:	2908      	cmp	r1, #8
 80085da:	d832      	bhi.n	8008642 <_strtod_l+0x92>
 80085dc:	2900      	cmp	r1, #0
 80085de:	d03b      	beq.n	8008658 <_strtod_l+0xa8>
 80085e0:	2200      	movs	r2, #0
 80085e2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80085e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80085e6:	782a      	ldrb	r2, [r5, #0]
 80085e8:	2a30      	cmp	r2, #48	@ 0x30
 80085ea:	f040 80b3 	bne.w	8008754 <_strtod_l+0x1a4>
 80085ee:	786a      	ldrb	r2, [r5, #1]
 80085f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80085f4:	2a58      	cmp	r2, #88	@ 0x58
 80085f6:	d16e      	bne.n	80086d6 <_strtod_l+0x126>
 80085f8:	9302      	str	r3, [sp, #8]
 80085fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085fc:	9301      	str	r3, [sp, #4]
 80085fe:	ab1a      	add	r3, sp, #104	@ 0x68
 8008600:	9300      	str	r3, [sp, #0]
 8008602:	4a8e      	ldr	r2, [pc, #568]	@ (800883c <_strtod_l+0x28c>)
 8008604:	9805      	ldr	r0, [sp, #20]
 8008606:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008608:	a919      	add	r1, sp, #100	@ 0x64
 800860a:	f001 faff 	bl	8009c0c <__gethex>
 800860e:	f010 060f 	ands.w	r6, r0, #15
 8008612:	4604      	mov	r4, r0
 8008614:	d005      	beq.n	8008622 <_strtod_l+0x72>
 8008616:	2e06      	cmp	r6, #6
 8008618:	d128      	bne.n	800866c <_strtod_l+0xbc>
 800861a:	3501      	adds	r5, #1
 800861c:	2300      	movs	r3, #0
 800861e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008620:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008622:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008624:	2b00      	cmp	r3, #0
 8008626:	f040 858e 	bne.w	8009146 <_strtod_l+0xb96>
 800862a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800862c:	b1cb      	cbz	r3, 8008662 <_strtod_l+0xb2>
 800862e:	4652      	mov	r2, sl
 8008630:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008634:	ec43 2b10 	vmov	d0, r2, r3
 8008638:	b01f      	add	sp, #124	@ 0x7c
 800863a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800863e:	2920      	cmp	r1, #32
 8008640:	d1ce      	bne.n	80085e0 <_strtod_l+0x30>
 8008642:	3201      	adds	r2, #1
 8008644:	e7c1      	b.n	80085ca <_strtod_l+0x1a>
 8008646:	292d      	cmp	r1, #45	@ 0x2d
 8008648:	d1ca      	bne.n	80085e0 <_strtod_l+0x30>
 800864a:	2101      	movs	r1, #1
 800864c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800864e:	1c51      	adds	r1, r2, #1
 8008650:	9119      	str	r1, [sp, #100]	@ 0x64
 8008652:	7852      	ldrb	r2, [r2, #1]
 8008654:	2a00      	cmp	r2, #0
 8008656:	d1c5      	bne.n	80085e4 <_strtod_l+0x34>
 8008658:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800865a:	9419      	str	r4, [sp, #100]	@ 0x64
 800865c:	2b00      	cmp	r3, #0
 800865e:	f040 8570 	bne.w	8009142 <_strtod_l+0xb92>
 8008662:	4652      	mov	r2, sl
 8008664:	465b      	mov	r3, fp
 8008666:	e7e5      	b.n	8008634 <_strtod_l+0x84>
 8008668:	2100      	movs	r1, #0
 800866a:	e7ef      	b.n	800864c <_strtod_l+0x9c>
 800866c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800866e:	b13a      	cbz	r2, 8008680 <_strtod_l+0xd0>
 8008670:	2135      	movs	r1, #53	@ 0x35
 8008672:	a81c      	add	r0, sp, #112	@ 0x70
 8008674:	f7ff ff3a 	bl	80084ec <__copybits>
 8008678:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800867a:	9805      	ldr	r0, [sp, #20]
 800867c:	f7ff fb08 	bl	8007c90 <_Bfree>
 8008680:	3e01      	subs	r6, #1
 8008682:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008684:	2e04      	cmp	r6, #4
 8008686:	d806      	bhi.n	8008696 <_strtod_l+0xe6>
 8008688:	e8df f006 	tbb	[pc, r6]
 800868c:	201d0314 	.word	0x201d0314
 8008690:	14          	.byte	0x14
 8008691:	00          	.byte	0x00
 8008692:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008696:	05e1      	lsls	r1, r4, #23
 8008698:	bf48      	it	mi
 800869a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800869e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80086a2:	0d1b      	lsrs	r3, r3, #20
 80086a4:	051b      	lsls	r3, r3, #20
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1bb      	bne.n	8008622 <_strtod_l+0x72>
 80086aa:	f7fe fb31 	bl	8006d10 <__errno>
 80086ae:	2322      	movs	r3, #34	@ 0x22
 80086b0:	6003      	str	r3, [r0, #0]
 80086b2:	e7b6      	b.n	8008622 <_strtod_l+0x72>
 80086b4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80086b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80086bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80086c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80086c4:	e7e7      	b.n	8008696 <_strtod_l+0xe6>
 80086c6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008844 <_strtod_l+0x294>
 80086ca:	e7e4      	b.n	8008696 <_strtod_l+0xe6>
 80086cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80086d0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80086d4:	e7df      	b.n	8008696 <_strtod_l+0xe6>
 80086d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086d8:	1c5a      	adds	r2, r3, #1
 80086da:	9219      	str	r2, [sp, #100]	@ 0x64
 80086dc:	785b      	ldrb	r3, [r3, #1]
 80086de:	2b30      	cmp	r3, #48	@ 0x30
 80086e0:	d0f9      	beq.n	80086d6 <_strtod_l+0x126>
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d09d      	beq.n	8008622 <_strtod_l+0x72>
 80086e6:	2301      	movs	r3, #1
 80086e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80086ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80086ee:	2300      	movs	r3, #0
 80086f0:	9308      	str	r3, [sp, #32]
 80086f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80086f4:	461f      	mov	r7, r3
 80086f6:	220a      	movs	r2, #10
 80086f8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80086fa:	7805      	ldrb	r5, [r0, #0]
 80086fc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008700:	b2d9      	uxtb	r1, r3
 8008702:	2909      	cmp	r1, #9
 8008704:	d928      	bls.n	8008758 <_strtod_l+0x1a8>
 8008706:	494e      	ldr	r1, [pc, #312]	@ (8008840 <_strtod_l+0x290>)
 8008708:	2201      	movs	r2, #1
 800870a:	f001 f9ab 	bl	8009a64 <strncmp>
 800870e:	2800      	cmp	r0, #0
 8008710:	d032      	beq.n	8008778 <_strtod_l+0x1c8>
 8008712:	2000      	movs	r0, #0
 8008714:	462a      	mov	r2, r5
 8008716:	4681      	mov	r9, r0
 8008718:	463d      	mov	r5, r7
 800871a:	4603      	mov	r3, r0
 800871c:	2a65      	cmp	r2, #101	@ 0x65
 800871e:	d001      	beq.n	8008724 <_strtod_l+0x174>
 8008720:	2a45      	cmp	r2, #69	@ 0x45
 8008722:	d114      	bne.n	800874e <_strtod_l+0x19e>
 8008724:	b91d      	cbnz	r5, 800872e <_strtod_l+0x17e>
 8008726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008728:	4302      	orrs	r2, r0
 800872a:	d095      	beq.n	8008658 <_strtod_l+0xa8>
 800872c:	2500      	movs	r5, #0
 800872e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008730:	1c62      	adds	r2, r4, #1
 8008732:	9219      	str	r2, [sp, #100]	@ 0x64
 8008734:	7862      	ldrb	r2, [r4, #1]
 8008736:	2a2b      	cmp	r2, #43	@ 0x2b
 8008738:	d077      	beq.n	800882a <_strtod_l+0x27a>
 800873a:	2a2d      	cmp	r2, #45	@ 0x2d
 800873c:	d07b      	beq.n	8008836 <_strtod_l+0x286>
 800873e:	f04f 0c00 	mov.w	ip, #0
 8008742:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008746:	2909      	cmp	r1, #9
 8008748:	f240 8082 	bls.w	8008850 <_strtod_l+0x2a0>
 800874c:	9419      	str	r4, [sp, #100]	@ 0x64
 800874e:	f04f 0800 	mov.w	r8, #0
 8008752:	e0a2      	b.n	800889a <_strtod_l+0x2ea>
 8008754:	2300      	movs	r3, #0
 8008756:	e7c7      	b.n	80086e8 <_strtod_l+0x138>
 8008758:	2f08      	cmp	r7, #8
 800875a:	bfd5      	itete	le
 800875c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800875e:	9908      	ldrgt	r1, [sp, #32]
 8008760:	fb02 3301 	mlale	r3, r2, r1, r3
 8008764:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008768:	f100 0001 	add.w	r0, r0, #1
 800876c:	bfd4      	ite	le
 800876e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008770:	9308      	strgt	r3, [sp, #32]
 8008772:	3701      	adds	r7, #1
 8008774:	9019      	str	r0, [sp, #100]	@ 0x64
 8008776:	e7bf      	b.n	80086f8 <_strtod_l+0x148>
 8008778:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800877a:	1c5a      	adds	r2, r3, #1
 800877c:	9219      	str	r2, [sp, #100]	@ 0x64
 800877e:	785a      	ldrb	r2, [r3, #1]
 8008780:	b37f      	cbz	r7, 80087e2 <_strtod_l+0x232>
 8008782:	4681      	mov	r9, r0
 8008784:	463d      	mov	r5, r7
 8008786:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800878a:	2b09      	cmp	r3, #9
 800878c:	d912      	bls.n	80087b4 <_strtod_l+0x204>
 800878e:	2301      	movs	r3, #1
 8008790:	e7c4      	b.n	800871c <_strtod_l+0x16c>
 8008792:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008794:	1c5a      	adds	r2, r3, #1
 8008796:	9219      	str	r2, [sp, #100]	@ 0x64
 8008798:	785a      	ldrb	r2, [r3, #1]
 800879a:	3001      	adds	r0, #1
 800879c:	2a30      	cmp	r2, #48	@ 0x30
 800879e:	d0f8      	beq.n	8008792 <_strtod_l+0x1e2>
 80087a0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80087a4:	2b08      	cmp	r3, #8
 80087a6:	f200 84d3 	bhi.w	8009150 <_strtod_l+0xba0>
 80087aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087ac:	930c      	str	r3, [sp, #48]	@ 0x30
 80087ae:	4681      	mov	r9, r0
 80087b0:	2000      	movs	r0, #0
 80087b2:	4605      	mov	r5, r0
 80087b4:	3a30      	subs	r2, #48	@ 0x30
 80087b6:	f100 0301 	add.w	r3, r0, #1
 80087ba:	d02a      	beq.n	8008812 <_strtod_l+0x262>
 80087bc:	4499      	add	r9, r3
 80087be:	eb00 0c05 	add.w	ip, r0, r5
 80087c2:	462b      	mov	r3, r5
 80087c4:	210a      	movs	r1, #10
 80087c6:	4563      	cmp	r3, ip
 80087c8:	d10d      	bne.n	80087e6 <_strtod_l+0x236>
 80087ca:	1c69      	adds	r1, r5, #1
 80087cc:	4401      	add	r1, r0
 80087ce:	4428      	add	r0, r5
 80087d0:	2808      	cmp	r0, #8
 80087d2:	dc16      	bgt.n	8008802 <_strtod_l+0x252>
 80087d4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80087d6:	230a      	movs	r3, #10
 80087d8:	fb03 2300 	mla	r3, r3, r0, r2
 80087dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80087de:	2300      	movs	r3, #0
 80087e0:	e018      	b.n	8008814 <_strtod_l+0x264>
 80087e2:	4638      	mov	r0, r7
 80087e4:	e7da      	b.n	800879c <_strtod_l+0x1ec>
 80087e6:	2b08      	cmp	r3, #8
 80087e8:	f103 0301 	add.w	r3, r3, #1
 80087ec:	dc03      	bgt.n	80087f6 <_strtod_l+0x246>
 80087ee:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80087f0:	434e      	muls	r6, r1
 80087f2:	960a      	str	r6, [sp, #40]	@ 0x28
 80087f4:	e7e7      	b.n	80087c6 <_strtod_l+0x216>
 80087f6:	2b10      	cmp	r3, #16
 80087f8:	bfde      	ittt	le
 80087fa:	9e08      	ldrle	r6, [sp, #32]
 80087fc:	434e      	mulle	r6, r1
 80087fe:	9608      	strle	r6, [sp, #32]
 8008800:	e7e1      	b.n	80087c6 <_strtod_l+0x216>
 8008802:	280f      	cmp	r0, #15
 8008804:	dceb      	bgt.n	80087de <_strtod_l+0x22e>
 8008806:	9808      	ldr	r0, [sp, #32]
 8008808:	230a      	movs	r3, #10
 800880a:	fb03 2300 	mla	r3, r3, r0, r2
 800880e:	9308      	str	r3, [sp, #32]
 8008810:	e7e5      	b.n	80087de <_strtod_l+0x22e>
 8008812:	4629      	mov	r1, r5
 8008814:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008816:	1c50      	adds	r0, r2, #1
 8008818:	9019      	str	r0, [sp, #100]	@ 0x64
 800881a:	7852      	ldrb	r2, [r2, #1]
 800881c:	4618      	mov	r0, r3
 800881e:	460d      	mov	r5, r1
 8008820:	e7b1      	b.n	8008786 <_strtod_l+0x1d6>
 8008822:	f04f 0900 	mov.w	r9, #0
 8008826:	2301      	movs	r3, #1
 8008828:	e77d      	b.n	8008726 <_strtod_l+0x176>
 800882a:	f04f 0c00 	mov.w	ip, #0
 800882e:	1ca2      	adds	r2, r4, #2
 8008830:	9219      	str	r2, [sp, #100]	@ 0x64
 8008832:	78a2      	ldrb	r2, [r4, #2]
 8008834:	e785      	b.n	8008742 <_strtod_l+0x192>
 8008836:	f04f 0c01 	mov.w	ip, #1
 800883a:	e7f8      	b.n	800882e <_strtod_l+0x27e>
 800883c:	0800b708 	.word	0x0800b708
 8008840:	0800b6f0 	.word	0x0800b6f0
 8008844:	7ff00000 	.word	0x7ff00000
 8008848:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800884a:	1c51      	adds	r1, r2, #1
 800884c:	9119      	str	r1, [sp, #100]	@ 0x64
 800884e:	7852      	ldrb	r2, [r2, #1]
 8008850:	2a30      	cmp	r2, #48	@ 0x30
 8008852:	d0f9      	beq.n	8008848 <_strtod_l+0x298>
 8008854:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008858:	2908      	cmp	r1, #8
 800885a:	f63f af78 	bhi.w	800874e <_strtod_l+0x19e>
 800885e:	3a30      	subs	r2, #48	@ 0x30
 8008860:	920e      	str	r2, [sp, #56]	@ 0x38
 8008862:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008864:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008866:	f04f 080a 	mov.w	r8, #10
 800886a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800886c:	1c56      	adds	r6, r2, #1
 800886e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008870:	7852      	ldrb	r2, [r2, #1]
 8008872:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008876:	f1be 0f09 	cmp.w	lr, #9
 800887a:	d939      	bls.n	80088f0 <_strtod_l+0x340>
 800887c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800887e:	1a76      	subs	r6, r6, r1
 8008880:	2e08      	cmp	r6, #8
 8008882:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008886:	dc03      	bgt.n	8008890 <_strtod_l+0x2e0>
 8008888:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800888a:	4588      	cmp	r8, r1
 800888c:	bfa8      	it	ge
 800888e:	4688      	movge	r8, r1
 8008890:	f1bc 0f00 	cmp.w	ip, #0
 8008894:	d001      	beq.n	800889a <_strtod_l+0x2ea>
 8008896:	f1c8 0800 	rsb	r8, r8, #0
 800889a:	2d00      	cmp	r5, #0
 800889c:	d14e      	bne.n	800893c <_strtod_l+0x38c>
 800889e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088a0:	4308      	orrs	r0, r1
 80088a2:	f47f aebe 	bne.w	8008622 <_strtod_l+0x72>
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f47f aed6 	bne.w	8008658 <_strtod_l+0xa8>
 80088ac:	2a69      	cmp	r2, #105	@ 0x69
 80088ae:	d028      	beq.n	8008902 <_strtod_l+0x352>
 80088b0:	dc25      	bgt.n	80088fe <_strtod_l+0x34e>
 80088b2:	2a49      	cmp	r2, #73	@ 0x49
 80088b4:	d025      	beq.n	8008902 <_strtod_l+0x352>
 80088b6:	2a4e      	cmp	r2, #78	@ 0x4e
 80088b8:	f47f aece 	bne.w	8008658 <_strtod_l+0xa8>
 80088bc:	499b      	ldr	r1, [pc, #620]	@ (8008b2c <_strtod_l+0x57c>)
 80088be:	a819      	add	r0, sp, #100	@ 0x64
 80088c0:	f001 fbc6 	bl	800a050 <__match>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	f43f aec7 	beq.w	8008658 <_strtod_l+0xa8>
 80088ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	2b28      	cmp	r3, #40	@ 0x28
 80088d0:	d12e      	bne.n	8008930 <_strtod_l+0x380>
 80088d2:	4997      	ldr	r1, [pc, #604]	@ (8008b30 <_strtod_l+0x580>)
 80088d4:	aa1c      	add	r2, sp, #112	@ 0x70
 80088d6:	a819      	add	r0, sp, #100	@ 0x64
 80088d8:	f001 fbce 	bl	800a078 <__hexnan>
 80088dc:	2805      	cmp	r0, #5
 80088de:	d127      	bne.n	8008930 <_strtod_l+0x380>
 80088e0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088e2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80088e6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80088ea:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80088ee:	e698      	b.n	8008622 <_strtod_l+0x72>
 80088f0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80088f2:	fb08 2101 	mla	r1, r8, r1, r2
 80088f6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80088fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80088fc:	e7b5      	b.n	800886a <_strtod_l+0x2ba>
 80088fe:	2a6e      	cmp	r2, #110	@ 0x6e
 8008900:	e7da      	b.n	80088b8 <_strtod_l+0x308>
 8008902:	498c      	ldr	r1, [pc, #560]	@ (8008b34 <_strtod_l+0x584>)
 8008904:	a819      	add	r0, sp, #100	@ 0x64
 8008906:	f001 fba3 	bl	800a050 <__match>
 800890a:	2800      	cmp	r0, #0
 800890c:	f43f aea4 	beq.w	8008658 <_strtod_l+0xa8>
 8008910:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008912:	4989      	ldr	r1, [pc, #548]	@ (8008b38 <_strtod_l+0x588>)
 8008914:	3b01      	subs	r3, #1
 8008916:	a819      	add	r0, sp, #100	@ 0x64
 8008918:	9319      	str	r3, [sp, #100]	@ 0x64
 800891a:	f001 fb99 	bl	800a050 <__match>
 800891e:	b910      	cbnz	r0, 8008926 <_strtod_l+0x376>
 8008920:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008922:	3301      	adds	r3, #1
 8008924:	9319      	str	r3, [sp, #100]	@ 0x64
 8008926:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008b48 <_strtod_l+0x598>
 800892a:	f04f 0a00 	mov.w	sl, #0
 800892e:	e678      	b.n	8008622 <_strtod_l+0x72>
 8008930:	4882      	ldr	r0, [pc, #520]	@ (8008b3c <_strtod_l+0x58c>)
 8008932:	f001 f8c9 	bl	8009ac8 <nan>
 8008936:	ec5b ab10 	vmov	sl, fp, d0
 800893a:	e672      	b.n	8008622 <_strtod_l+0x72>
 800893c:	eba8 0309 	sub.w	r3, r8, r9
 8008940:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008942:	9309      	str	r3, [sp, #36]	@ 0x24
 8008944:	2f00      	cmp	r7, #0
 8008946:	bf08      	it	eq
 8008948:	462f      	moveq	r7, r5
 800894a:	2d10      	cmp	r5, #16
 800894c:	462c      	mov	r4, r5
 800894e:	bfa8      	it	ge
 8008950:	2410      	movge	r4, #16
 8008952:	f7f7 fdf7 	bl	8000544 <__aeabi_ui2d>
 8008956:	2d09      	cmp	r5, #9
 8008958:	4682      	mov	sl, r0
 800895a:	468b      	mov	fp, r1
 800895c:	dc13      	bgt.n	8008986 <_strtod_l+0x3d6>
 800895e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008960:	2b00      	cmp	r3, #0
 8008962:	f43f ae5e 	beq.w	8008622 <_strtod_l+0x72>
 8008966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008968:	dd78      	ble.n	8008a5c <_strtod_l+0x4ac>
 800896a:	2b16      	cmp	r3, #22
 800896c:	dc5f      	bgt.n	8008a2e <_strtod_l+0x47e>
 800896e:	4974      	ldr	r1, [pc, #464]	@ (8008b40 <_strtod_l+0x590>)
 8008970:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008974:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008978:	4652      	mov	r2, sl
 800897a:	465b      	mov	r3, fp
 800897c:	f7f7 fe5c 	bl	8000638 <__aeabi_dmul>
 8008980:	4682      	mov	sl, r0
 8008982:	468b      	mov	fp, r1
 8008984:	e64d      	b.n	8008622 <_strtod_l+0x72>
 8008986:	4b6e      	ldr	r3, [pc, #440]	@ (8008b40 <_strtod_l+0x590>)
 8008988:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800898c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008990:	f7f7 fe52 	bl	8000638 <__aeabi_dmul>
 8008994:	4682      	mov	sl, r0
 8008996:	9808      	ldr	r0, [sp, #32]
 8008998:	468b      	mov	fp, r1
 800899a:	f7f7 fdd3 	bl	8000544 <__aeabi_ui2d>
 800899e:	4602      	mov	r2, r0
 80089a0:	460b      	mov	r3, r1
 80089a2:	4650      	mov	r0, sl
 80089a4:	4659      	mov	r1, fp
 80089a6:	f7f7 fc91 	bl	80002cc <__adddf3>
 80089aa:	2d0f      	cmp	r5, #15
 80089ac:	4682      	mov	sl, r0
 80089ae:	468b      	mov	fp, r1
 80089b0:	ddd5      	ble.n	800895e <_strtod_l+0x3ae>
 80089b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089b4:	1b2c      	subs	r4, r5, r4
 80089b6:	441c      	add	r4, r3
 80089b8:	2c00      	cmp	r4, #0
 80089ba:	f340 8096 	ble.w	8008aea <_strtod_l+0x53a>
 80089be:	f014 030f 	ands.w	r3, r4, #15
 80089c2:	d00a      	beq.n	80089da <_strtod_l+0x42a>
 80089c4:	495e      	ldr	r1, [pc, #376]	@ (8008b40 <_strtod_l+0x590>)
 80089c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089ca:	4652      	mov	r2, sl
 80089cc:	465b      	mov	r3, fp
 80089ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089d2:	f7f7 fe31 	bl	8000638 <__aeabi_dmul>
 80089d6:	4682      	mov	sl, r0
 80089d8:	468b      	mov	fp, r1
 80089da:	f034 040f 	bics.w	r4, r4, #15
 80089de:	d073      	beq.n	8008ac8 <_strtod_l+0x518>
 80089e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80089e4:	dd48      	ble.n	8008a78 <_strtod_l+0x4c8>
 80089e6:	2400      	movs	r4, #0
 80089e8:	46a0      	mov	r8, r4
 80089ea:	940a      	str	r4, [sp, #40]	@ 0x28
 80089ec:	46a1      	mov	r9, r4
 80089ee:	9a05      	ldr	r2, [sp, #20]
 80089f0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008b48 <_strtod_l+0x598>
 80089f4:	2322      	movs	r3, #34	@ 0x22
 80089f6:	6013      	str	r3, [r2, #0]
 80089f8:	f04f 0a00 	mov.w	sl, #0
 80089fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f43f ae0f 	beq.w	8008622 <_strtod_l+0x72>
 8008a04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a06:	9805      	ldr	r0, [sp, #20]
 8008a08:	f7ff f942 	bl	8007c90 <_Bfree>
 8008a0c:	9805      	ldr	r0, [sp, #20]
 8008a0e:	4649      	mov	r1, r9
 8008a10:	f7ff f93e 	bl	8007c90 <_Bfree>
 8008a14:	9805      	ldr	r0, [sp, #20]
 8008a16:	4641      	mov	r1, r8
 8008a18:	f7ff f93a 	bl	8007c90 <_Bfree>
 8008a1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a1e:	9805      	ldr	r0, [sp, #20]
 8008a20:	f7ff f936 	bl	8007c90 <_Bfree>
 8008a24:	9805      	ldr	r0, [sp, #20]
 8008a26:	4621      	mov	r1, r4
 8008a28:	f7ff f932 	bl	8007c90 <_Bfree>
 8008a2c:	e5f9      	b.n	8008622 <_strtod_l+0x72>
 8008a2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a30:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008a34:	4293      	cmp	r3, r2
 8008a36:	dbbc      	blt.n	80089b2 <_strtod_l+0x402>
 8008a38:	4c41      	ldr	r4, [pc, #260]	@ (8008b40 <_strtod_l+0x590>)
 8008a3a:	f1c5 050f 	rsb	r5, r5, #15
 8008a3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008a42:	4652      	mov	r2, sl
 8008a44:	465b      	mov	r3, fp
 8008a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a4a:	f7f7 fdf5 	bl	8000638 <__aeabi_dmul>
 8008a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a50:	1b5d      	subs	r5, r3, r5
 8008a52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008a56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a5a:	e78f      	b.n	800897c <_strtod_l+0x3cc>
 8008a5c:	3316      	adds	r3, #22
 8008a5e:	dba8      	blt.n	80089b2 <_strtod_l+0x402>
 8008a60:	4b37      	ldr	r3, [pc, #220]	@ (8008b40 <_strtod_l+0x590>)
 8008a62:	eba9 0808 	sub.w	r8, r9, r8
 8008a66:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008a6a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008a6e:	4650      	mov	r0, sl
 8008a70:	4659      	mov	r1, fp
 8008a72:	f7f7 ff0b 	bl	800088c <__aeabi_ddiv>
 8008a76:	e783      	b.n	8008980 <_strtod_l+0x3d0>
 8008a78:	4b32      	ldr	r3, [pc, #200]	@ (8008b44 <_strtod_l+0x594>)
 8008a7a:	9308      	str	r3, [sp, #32]
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	1124      	asrs	r4, r4, #4
 8008a80:	4650      	mov	r0, sl
 8008a82:	4659      	mov	r1, fp
 8008a84:	461e      	mov	r6, r3
 8008a86:	2c01      	cmp	r4, #1
 8008a88:	dc21      	bgt.n	8008ace <_strtod_l+0x51e>
 8008a8a:	b10b      	cbz	r3, 8008a90 <_strtod_l+0x4e0>
 8008a8c:	4682      	mov	sl, r0
 8008a8e:	468b      	mov	fp, r1
 8008a90:	492c      	ldr	r1, [pc, #176]	@ (8008b44 <_strtod_l+0x594>)
 8008a92:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008a96:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008a9a:	4652      	mov	r2, sl
 8008a9c:	465b      	mov	r3, fp
 8008a9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aa2:	f7f7 fdc9 	bl	8000638 <__aeabi_dmul>
 8008aa6:	4b28      	ldr	r3, [pc, #160]	@ (8008b48 <_strtod_l+0x598>)
 8008aa8:	460a      	mov	r2, r1
 8008aaa:	400b      	ands	r3, r1
 8008aac:	4927      	ldr	r1, [pc, #156]	@ (8008b4c <_strtod_l+0x59c>)
 8008aae:	428b      	cmp	r3, r1
 8008ab0:	4682      	mov	sl, r0
 8008ab2:	d898      	bhi.n	80089e6 <_strtod_l+0x436>
 8008ab4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008ab8:	428b      	cmp	r3, r1
 8008aba:	bf86      	itte	hi
 8008abc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008b50 <_strtod_l+0x5a0>
 8008ac0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8008ac4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008ac8:	2300      	movs	r3, #0
 8008aca:	9308      	str	r3, [sp, #32]
 8008acc:	e07a      	b.n	8008bc4 <_strtod_l+0x614>
 8008ace:	07e2      	lsls	r2, r4, #31
 8008ad0:	d505      	bpl.n	8008ade <_strtod_l+0x52e>
 8008ad2:	9b08      	ldr	r3, [sp, #32]
 8008ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad8:	f7f7 fdae 	bl	8000638 <__aeabi_dmul>
 8008adc:	2301      	movs	r3, #1
 8008ade:	9a08      	ldr	r2, [sp, #32]
 8008ae0:	3208      	adds	r2, #8
 8008ae2:	3601      	adds	r6, #1
 8008ae4:	1064      	asrs	r4, r4, #1
 8008ae6:	9208      	str	r2, [sp, #32]
 8008ae8:	e7cd      	b.n	8008a86 <_strtod_l+0x4d6>
 8008aea:	d0ed      	beq.n	8008ac8 <_strtod_l+0x518>
 8008aec:	4264      	negs	r4, r4
 8008aee:	f014 020f 	ands.w	r2, r4, #15
 8008af2:	d00a      	beq.n	8008b0a <_strtod_l+0x55a>
 8008af4:	4b12      	ldr	r3, [pc, #72]	@ (8008b40 <_strtod_l+0x590>)
 8008af6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008afa:	4650      	mov	r0, sl
 8008afc:	4659      	mov	r1, fp
 8008afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b02:	f7f7 fec3 	bl	800088c <__aeabi_ddiv>
 8008b06:	4682      	mov	sl, r0
 8008b08:	468b      	mov	fp, r1
 8008b0a:	1124      	asrs	r4, r4, #4
 8008b0c:	d0dc      	beq.n	8008ac8 <_strtod_l+0x518>
 8008b0e:	2c1f      	cmp	r4, #31
 8008b10:	dd20      	ble.n	8008b54 <_strtod_l+0x5a4>
 8008b12:	2400      	movs	r4, #0
 8008b14:	46a0      	mov	r8, r4
 8008b16:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b18:	46a1      	mov	r9, r4
 8008b1a:	9a05      	ldr	r2, [sp, #20]
 8008b1c:	2322      	movs	r3, #34	@ 0x22
 8008b1e:	f04f 0a00 	mov.w	sl, #0
 8008b22:	f04f 0b00 	mov.w	fp, #0
 8008b26:	6013      	str	r3, [r2, #0]
 8008b28:	e768      	b.n	80089fc <_strtod_l+0x44c>
 8008b2a:	bf00      	nop
 8008b2c:	0800b4e1 	.word	0x0800b4e1
 8008b30:	0800b6f4 	.word	0x0800b6f4
 8008b34:	0800b4d9 	.word	0x0800b4d9
 8008b38:	0800b510 	.word	0x0800b510
 8008b3c:	0800b89d 	.word	0x0800b89d
 8008b40:	0800b628 	.word	0x0800b628
 8008b44:	0800b600 	.word	0x0800b600
 8008b48:	7ff00000 	.word	0x7ff00000
 8008b4c:	7ca00000 	.word	0x7ca00000
 8008b50:	7fefffff 	.word	0x7fefffff
 8008b54:	f014 0310 	ands.w	r3, r4, #16
 8008b58:	bf18      	it	ne
 8008b5a:	236a      	movne	r3, #106	@ 0x6a
 8008b5c:	4ea9      	ldr	r6, [pc, #676]	@ (8008e04 <_strtod_l+0x854>)
 8008b5e:	9308      	str	r3, [sp, #32]
 8008b60:	4650      	mov	r0, sl
 8008b62:	4659      	mov	r1, fp
 8008b64:	2300      	movs	r3, #0
 8008b66:	07e2      	lsls	r2, r4, #31
 8008b68:	d504      	bpl.n	8008b74 <_strtod_l+0x5c4>
 8008b6a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b6e:	f7f7 fd63 	bl	8000638 <__aeabi_dmul>
 8008b72:	2301      	movs	r3, #1
 8008b74:	1064      	asrs	r4, r4, #1
 8008b76:	f106 0608 	add.w	r6, r6, #8
 8008b7a:	d1f4      	bne.n	8008b66 <_strtod_l+0x5b6>
 8008b7c:	b10b      	cbz	r3, 8008b82 <_strtod_l+0x5d2>
 8008b7e:	4682      	mov	sl, r0
 8008b80:	468b      	mov	fp, r1
 8008b82:	9b08      	ldr	r3, [sp, #32]
 8008b84:	b1b3      	cbz	r3, 8008bb4 <_strtod_l+0x604>
 8008b86:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008b8a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	4659      	mov	r1, fp
 8008b92:	dd0f      	ble.n	8008bb4 <_strtod_l+0x604>
 8008b94:	2b1f      	cmp	r3, #31
 8008b96:	dd55      	ble.n	8008c44 <_strtod_l+0x694>
 8008b98:	2b34      	cmp	r3, #52	@ 0x34
 8008b9a:	bfde      	ittt	le
 8008b9c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008ba0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008ba4:	4093      	lslle	r3, r2
 8008ba6:	f04f 0a00 	mov.w	sl, #0
 8008baa:	bfcc      	ite	gt
 8008bac:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008bb0:	ea03 0b01 	andle.w	fp, r3, r1
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	4650      	mov	r0, sl
 8008bba:	4659      	mov	r1, fp
 8008bbc:	f7f7 ffa4 	bl	8000b08 <__aeabi_dcmpeq>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	d1a6      	bne.n	8008b12 <_strtod_l+0x562>
 8008bc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008bca:	9805      	ldr	r0, [sp, #20]
 8008bcc:	462b      	mov	r3, r5
 8008bce:	463a      	mov	r2, r7
 8008bd0:	f7ff f8c6 	bl	8007d60 <__s2b>
 8008bd4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	f43f af05 	beq.w	80089e6 <_strtod_l+0x436>
 8008bdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bde:	2a00      	cmp	r2, #0
 8008be0:	eba9 0308 	sub.w	r3, r9, r8
 8008be4:	bfa8      	it	ge
 8008be6:	2300      	movge	r3, #0
 8008be8:	9312      	str	r3, [sp, #72]	@ 0x48
 8008bea:	2400      	movs	r4, #0
 8008bec:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008bf0:	9316      	str	r3, [sp, #88]	@ 0x58
 8008bf2:	46a0      	mov	r8, r4
 8008bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bf6:	9805      	ldr	r0, [sp, #20]
 8008bf8:	6859      	ldr	r1, [r3, #4]
 8008bfa:	f7ff f809 	bl	8007c10 <_Balloc>
 8008bfe:	4681      	mov	r9, r0
 8008c00:	2800      	cmp	r0, #0
 8008c02:	f43f aef4 	beq.w	80089ee <_strtod_l+0x43e>
 8008c06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c08:	691a      	ldr	r2, [r3, #16]
 8008c0a:	3202      	adds	r2, #2
 8008c0c:	f103 010c 	add.w	r1, r3, #12
 8008c10:	0092      	lsls	r2, r2, #2
 8008c12:	300c      	adds	r0, #12
 8008c14:	f000 ff48 	bl	8009aa8 <memcpy>
 8008c18:	ec4b ab10 	vmov	d0, sl, fp
 8008c1c:	9805      	ldr	r0, [sp, #20]
 8008c1e:	aa1c      	add	r2, sp, #112	@ 0x70
 8008c20:	a91b      	add	r1, sp, #108	@ 0x6c
 8008c22:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008c26:	f7ff fbd7 	bl	80083d8 <__d2b>
 8008c2a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	f43f aede 	beq.w	80089ee <_strtod_l+0x43e>
 8008c32:	9805      	ldr	r0, [sp, #20]
 8008c34:	2101      	movs	r1, #1
 8008c36:	f7ff f929 	bl	8007e8c <__i2b>
 8008c3a:	4680      	mov	r8, r0
 8008c3c:	b948      	cbnz	r0, 8008c52 <_strtod_l+0x6a2>
 8008c3e:	f04f 0800 	mov.w	r8, #0
 8008c42:	e6d4      	b.n	80089ee <_strtod_l+0x43e>
 8008c44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c48:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4c:	ea03 0a0a 	and.w	sl, r3, sl
 8008c50:	e7b0      	b.n	8008bb4 <_strtod_l+0x604>
 8008c52:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008c54:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008c56:	2d00      	cmp	r5, #0
 8008c58:	bfab      	itete	ge
 8008c5a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008c5c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008c5e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008c60:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008c62:	bfac      	ite	ge
 8008c64:	18ef      	addge	r7, r5, r3
 8008c66:	1b5e      	sublt	r6, r3, r5
 8008c68:	9b08      	ldr	r3, [sp, #32]
 8008c6a:	1aed      	subs	r5, r5, r3
 8008c6c:	4415      	add	r5, r2
 8008c6e:	4b66      	ldr	r3, [pc, #408]	@ (8008e08 <_strtod_l+0x858>)
 8008c70:	3d01      	subs	r5, #1
 8008c72:	429d      	cmp	r5, r3
 8008c74:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008c78:	da50      	bge.n	8008d1c <_strtod_l+0x76c>
 8008c7a:	1b5b      	subs	r3, r3, r5
 8008c7c:	2b1f      	cmp	r3, #31
 8008c7e:	eba2 0203 	sub.w	r2, r2, r3
 8008c82:	f04f 0101 	mov.w	r1, #1
 8008c86:	dc3d      	bgt.n	8008d04 <_strtod_l+0x754>
 8008c88:	fa01 f303 	lsl.w	r3, r1, r3
 8008c8c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c8e:	2300      	movs	r3, #0
 8008c90:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c92:	18bd      	adds	r5, r7, r2
 8008c94:	9b08      	ldr	r3, [sp, #32]
 8008c96:	42af      	cmp	r7, r5
 8008c98:	4416      	add	r6, r2
 8008c9a:	441e      	add	r6, r3
 8008c9c:	463b      	mov	r3, r7
 8008c9e:	bfa8      	it	ge
 8008ca0:	462b      	movge	r3, r5
 8008ca2:	42b3      	cmp	r3, r6
 8008ca4:	bfa8      	it	ge
 8008ca6:	4633      	movge	r3, r6
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	bfc2      	ittt	gt
 8008cac:	1aed      	subgt	r5, r5, r3
 8008cae:	1af6      	subgt	r6, r6, r3
 8008cb0:	1aff      	subgt	r7, r7, r3
 8008cb2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	dd16      	ble.n	8008ce6 <_strtod_l+0x736>
 8008cb8:	4641      	mov	r1, r8
 8008cba:	9805      	ldr	r0, [sp, #20]
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	f7ff f9a5 	bl	800800c <__pow5mult>
 8008cc2:	4680      	mov	r8, r0
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	d0ba      	beq.n	8008c3e <_strtod_l+0x68e>
 8008cc8:	4601      	mov	r1, r0
 8008cca:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ccc:	9805      	ldr	r0, [sp, #20]
 8008cce:	f7ff f8f3 	bl	8007eb8 <__multiply>
 8008cd2:	900e      	str	r0, [sp, #56]	@ 0x38
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	f43f ae8a 	beq.w	80089ee <_strtod_l+0x43e>
 8008cda:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008cdc:	9805      	ldr	r0, [sp, #20]
 8008cde:	f7fe ffd7 	bl	8007c90 <_Bfree>
 8008ce2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ce4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ce6:	2d00      	cmp	r5, #0
 8008ce8:	dc1d      	bgt.n	8008d26 <_strtod_l+0x776>
 8008cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dd23      	ble.n	8008d38 <_strtod_l+0x788>
 8008cf0:	4649      	mov	r1, r9
 8008cf2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008cf4:	9805      	ldr	r0, [sp, #20]
 8008cf6:	f7ff f989 	bl	800800c <__pow5mult>
 8008cfa:	4681      	mov	r9, r0
 8008cfc:	b9e0      	cbnz	r0, 8008d38 <_strtod_l+0x788>
 8008cfe:	f04f 0900 	mov.w	r9, #0
 8008d02:	e674      	b.n	80089ee <_strtod_l+0x43e>
 8008d04:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008d08:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008d0c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008d10:	35e2      	adds	r5, #226	@ 0xe2
 8008d12:	fa01 f305 	lsl.w	r3, r1, r5
 8008d16:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d18:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008d1a:	e7ba      	b.n	8008c92 <_strtod_l+0x6e2>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d20:	2301      	movs	r3, #1
 8008d22:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d24:	e7b5      	b.n	8008c92 <_strtod_l+0x6e2>
 8008d26:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d28:	9805      	ldr	r0, [sp, #20]
 8008d2a:	462a      	mov	r2, r5
 8008d2c:	f7ff f9c8 	bl	80080c0 <__lshift>
 8008d30:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d32:	2800      	cmp	r0, #0
 8008d34:	d1d9      	bne.n	8008cea <_strtod_l+0x73a>
 8008d36:	e65a      	b.n	80089ee <_strtod_l+0x43e>
 8008d38:	2e00      	cmp	r6, #0
 8008d3a:	dd07      	ble.n	8008d4c <_strtod_l+0x79c>
 8008d3c:	4649      	mov	r1, r9
 8008d3e:	9805      	ldr	r0, [sp, #20]
 8008d40:	4632      	mov	r2, r6
 8008d42:	f7ff f9bd 	bl	80080c0 <__lshift>
 8008d46:	4681      	mov	r9, r0
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	d0d8      	beq.n	8008cfe <_strtod_l+0x74e>
 8008d4c:	2f00      	cmp	r7, #0
 8008d4e:	dd08      	ble.n	8008d62 <_strtod_l+0x7b2>
 8008d50:	4641      	mov	r1, r8
 8008d52:	9805      	ldr	r0, [sp, #20]
 8008d54:	463a      	mov	r2, r7
 8008d56:	f7ff f9b3 	bl	80080c0 <__lshift>
 8008d5a:	4680      	mov	r8, r0
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	f43f ae46 	beq.w	80089ee <_strtod_l+0x43e>
 8008d62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d64:	9805      	ldr	r0, [sp, #20]
 8008d66:	464a      	mov	r2, r9
 8008d68:	f7ff fa32 	bl	80081d0 <__mdiff>
 8008d6c:	4604      	mov	r4, r0
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	f43f ae3d 	beq.w	80089ee <_strtod_l+0x43e>
 8008d74:	68c3      	ldr	r3, [r0, #12]
 8008d76:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d78:	2300      	movs	r3, #0
 8008d7a:	60c3      	str	r3, [r0, #12]
 8008d7c:	4641      	mov	r1, r8
 8008d7e:	f7ff fa0b 	bl	8008198 <__mcmp>
 8008d82:	2800      	cmp	r0, #0
 8008d84:	da46      	bge.n	8008e14 <_strtod_l+0x864>
 8008d86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d88:	ea53 030a 	orrs.w	r3, r3, sl
 8008d8c:	d16c      	bne.n	8008e68 <_strtod_l+0x8b8>
 8008d8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d168      	bne.n	8008e68 <_strtod_l+0x8b8>
 8008d96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d9a:	0d1b      	lsrs	r3, r3, #20
 8008d9c:	051b      	lsls	r3, r3, #20
 8008d9e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008da2:	d961      	bls.n	8008e68 <_strtod_l+0x8b8>
 8008da4:	6963      	ldr	r3, [r4, #20]
 8008da6:	b913      	cbnz	r3, 8008dae <_strtod_l+0x7fe>
 8008da8:	6923      	ldr	r3, [r4, #16]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	dd5c      	ble.n	8008e68 <_strtod_l+0x8b8>
 8008dae:	4621      	mov	r1, r4
 8008db0:	2201      	movs	r2, #1
 8008db2:	9805      	ldr	r0, [sp, #20]
 8008db4:	f7ff f984 	bl	80080c0 <__lshift>
 8008db8:	4641      	mov	r1, r8
 8008dba:	4604      	mov	r4, r0
 8008dbc:	f7ff f9ec 	bl	8008198 <__mcmp>
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	dd51      	ble.n	8008e68 <_strtod_l+0x8b8>
 8008dc4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008dc8:	9a08      	ldr	r2, [sp, #32]
 8008dca:	0d1b      	lsrs	r3, r3, #20
 8008dcc:	051b      	lsls	r3, r3, #20
 8008dce:	2a00      	cmp	r2, #0
 8008dd0:	d06b      	beq.n	8008eaa <_strtod_l+0x8fa>
 8008dd2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008dd6:	d868      	bhi.n	8008eaa <_strtod_l+0x8fa>
 8008dd8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008ddc:	f67f ae9d 	bls.w	8008b1a <_strtod_l+0x56a>
 8008de0:	4b0a      	ldr	r3, [pc, #40]	@ (8008e0c <_strtod_l+0x85c>)
 8008de2:	4650      	mov	r0, sl
 8008de4:	4659      	mov	r1, fp
 8008de6:	2200      	movs	r2, #0
 8008de8:	f7f7 fc26 	bl	8000638 <__aeabi_dmul>
 8008dec:	4b08      	ldr	r3, [pc, #32]	@ (8008e10 <_strtod_l+0x860>)
 8008dee:	400b      	ands	r3, r1
 8008df0:	4682      	mov	sl, r0
 8008df2:	468b      	mov	fp, r1
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	f47f ae05 	bne.w	8008a04 <_strtod_l+0x454>
 8008dfa:	9a05      	ldr	r2, [sp, #20]
 8008dfc:	2322      	movs	r3, #34	@ 0x22
 8008dfe:	6013      	str	r3, [r2, #0]
 8008e00:	e600      	b.n	8008a04 <_strtod_l+0x454>
 8008e02:	bf00      	nop
 8008e04:	0800b720 	.word	0x0800b720
 8008e08:	fffffc02 	.word	0xfffffc02
 8008e0c:	39500000 	.word	0x39500000
 8008e10:	7ff00000 	.word	0x7ff00000
 8008e14:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008e18:	d165      	bne.n	8008ee6 <_strtod_l+0x936>
 8008e1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008e1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e20:	b35a      	cbz	r2, 8008e7a <_strtod_l+0x8ca>
 8008e22:	4a9f      	ldr	r2, [pc, #636]	@ (80090a0 <_strtod_l+0xaf0>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d12b      	bne.n	8008e80 <_strtod_l+0x8d0>
 8008e28:	9b08      	ldr	r3, [sp, #32]
 8008e2a:	4651      	mov	r1, sl
 8008e2c:	b303      	cbz	r3, 8008e70 <_strtod_l+0x8c0>
 8008e2e:	4b9d      	ldr	r3, [pc, #628]	@ (80090a4 <_strtod_l+0xaf4>)
 8008e30:	465a      	mov	r2, fp
 8008e32:	4013      	ands	r3, r2
 8008e34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008e38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e3c:	d81b      	bhi.n	8008e76 <_strtod_l+0x8c6>
 8008e3e:	0d1b      	lsrs	r3, r3, #20
 8008e40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e44:	fa02 f303 	lsl.w	r3, r2, r3
 8008e48:	4299      	cmp	r1, r3
 8008e4a:	d119      	bne.n	8008e80 <_strtod_l+0x8d0>
 8008e4c:	4b96      	ldr	r3, [pc, #600]	@ (80090a8 <_strtod_l+0xaf8>)
 8008e4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d102      	bne.n	8008e5a <_strtod_l+0x8aa>
 8008e54:	3101      	adds	r1, #1
 8008e56:	f43f adca 	beq.w	80089ee <_strtod_l+0x43e>
 8008e5a:	4b92      	ldr	r3, [pc, #584]	@ (80090a4 <_strtod_l+0xaf4>)
 8008e5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e5e:	401a      	ands	r2, r3
 8008e60:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008e64:	f04f 0a00 	mov.w	sl, #0
 8008e68:	9b08      	ldr	r3, [sp, #32]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d1b8      	bne.n	8008de0 <_strtod_l+0x830>
 8008e6e:	e5c9      	b.n	8008a04 <_strtod_l+0x454>
 8008e70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e74:	e7e8      	b.n	8008e48 <_strtod_l+0x898>
 8008e76:	4613      	mov	r3, r2
 8008e78:	e7e6      	b.n	8008e48 <_strtod_l+0x898>
 8008e7a:	ea53 030a 	orrs.w	r3, r3, sl
 8008e7e:	d0a1      	beq.n	8008dc4 <_strtod_l+0x814>
 8008e80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e82:	b1db      	cbz	r3, 8008ebc <_strtod_l+0x90c>
 8008e84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e86:	4213      	tst	r3, r2
 8008e88:	d0ee      	beq.n	8008e68 <_strtod_l+0x8b8>
 8008e8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e8c:	9a08      	ldr	r2, [sp, #32]
 8008e8e:	4650      	mov	r0, sl
 8008e90:	4659      	mov	r1, fp
 8008e92:	b1bb      	cbz	r3, 8008ec4 <_strtod_l+0x914>
 8008e94:	f7ff fb6e 	bl	8008574 <sulp>
 8008e98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e9c:	ec53 2b10 	vmov	r2, r3, d0
 8008ea0:	f7f7 fa14 	bl	80002cc <__adddf3>
 8008ea4:	4682      	mov	sl, r0
 8008ea6:	468b      	mov	fp, r1
 8008ea8:	e7de      	b.n	8008e68 <_strtod_l+0x8b8>
 8008eaa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008eae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008eb2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008eb6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008eba:	e7d5      	b.n	8008e68 <_strtod_l+0x8b8>
 8008ebc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ebe:	ea13 0f0a 	tst.w	r3, sl
 8008ec2:	e7e1      	b.n	8008e88 <_strtod_l+0x8d8>
 8008ec4:	f7ff fb56 	bl	8008574 <sulp>
 8008ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ecc:	ec53 2b10 	vmov	r2, r3, d0
 8008ed0:	f7f7 f9fa 	bl	80002c8 <__aeabi_dsub>
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	4682      	mov	sl, r0
 8008eda:	468b      	mov	fp, r1
 8008edc:	f7f7 fe14 	bl	8000b08 <__aeabi_dcmpeq>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d0c1      	beq.n	8008e68 <_strtod_l+0x8b8>
 8008ee4:	e619      	b.n	8008b1a <_strtod_l+0x56a>
 8008ee6:	4641      	mov	r1, r8
 8008ee8:	4620      	mov	r0, r4
 8008eea:	f7ff facd 	bl	8008488 <__ratio>
 8008eee:	ec57 6b10 	vmov	r6, r7, d0
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008ef8:	4630      	mov	r0, r6
 8008efa:	4639      	mov	r1, r7
 8008efc:	f7f7 fe18 	bl	8000b30 <__aeabi_dcmple>
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d06f      	beq.n	8008fe4 <_strtod_l+0xa34>
 8008f04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d17a      	bne.n	8009000 <_strtod_l+0xa50>
 8008f0a:	f1ba 0f00 	cmp.w	sl, #0
 8008f0e:	d158      	bne.n	8008fc2 <_strtod_l+0xa12>
 8008f10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d15a      	bne.n	8008fd0 <_strtod_l+0xa20>
 8008f1a:	4b64      	ldr	r3, [pc, #400]	@ (80090ac <_strtod_l+0xafc>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	4630      	mov	r0, r6
 8008f20:	4639      	mov	r1, r7
 8008f22:	f7f7 fdfb 	bl	8000b1c <__aeabi_dcmplt>
 8008f26:	2800      	cmp	r0, #0
 8008f28:	d159      	bne.n	8008fde <_strtod_l+0xa2e>
 8008f2a:	4630      	mov	r0, r6
 8008f2c:	4639      	mov	r1, r7
 8008f2e:	4b60      	ldr	r3, [pc, #384]	@ (80090b0 <_strtod_l+0xb00>)
 8008f30:	2200      	movs	r2, #0
 8008f32:	f7f7 fb81 	bl	8000638 <__aeabi_dmul>
 8008f36:	4606      	mov	r6, r0
 8008f38:	460f      	mov	r7, r1
 8008f3a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008f3e:	9606      	str	r6, [sp, #24]
 8008f40:	9307      	str	r3, [sp, #28]
 8008f42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f46:	4d57      	ldr	r5, [pc, #348]	@ (80090a4 <_strtod_l+0xaf4>)
 8008f48:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008f4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f4e:	401d      	ands	r5, r3
 8008f50:	4b58      	ldr	r3, [pc, #352]	@ (80090b4 <_strtod_l+0xb04>)
 8008f52:	429d      	cmp	r5, r3
 8008f54:	f040 80b2 	bne.w	80090bc <_strtod_l+0xb0c>
 8008f58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f5a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008f5e:	ec4b ab10 	vmov	d0, sl, fp
 8008f62:	f7ff f9c9 	bl	80082f8 <__ulp>
 8008f66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f6a:	ec51 0b10 	vmov	r0, r1, d0
 8008f6e:	f7f7 fb63 	bl	8000638 <__aeabi_dmul>
 8008f72:	4652      	mov	r2, sl
 8008f74:	465b      	mov	r3, fp
 8008f76:	f7f7 f9a9 	bl	80002cc <__adddf3>
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	4949      	ldr	r1, [pc, #292]	@ (80090a4 <_strtod_l+0xaf4>)
 8008f7e:	4a4e      	ldr	r2, [pc, #312]	@ (80090b8 <_strtod_l+0xb08>)
 8008f80:	4019      	ands	r1, r3
 8008f82:	4291      	cmp	r1, r2
 8008f84:	4682      	mov	sl, r0
 8008f86:	d942      	bls.n	800900e <_strtod_l+0xa5e>
 8008f88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f8a:	4b47      	ldr	r3, [pc, #284]	@ (80090a8 <_strtod_l+0xaf8>)
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d103      	bne.n	8008f98 <_strtod_l+0x9e8>
 8008f90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f92:	3301      	adds	r3, #1
 8008f94:	f43f ad2b 	beq.w	80089ee <_strtod_l+0x43e>
 8008f98:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80090a8 <_strtod_l+0xaf8>
 8008f9c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008fa0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008fa2:	9805      	ldr	r0, [sp, #20]
 8008fa4:	f7fe fe74 	bl	8007c90 <_Bfree>
 8008fa8:	9805      	ldr	r0, [sp, #20]
 8008faa:	4649      	mov	r1, r9
 8008fac:	f7fe fe70 	bl	8007c90 <_Bfree>
 8008fb0:	9805      	ldr	r0, [sp, #20]
 8008fb2:	4641      	mov	r1, r8
 8008fb4:	f7fe fe6c 	bl	8007c90 <_Bfree>
 8008fb8:	9805      	ldr	r0, [sp, #20]
 8008fba:	4621      	mov	r1, r4
 8008fbc:	f7fe fe68 	bl	8007c90 <_Bfree>
 8008fc0:	e618      	b.n	8008bf4 <_strtod_l+0x644>
 8008fc2:	f1ba 0f01 	cmp.w	sl, #1
 8008fc6:	d103      	bne.n	8008fd0 <_strtod_l+0xa20>
 8008fc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	f43f ada5 	beq.w	8008b1a <_strtod_l+0x56a>
 8008fd0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009080 <_strtod_l+0xad0>
 8008fd4:	4f35      	ldr	r7, [pc, #212]	@ (80090ac <_strtod_l+0xafc>)
 8008fd6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008fda:	2600      	movs	r6, #0
 8008fdc:	e7b1      	b.n	8008f42 <_strtod_l+0x992>
 8008fde:	4f34      	ldr	r7, [pc, #208]	@ (80090b0 <_strtod_l+0xb00>)
 8008fe0:	2600      	movs	r6, #0
 8008fe2:	e7aa      	b.n	8008f3a <_strtod_l+0x98a>
 8008fe4:	4b32      	ldr	r3, [pc, #200]	@ (80090b0 <_strtod_l+0xb00>)
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	4639      	mov	r1, r7
 8008fea:	2200      	movs	r2, #0
 8008fec:	f7f7 fb24 	bl	8000638 <__aeabi_dmul>
 8008ff0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ff2:	4606      	mov	r6, r0
 8008ff4:	460f      	mov	r7, r1
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d09f      	beq.n	8008f3a <_strtod_l+0x98a>
 8008ffa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008ffe:	e7a0      	b.n	8008f42 <_strtod_l+0x992>
 8009000:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009088 <_strtod_l+0xad8>
 8009004:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009008:	ec57 6b17 	vmov	r6, r7, d7
 800900c:	e799      	b.n	8008f42 <_strtod_l+0x992>
 800900e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009012:	9b08      	ldr	r3, [sp, #32]
 8009014:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1c1      	bne.n	8008fa0 <_strtod_l+0x9f0>
 800901c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009020:	0d1b      	lsrs	r3, r3, #20
 8009022:	051b      	lsls	r3, r3, #20
 8009024:	429d      	cmp	r5, r3
 8009026:	d1bb      	bne.n	8008fa0 <_strtod_l+0x9f0>
 8009028:	4630      	mov	r0, r6
 800902a:	4639      	mov	r1, r7
 800902c:	f7f7 fe64 	bl	8000cf8 <__aeabi_d2lz>
 8009030:	f7f7 fad4 	bl	80005dc <__aeabi_l2d>
 8009034:	4602      	mov	r2, r0
 8009036:	460b      	mov	r3, r1
 8009038:	4630      	mov	r0, r6
 800903a:	4639      	mov	r1, r7
 800903c:	f7f7 f944 	bl	80002c8 <__aeabi_dsub>
 8009040:	460b      	mov	r3, r1
 8009042:	4602      	mov	r2, r0
 8009044:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009048:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800904c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800904e:	ea46 060a 	orr.w	r6, r6, sl
 8009052:	431e      	orrs	r6, r3
 8009054:	d06f      	beq.n	8009136 <_strtod_l+0xb86>
 8009056:	a30e      	add	r3, pc, #56	@ (adr r3, 8009090 <_strtod_l+0xae0>)
 8009058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905c:	f7f7 fd5e 	bl	8000b1c <__aeabi_dcmplt>
 8009060:	2800      	cmp	r0, #0
 8009062:	f47f accf 	bne.w	8008a04 <_strtod_l+0x454>
 8009066:	a30c      	add	r3, pc, #48	@ (adr r3, 8009098 <_strtod_l+0xae8>)
 8009068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009070:	f7f7 fd72 	bl	8000b58 <__aeabi_dcmpgt>
 8009074:	2800      	cmp	r0, #0
 8009076:	d093      	beq.n	8008fa0 <_strtod_l+0x9f0>
 8009078:	e4c4      	b.n	8008a04 <_strtod_l+0x454>
 800907a:	bf00      	nop
 800907c:	f3af 8000 	nop.w
 8009080:	00000000 	.word	0x00000000
 8009084:	bff00000 	.word	0xbff00000
 8009088:	00000000 	.word	0x00000000
 800908c:	3ff00000 	.word	0x3ff00000
 8009090:	94a03595 	.word	0x94a03595
 8009094:	3fdfffff 	.word	0x3fdfffff
 8009098:	35afe535 	.word	0x35afe535
 800909c:	3fe00000 	.word	0x3fe00000
 80090a0:	000fffff 	.word	0x000fffff
 80090a4:	7ff00000 	.word	0x7ff00000
 80090a8:	7fefffff 	.word	0x7fefffff
 80090ac:	3ff00000 	.word	0x3ff00000
 80090b0:	3fe00000 	.word	0x3fe00000
 80090b4:	7fe00000 	.word	0x7fe00000
 80090b8:	7c9fffff 	.word	0x7c9fffff
 80090bc:	9b08      	ldr	r3, [sp, #32]
 80090be:	b323      	cbz	r3, 800910a <_strtod_l+0xb5a>
 80090c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80090c4:	d821      	bhi.n	800910a <_strtod_l+0xb5a>
 80090c6:	a328      	add	r3, pc, #160	@ (adr r3, 8009168 <_strtod_l+0xbb8>)
 80090c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090cc:	4630      	mov	r0, r6
 80090ce:	4639      	mov	r1, r7
 80090d0:	f7f7 fd2e 	bl	8000b30 <__aeabi_dcmple>
 80090d4:	b1a0      	cbz	r0, 8009100 <_strtod_l+0xb50>
 80090d6:	4639      	mov	r1, r7
 80090d8:	4630      	mov	r0, r6
 80090da:	f7f7 fd85 	bl	8000be8 <__aeabi_d2uiz>
 80090de:	2801      	cmp	r0, #1
 80090e0:	bf38      	it	cc
 80090e2:	2001      	movcc	r0, #1
 80090e4:	f7f7 fa2e 	bl	8000544 <__aeabi_ui2d>
 80090e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090ea:	4606      	mov	r6, r0
 80090ec:	460f      	mov	r7, r1
 80090ee:	b9fb      	cbnz	r3, 8009130 <_strtod_l+0xb80>
 80090f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80090f4:	9014      	str	r0, [sp, #80]	@ 0x50
 80090f6:	9315      	str	r3, [sp, #84]	@ 0x54
 80090f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80090fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009100:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009102:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009106:	1b5b      	subs	r3, r3, r5
 8009108:	9311      	str	r3, [sp, #68]	@ 0x44
 800910a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800910e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009112:	f7ff f8f1 	bl	80082f8 <__ulp>
 8009116:	4650      	mov	r0, sl
 8009118:	ec53 2b10 	vmov	r2, r3, d0
 800911c:	4659      	mov	r1, fp
 800911e:	f7f7 fa8b 	bl	8000638 <__aeabi_dmul>
 8009122:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009126:	f7f7 f8d1 	bl	80002cc <__adddf3>
 800912a:	4682      	mov	sl, r0
 800912c:	468b      	mov	fp, r1
 800912e:	e770      	b.n	8009012 <_strtod_l+0xa62>
 8009130:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009134:	e7e0      	b.n	80090f8 <_strtod_l+0xb48>
 8009136:	a30e      	add	r3, pc, #56	@ (adr r3, 8009170 <_strtod_l+0xbc0>)
 8009138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913c:	f7f7 fcee 	bl	8000b1c <__aeabi_dcmplt>
 8009140:	e798      	b.n	8009074 <_strtod_l+0xac4>
 8009142:	2300      	movs	r3, #0
 8009144:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009146:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009148:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800914a:	6013      	str	r3, [r2, #0]
 800914c:	f7ff ba6d 	b.w	800862a <_strtod_l+0x7a>
 8009150:	2a65      	cmp	r2, #101	@ 0x65
 8009152:	f43f ab66 	beq.w	8008822 <_strtod_l+0x272>
 8009156:	2a45      	cmp	r2, #69	@ 0x45
 8009158:	f43f ab63 	beq.w	8008822 <_strtod_l+0x272>
 800915c:	2301      	movs	r3, #1
 800915e:	f7ff bb9e 	b.w	800889e <_strtod_l+0x2ee>
 8009162:	bf00      	nop
 8009164:	f3af 8000 	nop.w
 8009168:	ffc00000 	.word	0xffc00000
 800916c:	41dfffff 	.word	0x41dfffff
 8009170:	94a03595 	.word	0x94a03595
 8009174:	3fcfffff 	.word	0x3fcfffff

08009178 <_strtod_r>:
 8009178:	4b01      	ldr	r3, [pc, #4]	@ (8009180 <_strtod_r+0x8>)
 800917a:	f7ff ba19 	b.w	80085b0 <_strtod_l>
 800917e:	bf00      	nop
 8009180:	20000068 	.word	0x20000068

08009184 <_strtol_l.constprop.0>:
 8009184:	2b24      	cmp	r3, #36	@ 0x24
 8009186:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800918a:	4686      	mov	lr, r0
 800918c:	4690      	mov	r8, r2
 800918e:	d801      	bhi.n	8009194 <_strtol_l.constprop.0+0x10>
 8009190:	2b01      	cmp	r3, #1
 8009192:	d106      	bne.n	80091a2 <_strtol_l.constprop.0+0x1e>
 8009194:	f7fd fdbc 	bl	8006d10 <__errno>
 8009198:	2316      	movs	r3, #22
 800919a:	6003      	str	r3, [r0, #0]
 800919c:	2000      	movs	r0, #0
 800919e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091a2:	4834      	ldr	r0, [pc, #208]	@ (8009274 <_strtol_l.constprop.0+0xf0>)
 80091a4:	460d      	mov	r5, r1
 80091a6:	462a      	mov	r2, r5
 80091a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091ac:	5d06      	ldrb	r6, [r0, r4]
 80091ae:	f016 0608 	ands.w	r6, r6, #8
 80091b2:	d1f8      	bne.n	80091a6 <_strtol_l.constprop.0+0x22>
 80091b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80091b6:	d12d      	bne.n	8009214 <_strtol_l.constprop.0+0x90>
 80091b8:	782c      	ldrb	r4, [r5, #0]
 80091ba:	2601      	movs	r6, #1
 80091bc:	1c95      	adds	r5, r2, #2
 80091be:	f033 0210 	bics.w	r2, r3, #16
 80091c2:	d109      	bne.n	80091d8 <_strtol_l.constprop.0+0x54>
 80091c4:	2c30      	cmp	r4, #48	@ 0x30
 80091c6:	d12a      	bne.n	800921e <_strtol_l.constprop.0+0x9a>
 80091c8:	782a      	ldrb	r2, [r5, #0]
 80091ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80091ce:	2a58      	cmp	r2, #88	@ 0x58
 80091d0:	d125      	bne.n	800921e <_strtol_l.constprop.0+0x9a>
 80091d2:	786c      	ldrb	r4, [r5, #1]
 80091d4:	2310      	movs	r3, #16
 80091d6:	3502      	adds	r5, #2
 80091d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80091dc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80091e0:	2200      	movs	r2, #0
 80091e2:	fbbc f9f3 	udiv	r9, ip, r3
 80091e6:	4610      	mov	r0, r2
 80091e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80091ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80091f0:	2f09      	cmp	r7, #9
 80091f2:	d81b      	bhi.n	800922c <_strtol_l.constprop.0+0xa8>
 80091f4:	463c      	mov	r4, r7
 80091f6:	42a3      	cmp	r3, r4
 80091f8:	dd27      	ble.n	800924a <_strtol_l.constprop.0+0xc6>
 80091fa:	1c57      	adds	r7, r2, #1
 80091fc:	d007      	beq.n	800920e <_strtol_l.constprop.0+0x8a>
 80091fe:	4581      	cmp	r9, r0
 8009200:	d320      	bcc.n	8009244 <_strtol_l.constprop.0+0xc0>
 8009202:	d101      	bne.n	8009208 <_strtol_l.constprop.0+0x84>
 8009204:	45a2      	cmp	sl, r4
 8009206:	db1d      	blt.n	8009244 <_strtol_l.constprop.0+0xc0>
 8009208:	fb00 4003 	mla	r0, r0, r3, r4
 800920c:	2201      	movs	r2, #1
 800920e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009212:	e7eb      	b.n	80091ec <_strtol_l.constprop.0+0x68>
 8009214:	2c2b      	cmp	r4, #43	@ 0x2b
 8009216:	bf04      	itt	eq
 8009218:	782c      	ldrbeq	r4, [r5, #0]
 800921a:	1c95      	addeq	r5, r2, #2
 800921c:	e7cf      	b.n	80091be <_strtol_l.constprop.0+0x3a>
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1da      	bne.n	80091d8 <_strtol_l.constprop.0+0x54>
 8009222:	2c30      	cmp	r4, #48	@ 0x30
 8009224:	bf0c      	ite	eq
 8009226:	2308      	moveq	r3, #8
 8009228:	230a      	movne	r3, #10
 800922a:	e7d5      	b.n	80091d8 <_strtol_l.constprop.0+0x54>
 800922c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009230:	2f19      	cmp	r7, #25
 8009232:	d801      	bhi.n	8009238 <_strtol_l.constprop.0+0xb4>
 8009234:	3c37      	subs	r4, #55	@ 0x37
 8009236:	e7de      	b.n	80091f6 <_strtol_l.constprop.0+0x72>
 8009238:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800923c:	2f19      	cmp	r7, #25
 800923e:	d804      	bhi.n	800924a <_strtol_l.constprop.0+0xc6>
 8009240:	3c57      	subs	r4, #87	@ 0x57
 8009242:	e7d8      	b.n	80091f6 <_strtol_l.constprop.0+0x72>
 8009244:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009248:	e7e1      	b.n	800920e <_strtol_l.constprop.0+0x8a>
 800924a:	1c53      	adds	r3, r2, #1
 800924c:	d108      	bne.n	8009260 <_strtol_l.constprop.0+0xdc>
 800924e:	2322      	movs	r3, #34	@ 0x22
 8009250:	f8ce 3000 	str.w	r3, [lr]
 8009254:	4660      	mov	r0, ip
 8009256:	f1b8 0f00 	cmp.w	r8, #0
 800925a:	d0a0      	beq.n	800919e <_strtol_l.constprop.0+0x1a>
 800925c:	1e69      	subs	r1, r5, #1
 800925e:	e006      	b.n	800926e <_strtol_l.constprop.0+0xea>
 8009260:	b106      	cbz	r6, 8009264 <_strtol_l.constprop.0+0xe0>
 8009262:	4240      	negs	r0, r0
 8009264:	f1b8 0f00 	cmp.w	r8, #0
 8009268:	d099      	beq.n	800919e <_strtol_l.constprop.0+0x1a>
 800926a:	2a00      	cmp	r2, #0
 800926c:	d1f6      	bne.n	800925c <_strtol_l.constprop.0+0xd8>
 800926e:	f8c8 1000 	str.w	r1, [r8]
 8009272:	e794      	b.n	800919e <_strtol_l.constprop.0+0x1a>
 8009274:	0800b749 	.word	0x0800b749

08009278 <_strtol_r>:
 8009278:	f7ff bf84 	b.w	8009184 <_strtol_l.constprop.0>

0800927c <__ssputs_r>:
 800927c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009280:	688e      	ldr	r6, [r1, #8]
 8009282:	461f      	mov	r7, r3
 8009284:	42be      	cmp	r6, r7
 8009286:	680b      	ldr	r3, [r1, #0]
 8009288:	4682      	mov	sl, r0
 800928a:	460c      	mov	r4, r1
 800928c:	4690      	mov	r8, r2
 800928e:	d82d      	bhi.n	80092ec <__ssputs_r+0x70>
 8009290:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009294:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009298:	d026      	beq.n	80092e8 <__ssputs_r+0x6c>
 800929a:	6965      	ldr	r5, [r4, #20]
 800929c:	6909      	ldr	r1, [r1, #16]
 800929e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092a2:	eba3 0901 	sub.w	r9, r3, r1
 80092a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092aa:	1c7b      	adds	r3, r7, #1
 80092ac:	444b      	add	r3, r9
 80092ae:	106d      	asrs	r5, r5, #1
 80092b0:	429d      	cmp	r5, r3
 80092b2:	bf38      	it	cc
 80092b4:	461d      	movcc	r5, r3
 80092b6:	0553      	lsls	r3, r2, #21
 80092b8:	d527      	bpl.n	800930a <__ssputs_r+0x8e>
 80092ba:	4629      	mov	r1, r5
 80092bc:	f7fe fc1c 	bl	8007af8 <_malloc_r>
 80092c0:	4606      	mov	r6, r0
 80092c2:	b360      	cbz	r0, 800931e <__ssputs_r+0xa2>
 80092c4:	6921      	ldr	r1, [r4, #16]
 80092c6:	464a      	mov	r2, r9
 80092c8:	f000 fbee 	bl	8009aa8 <memcpy>
 80092cc:	89a3      	ldrh	r3, [r4, #12]
 80092ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80092d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092d6:	81a3      	strh	r3, [r4, #12]
 80092d8:	6126      	str	r6, [r4, #16]
 80092da:	6165      	str	r5, [r4, #20]
 80092dc:	444e      	add	r6, r9
 80092de:	eba5 0509 	sub.w	r5, r5, r9
 80092e2:	6026      	str	r6, [r4, #0]
 80092e4:	60a5      	str	r5, [r4, #8]
 80092e6:	463e      	mov	r6, r7
 80092e8:	42be      	cmp	r6, r7
 80092ea:	d900      	bls.n	80092ee <__ssputs_r+0x72>
 80092ec:	463e      	mov	r6, r7
 80092ee:	6820      	ldr	r0, [r4, #0]
 80092f0:	4632      	mov	r2, r6
 80092f2:	4641      	mov	r1, r8
 80092f4:	f000 fb9c 	bl	8009a30 <memmove>
 80092f8:	68a3      	ldr	r3, [r4, #8]
 80092fa:	1b9b      	subs	r3, r3, r6
 80092fc:	60a3      	str	r3, [r4, #8]
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	4433      	add	r3, r6
 8009302:	6023      	str	r3, [r4, #0]
 8009304:	2000      	movs	r0, #0
 8009306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800930a:	462a      	mov	r2, r5
 800930c:	f000 ff61 	bl	800a1d2 <_realloc_r>
 8009310:	4606      	mov	r6, r0
 8009312:	2800      	cmp	r0, #0
 8009314:	d1e0      	bne.n	80092d8 <__ssputs_r+0x5c>
 8009316:	6921      	ldr	r1, [r4, #16]
 8009318:	4650      	mov	r0, sl
 800931a:	f7fe fb79 	bl	8007a10 <_free_r>
 800931e:	230c      	movs	r3, #12
 8009320:	f8ca 3000 	str.w	r3, [sl]
 8009324:	89a3      	ldrh	r3, [r4, #12]
 8009326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800932a:	81a3      	strh	r3, [r4, #12]
 800932c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009330:	e7e9      	b.n	8009306 <__ssputs_r+0x8a>
	...

08009334 <_svfiprintf_r>:
 8009334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009338:	4698      	mov	r8, r3
 800933a:	898b      	ldrh	r3, [r1, #12]
 800933c:	061b      	lsls	r3, r3, #24
 800933e:	b09d      	sub	sp, #116	@ 0x74
 8009340:	4607      	mov	r7, r0
 8009342:	460d      	mov	r5, r1
 8009344:	4614      	mov	r4, r2
 8009346:	d510      	bpl.n	800936a <_svfiprintf_r+0x36>
 8009348:	690b      	ldr	r3, [r1, #16]
 800934a:	b973      	cbnz	r3, 800936a <_svfiprintf_r+0x36>
 800934c:	2140      	movs	r1, #64	@ 0x40
 800934e:	f7fe fbd3 	bl	8007af8 <_malloc_r>
 8009352:	6028      	str	r0, [r5, #0]
 8009354:	6128      	str	r0, [r5, #16]
 8009356:	b930      	cbnz	r0, 8009366 <_svfiprintf_r+0x32>
 8009358:	230c      	movs	r3, #12
 800935a:	603b      	str	r3, [r7, #0]
 800935c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009360:	b01d      	add	sp, #116	@ 0x74
 8009362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009366:	2340      	movs	r3, #64	@ 0x40
 8009368:	616b      	str	r3, [r5, #20]
 800936a:	2300      	movs	r3, #0
 800936c:	9309      	str	r3, [sp, #36]	@ 0x24
 800936e:	2320      	movs	r3, #32
 8009370:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009374:	f8cd 800c 	str.w	r8, [sp, #12]
 8009378:	2330      	movs	r3, #48	@ 0x30
 800937a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009518 <_svfiprintf_r+0x1e4>
 800937e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009382:	f04f 0901 	mov.w	r9, #1
 8009386:	4623      	mov	r3, r4
 8009388:	469a      	mov	sl, r3
 800938a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800938e:	b10a      	cbz	r2, 8009394 <_svfiprintf_r+0x60>
 8009390:	2a25      	cmp	r2, #37	@ 0x25
 8009392:	d1f9      	bne.n	8009388 <_svfiprintf_r+0x54>
 8009394:	ebba 0b04 	subs.w	fp, sl, r4
 8009398:	d00b      	beq.n	80093b2 <_svfiprintf_r+0x7e>
 800939a:	465b      	mov	r3, fp
 800939c:	4622      	mov	r2, r4
 800939e:	4629      	mov	r1, r5
 80093a0:	4638      	mov	r0, r7
 80093a2:	f7ff ff6b 	bl	800927c <__ssputs_r>
 80093a6:	3001      	adds	r0, #1
 80093a8:	f000 80a7 	beq.w	80094fa <_svfiprintf_r+0x1c6>
 80093ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093ae:	445a      	add	r2, fp
 80093b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80093b2:	f89a 3000 	ldrb.w	r3, [sl]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	f000 809f 	beq.w	80094fa <_svfiprintf_r+0x1c6>
 80093bc:	2300      	movs	r3, #0
 80093be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093c6:	f10a 0a01 	add.w	sl, sl, #1
 80093ca:	9304      	str	r3, [sp, #16]
 80093cc:	9307      	str	r3, [sp, #28]
 80093ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80093d4:	4654      	mov	r4, sl
 80093d6:	2205      	movs	r2, #5
 80093d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093dc:	484e      	ldr	r0, [pc, #312]	@ (8009518 <_svfiprintf_r+0x1e4>)
 80093de:	f7f6 ff17 	bl	8000210 <memchr>
 80093e2:	9a04      	ldr	r2, [sp, #16]
 80093e4:	b9d8      	cbnz	r0, 800941e <_svfiprintf_r+0xea>
 80093e6:	06d0      	lsls	r0, r2, #27
 80093e8:	bf44      	itt	mi
 80093ea:	2320      	movmi	r3, #32
 80093ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093f0:	0711      	lsls	r1, r2, #28
 80093f2:	bf44      	itt	mi
 80093f4:	232b      	movmi	r3, #43	@ 0x2b
 80093f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093fa:	f89a 3000 	ldrb.w	r3, [sl]
 80093fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009400:	d015      	beq.n	800942e <_svfiprintf_r+0xfa>
 8009402:	9a07      	ldr	r2, [sp, #28]
 8009404:	4654      	mov	r4, sl
 8009406:	2000      	movs	r0, #0
 8009408:	f04f 0c0a 	mov.w	ip, #10
 800940c:	4621      	mov	r1, r4
 800940e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009412:	3b30      	subs	r3, #48	@ 0x30
 8009414:	2b09      	cmp	r3, #9
 8009416:	d94b      	bls.n	80094b0 <_svfiprintf_r+0x17c>
 8009418:	b1b0      	cbz	r0, 8009448 <_svfiprintf_r+0x114>
 800941a:	9207      	str	r2, [sp, #28]
 800941c:	e014      	b.n	8009448 <_svfiprintf_r+0x114>
 800941e:	eba0 0308 	sub.w	r3, r0, r8
 8009422:	fa09 f303 	lsl.w	r3, r9, r3
 8009426:	4313      	orrs	r3, r2
 8009428:	9304      	str	r3, [sp, #16]
 800942a:	46a2      	mov	sl, r4
 800942c:	e7d2      	b.n	80093d4 <_svfiprintf_r+0xa0>
 800942e:	9b03      	ldr	r3, [sp, #12]
 8009430:	1d19      	adds	r1, r3, #4
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	9103      	str	r1, [sp, #12]
 8009436:	2b00      	cmp	r3, #0
 8009438:	bfbb      	ittet	lt
 800943a:	425b      	neglt	r3, r3
 800943c:	f042 0202 	orrlt.w	r2, r2, #2
 8009440:	9307      	strge	r3, [sp, #28]
 8009442:	9307      	strlt	r3, [sp, #28]
 8009444:	bfb8      	it	lt
 8009446:	9204      	strlt	r2, [sp, #16]
 8009448:	7823      	ldrb	r3, [r4, #0]
 800944a:	2b2e      	cmp	r3, #46	@ 0x2e
 800944c:	d10a      	bne.n	8009464 <_svfiprintf_r+0x130>
 800944e:	7863      	ldrb	r3, [r4, #1]
 8009450:	2b2a      	cmp	r3, #42	@ 0x2a
 8009452:	d132      	bne.n	80094ba <_svfiprintf_r+0x186>
 8009454:	9b03      	ldr	r3, [sp, #12]
 8009456:	1d1a      	adds	r2, r3, #4
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	9203      	str	r2, [sp, #12]
 800945c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009460:	3402      	adds	r4, #2
 8009462:	9305      	str	r3, [sp, #20]
 8009464:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009528 <_svfiprintf_r+0x1f4>
 8009468:	7821      	ldrb	r1, [r4, #0]
 800946a:	2203      	movs	r2, #3
 800946c:	4650      	mov	r0, sl
 800946e:	f7f6 fecf 	bl	8000210 <memchr>
 8009472:	b138      	cbz	r0, 8009484 <_svfiprintf_r+0x150>
 8009474:	9b04      	ldr	r3, [sp, #16]
 8009476:	eba0 000a 	sub.w	r0, r0, sl
 800947a:	2240      	movs	r2, #64	@ 0x40
 800947c:	4082      	lsls	r2, r0
 800947e:	4313      	orrs	r3, r2
 8009480:	3401      	adds	r4, #1
 8009482:	9304      	str	r3, [sp, #16]
 8009484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009488:	4824      	ldr	r0, [pc, #144]	@ (800951c <_svfiprintf_r+0x1e8>)
 800948a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800948e:	2206      	movs	r2, #6
 8009490:	f7f6 febe 	bl	8000210 <memchr>
 8009494:	2800      	cmp	r0, #0
 8009496:	d036      	beq.n	8009506 <_svfiprintf_r+0x1d2>
 8009498:	4b21      	ldr	r3, [pc, #132]	@ (8009520 <_svfiprintf_r+0x1ec>)
 800949a:	bb1b      	cbnz	r3, 80094e4 <_svfiprintf_r+0x1b0>
 800949c:	9b03      	ldr	r3, [sp, #12]
 800949e:	3307      	adds	r3, #7
 80094a0:	f023 0307 	bic.w	r3, r3, #7
 80094a4:	3308      	adds	r3, #8
 80094a6:	9303      	str	r3, [sp, #12]
 80094a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094aa:	4433      	add	r3, r6
 80094ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ae:	e76a      	b.n	8009386 <_svfiprintf_r+0x52>
 80094b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80094b4:	460c      	mov	r4, r1
 80094b6:	2001      	movs	r0, #1
 80094b8:	e7a8      	b.n	800940c <_svfiprintf_r+0xd8>
 80094ba:	2300      	movs	r3, #0
 80094bc:	3401      	adds	r4, #1
 80094be:	9305      	str	r3, [sp, #20]
 80094c0:	4619      	mov	r1, r3
 80094c2:	f04f 0c0a 	mov.w	ip, #10
 80094c6:	4620      	mov	r0, r4
 80094c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094cc:	3a30      	subs	r2, #48	@ 0x30
 80094ce:	2a09      	cmp	r2, #9
 80094d0:	d903      	bls.n	80094da <_svfiprintf_r+0x1a6>
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d0c6      	beq.n	8009464 <_svfiprintf_r+0x130>
 80094d6:	9105      	str	r1, [sp, #20]
 80094d8:	e7c4      	b.n	8009464 <_svfiprintf_r+0x130>
 80094da:	fb0c 2101 	mla	r1, ip, r1, r2
 80094de:	4604      	mov	r4, r0
 80094e0:	2301      	movs	r3, #1
 80094e2:	e7f0      	b.n	80094c6 <_svfiprintf_r+0x192>
 80094e4:	ab03      	add	r3, sp, #12
 80094e6:	9300      	str	r3, [sp, #0]
 80094e8:	462a      	mov	r2, r5
 80094ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009524 <_svfiprintf_r+0x1f0>)
 80094ec:	a904      	add	r1, sp, #16
 80094ee:	4638      	mov	r0, r7
 80094f0:	f7fc fcb8 	bl	8005e64 <_printf_float>
 80094f4:	1c42      	adds	r2, r0, #1
 80094f6:	4606      	mov	r6, r0
 80094f8:	d1d6      	bne.n	80094a8 <_svfiprintf_r+0x174>
 80094fa:	89ab      	ldrh	r3, [r5, #12]
 80094fc:	065b      	lsls	r3, r3, #25
 80094fe:	f53f af2d 	bmi.w	800935c <_svfiprintf_r+0x28>
 8009502:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009504:	e72c      	b.n	8009360 <_svfiprintf_r+0x2c>
 8009506:	ab03      	add	r3, sp, #12
 8009508:	9300      	str	r3, [sp, #0]
 800950a:	462a      	mov	r2, r5
 800950c:	4b05      	ldr	r3, [pc, #20]	@ (8009524 <_svfiprintf_r+0x1f0>)
 800950e:	a904      	add	r1, sp, #16
 8009510:	4638      	mov	r0, r7
 8009512:	f7fc ff3f 	bl	8006394 <_printf_i>
 8009516:	e7ed      	b.n	80094f4 <_svfiprintf_r+0x1c0>
 8009518:	0800b849 	.word	0x0800b849
 800951c:	0800b853 	.word	0x0800b853
 8009520:	08005e65 	.word	0x08005e65
 8009524:	0800927d 	.word	0x0800927d
 8009528:	0800b84f 	.word	0x0800b84f

0800952c <__sfputc_r>:
 800952c:	6893      	ldr	r3, [r2, #8]
 800952e:	3b01      	subs	r3, #1
 8009530:	2b00      	cmp	r3, #0
 8009532:	b410      	push	{r4}
 8009534:	6093      	str	r3, [r2, #8]
 8009536:	da08      	bge.n	800954a <__sfputc_r+0x1e>
 8009538:	6994      	ldr	r4, [r2, #24]
 800953a:	42a3      	cmp	r3, r4
 800953c:	db01      	blt.n	8009542 <__sfputc_r+0x16>
 800953e:	290a      	cmp	r1, #10
 8009540:	d103      	bne.n	800954a <__sfputc_r+0x1e>
 8009542:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009546:	f000 b9df 	b.w	8009908 <__swbuf_r>
 800954a:	6813      	ldr	r3, [r2, #0]
 800954c:	1c58      	adds	r0, r3, #1
 800954e:	6010      	str	r0, [r2, #0]
 8009550:	7019      	strb	r1, [r3, #0]
 8009552:	4608      	mov	r0, r1
 8009554:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009558:	4770      	bx	lr

0800955a <__sfputs_r>:
 800955a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800955c:	4606      	mov	r6, r0
 800955e:	460f      	mov	r7, r1
 8009560:	4614      	mov	r4, r2
 8009562:	18d5      	adds	r5, r2, r3
 8009564:	42ac      	cmp	r4, r5
 8009566:	d101      	bne.n	800956c <__sfputs_r+0x12>
 8009568:	2000      	movs	r0, #0
 800956a:	e007      	b.n	800957c <__sfputs_r+0x22>
 800956c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009570:	463a      	mov	r2, r7
 8009572:	4630      	mov	r0, r6
 8009574:	f7ff ffda 	bl	800952c <__sfputc_r>
 8009578:	1c43      	adds	r3, r0, #1
 800957a:	d1f3      	bne.n	8009564 <__sfputs_r+0xa>
 800957c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009580 <_vfiprintf_r>:
 8009580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009584:	460d      	mov	r5, r1
 8009586:	b09d      	sub	sp, #116	@ 0x74
 8009588:	4614      	mov	r4, r2
 800958a:	4698      	mov	r8, r3
 800958c:	4606      	mov	r6, r0
 800958e:	b118      	cbz	r0, 8009598 <_vfiprintf_r+0x18>
 8009590:	6a03      	ldr	r3, [r0, #32]
 8009592:	b90b      	cbnz	r3, 8009598 <_vfiprintf_r+0x18>
 8009594:	f7fd fabe 	bl	8006b14 <__sinit>
 8009598:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800959a:	07d9      	lsls	r1, r3, #31
 800959c:	d405      	bmi.n	80095aa <_vfiprintf_r+0x2a>
 800959e:	89ab      	ldrh	r3, [r5, #12]
 80095a0:	059a      	lsls	r2, r3, #22
 80095a2:	d402      	bmi.n	80095aa <_vfiprintf_r+0x2a>
 80095a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095a6:	f7fd fbde 	bl	8006d66 <__retarget_lock_acquire_recursive>
 80095aa:	89ab      	ldrh	r3, [r5, #12]
 80095ac:	071b      	lsls	r3, r3, #28
 80095ae:	d501      	bpl.n	80095b4 <_vfiprintf_r+0x34>
 80095b0:	692b      	ldr	r3, [r5, #16]
 80095b2:	b99b      	cbnz	r3, 80095dc <_vfiprintf_r+0x5c>
 80095b4:	4629      	mov	r1, r5
 80095b6:	4630      	mov	r0, r6
 80095b8:	f000 f9e4 	bl	8009984 <__swsetup_r>
 80095bc:	b170      	cbz	r0, 80095dc <_vfiprintf_r+0x5c>
 80095be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095c0:	07dc      	lsls	r4, r3, #31
 80095c2:	d504      	bpl.n	80095ce <_vfiprintf_r+0x4e>
 80095c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095c8:	b01d      	add	sp, #116	@ 0x74
 80095ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ce:	89ab      	ldrh	r3, [r5, #12]
 80095d0:	0598      	lsls	r0, r3, #22
 80095d2:	d4f7      	bmi.n	80095c4 <_vfiprintf_r+0x44>
 80095d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095d6:	f7fd fbc7 	bl	8006d68 <__retarget_lock_release_recursive>
 80095da:	e7f3      	b.n	80095c4 <_vfiprintf_r+0x44>
 80095dc:	2300      	movs	r3, #0
 80095de:	9309      	str	r3, [sp, #36]	@ 0x24
 80095e0:	2320      	movs	r3, #32
 80095e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80095ea:	2330      	movs	r3, #48	@ 0x30
 80095ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800979c <_vfiprintf_r+0x21c>
 80095f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095f4:	f04f 0901 	mov.w	r9, #1
 80095f8:	4623      	mov	r3, r4
 80095fa:	469a      	mov	sl, r3
 80095fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009600:	b10a      	cbz	r2, 8009606 <_vfiprintf_r+0x86>
 8009602:	2a25      	cmp	r2, #37	@ 0x25
 8009604:	d1f9      	bne.n	80095fa <_vfiprintf_r+0x7a>
 8009606:	ebba 0b04 	subs.w	fp, sl, r4
 800960a:	d00b      	beq.n	8009624 <_vfiprintf_r+0xa4>
 800960c:	465b      	mov	r3, fp
 800960e:	4622      	mov	r2, r4
 8009610:	4629      	mov	r1, r5
 8009612:	4630      	mov	r0, r6
 8009614:	f7ff ffa1 	bl	800955a <__sfputs_r>
 8009618:	3001      	adds	r0, #1
 800961a:	f000 80a7 	beq.w	800976c <_vfiprintf_r+0x1ec>
 800961e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009620:	445a      	add	r2, fp
 8009622:	9209      	str	r2, [sp, #36]	@ 0x24
 8009624:	f89a 3000 	ldrb.w	r3, [sl]
 8009628:	2b00      	cmp	r3, #0
 800962a:	f000 809f 	beq.w	800976c <_vfiprintf_r+0x1ec>
 800962e:	2300      	movs	r3, #0
 8009630:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009634:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009638:	f10a 0a01 	add.w	sl, sl, #1
 800963c:	9304      	str	r3, [sp, #16]
 800963e:	9307      	str	r3, [sp, #28]
 8009640:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009644:	931a      	str	r3, [sp, #104]	@ 0x68
 8009646:	4654      	mov	r4, sl
 8009648:	2205      	movs	r2, #5
 800964a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800964e:	4853      	ldr	r0, [pc, #332]	@ (800979c <_vfiprintf_r+0x21c>)
 8009650:	f7f6 fdde 	bl	8000210 <memchr>
 8009654:	9a04      	ldr	r2, [sp, #16]
 8009656:	b9d8      	cbnz	r0, 8009690 <_vfiprintf_r+0x110>
 8009658:	06d1      	lsls	r1, r2, #27
 800965a:	bf44      	itt	mi
 800965c:	2320      	movmi	r3, #32
 800965e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009662:	0713      	lsls	r3, r2, #28
 8009664:	bf44      	itt	mi
 8009666:	232b      	movmi	r3, #43	@ 0x2b
 8009668:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800966c:	f89a 3000 	ldrb.w	r3, [sl]
 8009670:	2b2a      	cmp	r3, #42	@ 0x2a
 8009672:	d015      	beq.n	80096a0 <_vfiprintf_r+0x120>
 8009674:	9a07      	ldr	r2, [sp, #28]
 8009676:	4654      	mov	r4, sl
 8009678:	2000      	movs	r0, #0
 800967a:	f04f 0c0a 	mov.w	ip, #10
 800967e:	4621      	mov	r1, r4
 8009680:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009684:	3b30      	subs	r3, #48	@ 0x30
 8009686:	2b09      	cmp	r3, #9
 8009688:	d94b      	bls.n	8009722 <_vfiprintf_r+0x1a2>
 800968a:	b1b0      	cbz	r0, 80096ba <_vfiprintf_r+0x13a>
 800968c:	9207      	str	r2, [sp, #28]
 800968e:	e014      	b.n	80096ba <_vfiprintf_r+0x13a>
 8009690:	eba0 0308 	sub.w	r3, r0, r8
 8009694:	fa09 f303 	lsl.w	r3, r9, r3
 8009698:	4313      	orrs	r3, r2
 800969a:	9304      	str	r3, [sp, #16]
 800969c:	46a2      	mov	sl, r4
 800969e:	e7d2      	b.n	8009646 <_vfiprintf_r+0xc6>
 80096a0:	9b03      	ldr	r3, [sp, #12]
 80096a2:	1d19      	adds	r1, r3, #4
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	9103      	str	r1, [sp, #12]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	bfbb      	ittet	lt
 80096ac:	425b      	neglt	r3, r3
 80096ae:	f042 0202 	orrlt.w	r2, r2, #2
 80096b2:	9307      	strge	r3, [sp, #28]
 80096b4:	9307      	strlt	r3, [sp, #28]
 80096b6:	bfb8      	it	lt
 80096b8:	9204      	strlt	r2, [sp, #16]
 80096ba:	7823      	ldrb	r3, [r4, #0]
 80096bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80096be:	d10a      	bne.n	80096d6 <_vfiprintf_r+0x156>
 80096c0:	7863      	ldrb	r3, [r4, #1]
 80096c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80096c4:	d132      	bne.n	800972c <_vfiprintf_r+0x1ac>
 80096c6:	9b03      	ldr	r3, [sp, #12]
 80096c8:	1d1a      	adds	r2, r3, #4
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	9203      	str	r2, [sp, #12]
 80096ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096d2:	3402      	adds	r4, #2
 80096d4:	9305      	str	r3, [sp, #20]
 80096d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80097ac <_vfiprintf_r+0x22c>
 80096da:	7821      	ldrb	r1, [r4, #0]
 80096dc:	2203      	movs	r2, #3
 80096de:	4650      	mov	r0, sl
 80096e0:	f7f6 fd96 	bl	8000210 <memchr>
 80096e4:	b138      	cbz	r0, 80096f6 <_vfiprintf_r+0x176>
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	eba0 000a 	sub.w	r0, r0, sl
 80096ec:	2240      	movs	r2, #64	@ 0x40
 80096ee:	4082      	lsls	r2, r0
 80096f0:	4313      	orrs	r3, r2
 80096f2:	3401      	adds	r4, #1
 80096f4:	9304      	str	r3, [sp, #16]
 80096f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096fa:	4829      	ldr	r0, [pc, #164]	@ (80097a0 <_vfiprintf_r+0x220>)
 80096fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009700:	2206      	movs	r2, #6
 8009702:	f7f6 fd85 	bl	8000210 <memchr>
 8009706:	2800      	cmp	r0, #0
 8009708:	d03f      	beq.n	800978a <_vfiprintf_r+0x20a>
 800970a:	4b26      	ldr	r3, [pc, #152]	@ (80097a4 <_vfiprintf_r+0x224>)
 800970c:	bb1b      	cbnz	r3, 8009756 <_vfiprintf_r+0x1d6>
 800970e:	9b03      	ldr	r3, [sp, #12]
 8009710:	3307      	adds	r3, #7
 8009712:	f023 0307 	bic.w	r3, r3, #7
 8009716:	3308      	adds	r3, #8
 8009718:	9303      	str	r3, [sp, #12]
 800971a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800971c:	443b      	add	r3, r7
 800971e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009720:	e76a      	b.n	80095f8 <_vfiprintf_r+0x78>
 8009722:	fb0c 3202 	mla	r2, ip, r2, r3
 8009726:	460c      	mov	r4, r1
 8009728:	2001      	movs	r0, #1
 800972a:	e7a8      	b.n	800967e <_vfiprintf_r+0xfe>
 800972c:	2300      	movs	r3, #0
 800972e:	3401      	adds	r4, #1
 8009730:	9305      	str	r3, [sp, #20]
 8009732:	4619      	mov	r1, r3
 8009734:	f04f 0c0a 	mov.w	ip, #10
 8009738:	4620      	mov	r0, r4
 800973a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800973e:	3a30      	subs	r2, #48	@ 0x30
 8009740:	2a09      	cmp	r2, #9
 8009742:	d903      	bls.n	800974c <_vfiprintf_r+0x1cc>
 8009744:	2b00      	cmp	r3, #0
 8009746:	d0c6      	beq.n	80096d6 <_vfiprintf_r+0x156>
 8009748:	9105      	str	r1, [sp, #20]
 800974a:	e7c4      	b.n	80096d6 <_vfiprintf_r+0x156>
 800974c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009750:	4604      	mov	r4, r0
 8009752:	2301      	movs	r3, #1
 8009754:	e7f0      	b.n	8009738 <_vfiprintf_r+0x1b8>
 8009756:	ab03      	add	r3, sp, #12
 8009758:	9300      	str	r3, [sp, #0]
 800975a:	462a      	mov	r2, r5
 800975c:	4b12      	ldr	r3, [pc, #72]	@ (80097a8 <_vfiprintf_r+0x228>)
 800975e:	a904      	add	r1, sp, #16
 8009760:	4630      	mov	r0, r6
 8009762:	f7fc fb7f 	bl	8005e64 <_printf_float>
 8009766:	4607      	mov	r7, r0
 8009768:	1c78      	adds	r0, r7, #1
 800976a:	d1d6      	bne.n	800971a <_vfiprintf_r+0x19a>
 800976c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800976e:	07d9      	lsls	r1, r3, #31
 8009770:	d405      	bmi.n	800977e <_vfiprintf_r+0x1fe>
 8009772:	89ab      	ldrh	r3, [r5, #12]
 8009774:	059a      	lsls	r2, r3, #22
 8009776:	d402      	bmi.n	800977e <_vfiprintf_r+0x1fe>
 8009778:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800977a:	f7fd faf5 	bl	8006d68 <__retarget_lock_release_recursive>
 800977e:	89ab      	ldrh	r3, [r5, #12]
 8009780:	065b      	lsls	r3, r3, #25
 8009782:	f53f af1f 	bmi.w	80095c4 <_vfiprintf_r+0x44>
 8009786:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009788:	e71e      	b.n	80095c8 <_vfiprintf_r+0x48>
 800978a:	ab03      	add	r3, sp, #12
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	462a      	mov	r2, r5
 8009790:	4b05      	ldr	r3, [pc, #20]	@ (80097a8 <_vfiprintf_r+0x228>)
 8009792:	a904      	add	r1, sp, #16
 8009794:	4630      	mov	r0, r6
 8009796:	f7fc fdfd 	bl	8006394 <_printf_i>
 800979a:	e7e4      	b.n	8009766 <_vfiprintf_r+0x1e6>
 800979c:	0800b849 	.word	0x0800b849
 80097a0:	0800b853 	.word	0x0800b853
 80097a4:	08005e65 	.word	0x08005e65
 80097a8:	0800955b 	.word	0x0800955b
 80097ac:	0800b84f 	.word	0x0800b84f

080097b0 <__sflush_r>:
 80097b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097b8:	0716      	lsls	r6, r2, #28
 80097ba:	4605      	mov	r5, r0
 80097bc:	460c      	mov	r4, r1
 80097be:	d454      	bmi.n	800986a <__sflush_r+0xba>
 80097c0:	684b      	ldr	r3, [r1, #4]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	dc02      	bgt.n	80097cc <__sflush_r+0x1c>
 80097c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	dd48      	ble.n	800985e <__sflush_r+0xae>
 80097cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097ce:	2e00      	cmp	r6, #0
 80097d0:	d045      	beq.n	800985e <__sflush_r+0xae>
 80097d2:	2300      	movs	r3, #0
 80097d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80097d8:	682f      	ldr	r7, [r5, #0]
 80097da:	6a21      	ldr	r1, [r4, #32]
 80097dc:	602b      	str	r3, [r5, #0]
 80097de:	d030      	beq.n	8009842 <__sflush_r+0x92>
 80097e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80097e2:	89a3      	ldrh	r3, [r4, #12]
 80097e4:	0759      	lsls	r1, r3, #29
 80097e6:	d505      	bpl.n	80097f4 <__sflush_r+0x44>
 80097e8:	6863      	ldr	r3, [r4, #4]
 80097ea:	1ad2      	subs	r2, r2, r3
 80097ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097ee:	b10b      	cbz	r3, 80097f4 <__sflush_r+0x44>
 80097f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097f2:	1ad2      	subs	r2, r2, r3
 80097f4:	2300      	movs	r3, #0
 80097f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097f8:	6a21      	ldr	r1, [r4, #32]
 80097fa:	4628      	mov	r0, r5
 80097fc:	47b0      	blx	r6
 80097fe:	1c43      	adds	r3, r0, #1
 8009800:	89a3      	ldrh	r3, [r4, #12]
 8009802:	d106      	bne.n	8009812 <__sflush_r+0x62>
 8009804:	6829      	ldr	r1, [r5, #0]
 8009806:	291d      	cmp	r1, #29
 8009808:	d82b      	bhi.n	8009862 <__sflush_r+0xb2>
 800980a:	4a2a      	ldr	r2, [pc, #168]	@ (80098b4 <__sflush_r+0x104>)
 800980c:	410a      	asrs	r2, r1
 800980e:	07d6      	lsls	r6, r2, #31
 8009810:	d427      	bmi.n	8009862 <__sflush_r+0xb2>
 8009812:	2200      	movs	r2, #0
 8009814:	6062      	str	r2, [r4, #4]
 8009816:	04d9      	lsls	r1, r3, #19
 8009818:	6922      	ldr	r2, [r4, #16]
 800981a:	6022      	str	r2, [r4, #0]
 800981c:	d504      	bpl.n	8009828 <__sflush_r+0x78>
 800981e:	1c42      	adds	r2, r0, #1
 8009820:	d101      	bne.n	8009826 <__sflush_r+0x76>
 8009822:	682b      	ldr	r3, [r5, #0]
 8009824:	b903      	cbnz	r3, 8009828 <__sflush_r+0x78>
 8009826:	6560      	str	r0, [r4, #84]	@ 0x54
 8009828:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800982a:	602f      	str	r7, [r5, #0]
 800982c:	b1b9      	cbz	r1, 800985e <__sflush_r+0xae>
 800982e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009832:	4299      	cmp	r1, r3
 8009834:	d002      	beq.n	800983c <__sflush_r+0x8c>
 8009836:	4628      	mov	r0, r5
 8009838:	f7fe f8ea 	bl	8007a10 <_free_r>
 800983c:	2300      	movs	r3, #0
 800983e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009840:	e00d      	b.n	800985e <__sflush_r+0xae>
 8009842:	2301      	movs	r3, #1
 8009844:	4628      	mov	r0, r5
 8009846:	47b0      	blx	r6
 8009848:	4602      	mov	r2, r0
 800984a:	1c50      	adds	r0, r2, #1
 800984c:	d1c9      	bne.n	80097e2 <__sflush_r+0x32>
 800984e:	682b      	ldr	r3, [r5, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d0c6      	beq.n	80097e2 <__sflush_r+0x32>
 8009854:	2b1d      	cmp	r3, #29
 8009856:	d001      	beq.n	800985c <__sflush_r+0xac>
 8009858:	2b16      	cmp	r3, #22
 800985a:	d11e      	bne.n	800989a <__sflush_r+0xea>
 800985c:	602f      	str	r7, [r5, #0]
 800985e:	2000      	movs	r0, #0
 8009860:	e022      	b.n	80098a8 <__sflush_r+0xf8>
 8009862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009866:	b21b      	sxth	r3, r3
 8009868:	e01b      	b.n	80098a2 <__sflush_r+0xf2>
 800986a:	690f      	ldr	r7, [r1, #16]
 800986c:	2f00      	cmp	r7, #0
 800986e:	d0f6      	beq.n	800985e <__sflush_r+0xae>
 8009870:	0793      	lsls	r3, r2, #30
 8009872:	680e      	ldr	r6, [r1, #0]
 8009874:	bf08      	it	eq
 8009876:	694b      	ldreq	r3, [r1, #20]
 8009878:	600f      	str	r7, [r1, #0]
 800987a:	bf18      	it	ne
 800987c:	2300      	movne	r3, #0
 800987e:	eba6 0807 	sub.w	r8, r6, r7
 8009882:	608b      	str	r3, [r1, #8]
 8009884:	f1b8 0f00 	cmp.w	r8, #0
 8009888:	dde9      	ble.n	800985e <__sflush_r+0xae>
 800988a:	6a21      	ldr	r1, [r4, #32]
 800988c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800988e:	4643      	mov	r3, r8
 8009890:	463a      	mov	r2, r7
 8009892:	4628      	mov	r0, r5
 8009894:	47b0      	blx	r6
 8009896:	2800      	cmp	r0, #0
 8009898:	dc08      	bgt.n	80098ac <__sflush_r+0xfc>
 800989a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800989e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098a2:	81a3      	strh	r3, [r4, #12]
 80098a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80098a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098ac:	4407      	add	r7, r0
 80098ae:	eba8 0800 	sub.w	r8, r8, r0
 80098b2:	e7e7      	b.n	8009884 <__sflush_r+0xd4>
 80098b4:	dfbffffe 	.word	0xdfbffffe

080098b8 <_fflush_r>:
 80098b8:	b538      	push	{r3, r4, r5, lr}
 80098ba:	690b      	ldr	r3, [r1, #16]
 80098bc:	4605      	mov	r5, r0
 80098be:	460c      	mov	r4, r1
 80098c0:	b913      	cbnz	r3, 80098c8 <_fflush_r+0x10>
 80098c2:	2500      	movs	r5, #0
 80098c4:	4628      	mov	r0, r5
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	b118      	cbz	r0, 80098d2 <_fflush_r+0x1a>
 80098ca:	6a03      	ldr	r3, [r0, #32]
 80098cc:	b90b      	cbnz	r3, 80098d2 <_fflush_r+0x1a>
 80098ce:	f7fd f921 	bl	8006b14 <__sinit>
 80098d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d0f3      	beq.n	80098c2 <_fflush_r+0xa>
 80098da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80098dc:	07d0      	lsls	r0, r2, #31
 80098de:	d404      	bmi.n	80098ea <_fflush_r+0x32>
 80098e0:	0599      	lsls	r1, r3, #22
 80098e2:	d402      	bmi.n	80098ea <_fflush_r+0x32>
 80098e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098e6:	f7fd fa3e 	bl	8006d66 <__retarget_lock_acquire_recursive>
 80098ea:	4628      	mov	r0, r5
 80098ec:	4621      	mov	r1, r4
 80098ee:	f7ff ff5f 	bl	80097b0 <__sflush_r>
 80098f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098f4:	07da      	lsls	r2, r3, #31
 80098f6:	4605      	mov	r5, r0
 80098f8:	d4e4      	bmi.n	80098c4 <_fflush_r+0xc>
 80098fa:	89a3      	ldrh	r3, [r4, #12]
 80098fc:	059b      	lsls	r3, r3, #22
 80098fe:	d4e1      	bmi.n	80098c4 <_fflush_r+0xc>
 8009900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009902:	f7fd fa31 	bl	8006d68 <__retarget_lock_release_recursive>
 8009906:	e7dd      	b.n	80098c4 <_fflush_r+0xc>

08009908 <__swbuf_r>:
 8009908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990a:	460e      	mov	r6, r1
 800990c:	4614      	mov	r4, r2
 800990e:	4605      	mov	r5, r0
 8009910:	b118      	cbz	r0, 800991a <__swbuf_r+0x12>
 8009912:	6a03      	ldr	r3, [r0, #32]
 8009914:	b90b      	cbnz	r3, 800991a <__swbuf_r+0x12>
 8009916:	f7fd f8fd 	bl	8006b14 <__sinit>
 800991a:	69a3      	ldr	r3, [r4, #24]
 800991c:	60a3      	str	r3, [r4, #8]
 800991e:	89a3      	ldrh	r3, [r4, #12]
 8009920:	071a      	lsls	r2, r3, #28
 8009922:	d501      	bpl.n	8009928 <__swbuf_r+0x20>
 8009924:	6923      	ldr	r3, [r4, #16]
 8009926:	b943      	cbnz	r3, 800993a <__swbuf_r+0x32>
 8009928:	4621      	mov	r1, r4
 800992a:	4628      	mov	r0, r5
 800992c:	f000 f82a 	bl	8009984 <__swsetup_r>
 8009930:	b118      	cbz	r0, 800993a <__swbuf_r+0x32>
 8009932:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009936:	4638      	mov	r0, r7
 8009938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800993a:	6823      	ldr	r3, [r4, #0]
 800993c:	6922      	ldr	r2, [r4, #16]
 800993e:	1a98      	subs	r0, r3, r2
 8009940:	6963      	ldr	r3, [r4, #20]
 8009942:	b2f6      	uxtb	r6, r6
 8009944:	4283      	cmp	r3, r0
 8009946:	4637      	mov	r7, r6
 8009948:	dc05      	bgt.n	8009956 <__swbuf_r+0x4e>
 800994a:	4621      	mov	r1, r4
 800994c:	4628      	mov	r0, r5
 800994e:	f7ff ffb3 	bl	80098b8 <_fflush_r>
 8009952:	2800      	cmp	r0, #0
 8009954:	d1ed      	bne.n	8009932 <__swbuf_r+0x2a>
 8009956:	68a3      	ldr	r3, [r4, #8]
 8009958:	3b01      	subs	r3, #1
 800995a:	60a3      	str	r3, [r4, #8]
 800995c:	6823      	ldr	r3, [r4, #0]
 800995e:	1c5a      	adds	r2, r3, #1
 8009960:	6022      	str	r2, [r4, #0]
 8009962:	701e      	strb	r6, [r3, #0]
 8009964:	6962      	ldr	r2, [r4, #20]
 8009966:	1c43      	adds	r3, r0, #1
 8009968:	429a      	cmp	r2, r3
 800996a:	d004      	beq.n	8009976 <__swbuf_r+0x6e>
 800996c:	89a3      	ldrh	r3, [r4, #12]
 800996e:	07db      	lsls	r3, r3, #31
 8009970:	d5e1      	bpl.n	8009936 <__swbuf_r+0x2e>
 8009972:	2e0a      	cmp	r6, #10
 8009974:	d1df      	bne.n	8009936 <__swbuf_r+0x2e>
 8009976:	4621      	mov	r1, r4
 8009978:	4628      	mov	r0, r5
 800997a:	f7ff ff9d 	bl	80098b8 <_fflush_r>
 800997e:	2800      	cmp	r0, #0
 8009980:	d0d9      	beq.n	8009936 <__swbuf_r+0x2e>
 8009982:	e7d6      	b.n	8009932 <__swbuf_r+0x2a>

08009984 <__swsetup_r>:
 8009984:	b538      	push	{r3, r4, r5, lr}
 8009986:	4b29      	ldr	r3, [pc, #164]	@ (8009a2c <__swsetup_r+0xa8>)
 8009988:	4605      	mov	r5, r0
 800998a:	6818      	ldr	r0, [r3, #0]
 800998c:	460c      	mov	r4, r1
 800998e:	b118      	cbz	r0, 8009998 <__swsetup_r+0x14>
 8009990:	6a03      	ldr	r3, [r0, #32]
 8009992:	b90b      	cbnz	r3, 8009998 <__swsetup_r+0x14>
 8009994:	f7fd f8be 	bl	8006b14 <__sinit>
 8009998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800999c:	0719      	lsls	r1, r3, #28
 800999e:	d422      	bmi.n	80099e6 <__swsetup_r+0x62>
 80099a0:	06da      	lsls	r2, r3, #27
 80099a2:	d407      	bmi.n	80099b4 <__swsetup_r+0x30>
 80099a4:	2209      	movs	r2, #9
 80099a6:	602a      	str	r2, [r5, #0]
 80099a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099ac:	81a3      	strh	r3, [r4, #12]
 80099ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099b2:	e033      	b.n	8009a1c <__swsetup_r+0x98>
 80099b4:	0758      	lsls	r0, r3, #29
 80099b6:	d512      	bpl.n	80099de <__swsetup_r+0x5a>
 80099b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ba:	b141      	cbz	r1, 80099ce <__swsetup_r+0x4a>
 80099bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099c0:	4299      	cmp	r1, r3
 80099c2:	d002      	beq.n	80099ca <__swsetup_r+0x46>
 80099c4:	4628      	mov	r0, r5
 80099c6:	f7fe f823 	bl	8007a10 <_free_r>
 80099ca:	2300      	movs	r3, #0
 80099cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80099ce:	89a3      	ldrh	r3, [r4, #12]
 80099d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80099d4:	81a3      	strh	r3, [r4, #12]
 80099d6:	2300      	movs	r3, #0
 80099d8:	6063      	str	r3, [r4, #4]
 80099da:	6923      	ldr	r3, [r4, #16]
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	f043 0308 	orr.w	r3, r3, #8
 80099e4:	81a3      	strh	r3, [r4, #12]
 80099e6:	6923      	ldr	r3, [r4, #16]
 80099e8:	b94b      	cbnz	r3, 80099fe <__swsetup_r+0x7a>
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80099f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099f4:	d003      	beq.n	80099fe <__swsetup_r+0x7a>
 80099f6:	4621      	mov	r1, r4
 80099f8:	4628      	mov	r0, r5
 80099fa:	f000 fc5d 	bl	800a2b8 <__smakebuf_r>
 80099fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a02:	f013 0201 	ands.w	r2, r3, #1
 8009a06:	d00a      	beq.n	8009a1e <__swsetup_r+0x9a>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	60a2      	str	r2, [r4, #8]
 8009a0c:	6962      	ldr	r2, [r4, #20]
 8009a0e:	4252      	negs	r2, r2
 8009a10:	61a2      	str	r2, [r4, #24]
 8009a12:	6922      	ldr	r2, [r4, #16]
 8009a14:	b942      	cbnz	r2, 8009a28 <__swsetup_r+0xa4>
 8009a16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a1a:	d1c5      	bne.n	80099a8 <__swsetup_r+0x24>
 8009a1c:	bd38      	pop	{r3, r4, r5, pc}
 8009a1e:	0799      	lsls	r1, r3, #30
 8009a20:	bf58      	it	pl
 8009a22:	6962      	ldrpl	r2, [r4, #20]
 8009a24:	60a2      	str	r2, [r4, #8]
 8009a26:	e7f4      	b.n	8009a12 <__swsetup_r+0x8e>
 8009a28:	2000      	movs	r0, #0
 8009a2a:	e7f7      	b.n	8009a1c <__swsetup_r+0x98>
 8009a2c:	20000018 	.word	0x20000018

08009a30 <memmove>:
 8009a30:	4288      	cmp	r0, r1
 8009a32:	b510      	push	{r4, lr}
 8009a34:	eb01 0402 	add.w	r4, r1, r2
 8009a38:	d902      	bls.n	8009a40 <memmove+0x10>
 8009a3a:	4284      	cmp	r4, r0
 8009a3c:	4623      	mov	r3, r4
 8009a3e:	d807      	bhi.n	8009a50 <memmove+0x20>
 8009a40:	1e43      	subs	r3, r0, #1
 8009a42:	42a1      	cmp	r1, r4
 8009a44:	d008      	beq.n	8009a58 <memmove+0x28>
 8009a46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a4e:	e7f8      	b.n	8009a42 <memmove+0x12>
 8009a50:	4402      	add	r2, r0
 8009a52:	4601      	mov	r1, r0
 8009a54:	428a      	cmp	r2, r1
 8009a56:	d100      	bne.n	8009a5a <memmove+0x2a>
 8009a58:	bd10      	pop	{r4, pc}
 8009a5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a62:	e7f7      	b.n	8009a54 <memmove+0x24>

08009a64 <strncmp>:
 8009a64:	b510      	push	{r4, lr}
 8009a66:	b16a      	cbz	r2, 8009a84 <strncmp+0x20>
 8009a68:	3901      	subs	r1, #1
 8009a6a:	1884      	adds	r4, r0, r2
 8009a6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a70:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d103      	bne.n	8009a80 <strncmp+0x1c>
 8009a78:	42a0      	cmp	r0, r4
 8009a7a:	d001      	beq.n	8009a80 <strncmp+0x1c>
 8009a7c:	2a00      	cmp	r2, #0
 8009a7e:	d1f5      	bne.n	8009a6c <strncmp+0x8>
 8009a80:	1ad0      	subs	r0, r2, r3
 8009a82:	bd10      	pop	{r4, pc}
 8009a84:	4610      	mov	r0, r2
 8009a86:	e7fc      	b.n	8009a82 <strncmp+0x1e>

08009a88 <_sbrk_r>:
 8009a88:	b538      	push	{r3, r4, r5, lr}
 8009a8a:	4d06      	ldr	r5, [pc, #24]	@ (8009aa4 <_sbrk_r+0x1c>)
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	4604      	mov	r4, r0
 8009a90:	4608      	mov	r0, r1
 8009a92:	602b      	str	r3, [r5, #0]
 8009a94:	f7f8 fa38 	bl	8001f08 <_sbrk>
 8009a98:	1c43      	adds	r3, r0, #1
 8009a9a:	d102      	bne.n	8009aa2 <_sbrk_r+0x1a>
 8009a9c:	682b      	ldr	r3, [r5, #0]
 8009a9e:	b103      	cbz	r3, 8009aa2 <_sbrk_r+0x1a>
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	bd38      	pop	{r3, r4, r5, pc}
 8009aa4:	20000524 	.word	0x20000524

08009aa8 <memcpy>:
 8009aa8:	440a      	add	r2, r1
 8009aaa:	4291      	cmp	r1, r2
 8009aac:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009ab0:	d100      	bne.n	8009ab4 <memcpy+0xc>
 8009ab2:	4770      	bx	lr
 8009ab4:	b510      	push	{r4, lr}
 8009ab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009abe:	4291      	cmp	r1, r2
 8009ac0:	d1f9      	bne.n	8009ab6 <memcpy+0xe>
 8009ac2:	bd10      	pop	{r4, pc}
 8009ac4:	0000      	movs	r0, r0
	...

08009ac8 <nan>:
 8009ac8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009ad0 <nan+0x8>
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	00000000 	.word	0x00000000
 8009ad4:	7ff80000 	.word	0x7ff80000

08009ad8 <__assert_func>:
 8009ad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ada:	4614      	mov	r4, r2
 8009adc:	461a      	mov	r2, r3
 8009ade:	4b09      	ldr	r3, [pc, #36]	@ (8009b04 <__assert_func+0x2c>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4605      	mov	r5, r0
 8009ae4:	68d8      	ldr	r0, [r3, #12]
 8009ae6:	b954      	cbnz	r4, 8009afe <__assert_func+0x26>
 8009ae8:	4b07      	ldr	r3, [pc, #28]	@ (8009b08 <__assert_func+0x30>)
 8009aea:	461c      	mov	r4, r3
 8009aec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009af0:	9100      	str	r1, [sp, #0]
 8009af2:	462b      	mov	r3, r5
 8009af4:	4905      	ldr	r1, [pc, #20]	@ (8009b0c <__assert_func+0x34>)
 8009af6:	f000 fba7 	bl	800a248 <fiprintf>
 8009afa:	f000 fc3b 	bl	800a374 <abort>
 8009afe:	4b04      	ldr	r3, [pc, #16]	@ (8009b10 <__assert_func+0x38>)
 8009b00:	e7f4      	b.n	8009aec <__assert_func+0x14>
 8009b02:	bf00      	nop
 8009b04:	20000018 	.word	0x20000018
 8009b08:	0800b89d 	.word	0x0800b89d
 8009b0c:	0800b86f 	.word	0x0800b86f
 8009b10:	0800b862 	.word	0x0800b862

08009b14 <_calloc_r>:
 8009b14:	b570      	push	{r4, r5, r6, lr}
 8009b16:	fba1 5402 	umull	r5, r4, r1, r2
 8009b1a:	b93c      	cbnz	r4, 8009b2c <_calloc_r+0x18>
 8009b1c:	4629      	mov	r1, r5
 8009b1e:	f7fd ffeb 	bl	8007af8 <_malloc_r>
 8009b22:	4606      	mov	r6, r0
 8009b24:	b928      	cbnz	r0, 8009b32 <_calloc_r+0x1e>
 8009b26:	2600      	movs	r6, #0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	bd70      	pop	{r4, r5, r6, pc}
 8009b2c:	220c      	movs	r2, #12
 8009b2e:	6002      	str	r2, [r0, #0]
 8009b30:	e7f9      	b.n	8009b26 <_calloc_r+0x12>
 8009b32:	462a      	mov	r2, r5
 8009b34:	4621      	mov	r1, r4
 8009b36:	f7fd f898 	bl	8006c6a <memset>
 8009b3a:	e7f5      	b.n	8009b28 <_calloc_r+0x14>

08009b3c <rshift>:
 8009b3c:	6903      	ldr	r3, [r0, #16]
 8009b3e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b42:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b46:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b4a:	f100 0414 	add.w	r4, r0, #20
 8009b4e:	dd45      	ble.n	8009bdc <rshift+0xa0>
 8009b50:	f011 011f 	ands.w	r1, r1, #31
 8009b54:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b58:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b5c:	d10c      	bne.n	8009b78 <rshift+0x3c>
 8009b5e:	f100 0710 	add.w	r7, r0, #16
 8009b62:	4629      	mov	r1, r5
 8009b64:	42b1      	cmp	r1, r6
 8009b66:	d334      	bcc.n	8009bd2 <rshift+0x96>
 8009b68:	1a9b      	subs	r3, r3, r2
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	1eea      	subs	r2, r5, #3
 8009b6e:	4296      	cmp	r6, r2
 8009b70:	bf38      	it	cc
 8009b72:	2300      	movcc	r3, #0
 8009b74:	4423      	add	r3, r4
 8009b76:	e015      	b.n	8009ba4 <rshift+0x68>
 8009b78:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b7c:	f1c1 0820 	rsb	r8, r1, #32
 8009b80:	40cf      	lsrs	r7, r1
 8009b82:	f105 0e04 	add.w	lr, r5, #4
 8009b86:	46a1      	mov	r9, r4
 8009b88:	4576      	cmp	r6, lr
 8009b8a:	46f4      	mov	ip, lr
 8009b8c:	d815      	bhi.n	8009bba <rshift+0x7e>
 8009b8e:	1a9a      	subs	r2, r3, r2
 8009b90:	0092      	lsls	r2, r2, #2
 8009b92:	3a04      	subs	r2, #4
 8009b94:	3501      	adds	r5, #1
 8009b96:	42ae      	cmp	r6, r5
 8009b98:	bf38      	it	cc
 8009b9a:	2200      	movcc	r2, #0
 8009b9c:	18a3      	adds	r3, r4, r2
 8009b9e:	50a7      	str	r7, [r4, r2]
 8009ba0:	b107      	cbz	r7, 8009ba4 <rshift+0x68>
 8009ba2:	3304      	adds	r3, #4
 8009ba4:	1b1a      	subs	r2, r3, r4
 8009ba6:	42a3      	cmp	r3, r4
 8009ba8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009bac:	bf08      	it	eq
 8009bae:	2300      	moveq	r3, #0
 8009bb0:	6102      	str	r2, [r0, #16]
 8009bb2:	bf08      	it	eq
 8009bb4:	6143      	streq	r3, [r0, #20]
 8009bb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bba:	f8dc c000 	ldr.w	ip, [ip]
 8009bbe:	fa0c fc08 	lsl.w	ip, ip, r8
 8009bc2:	ea4c 0707 	orr.w	r7, ip, r7
 8009bc6:	f849 7b04 	str.w	r7, [r9], #4
 8009bca:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009bce:	40cf      	lsrs	r7, r1
 8009bd0:	e7da      	b.n	8009b88 <rshift+0x4c>
 8009bd2:	f851 cb04 	ldr.w	ip, [r1], #4
 8009bd6:	f847 cf04 	str.w	ip, [r7, #4]!
 8009bda:	e7c3      	b.n	8009b64 <rshift+0x28>
 8009bdc:	4623      	mov	r3, r4
 8009bde:	e7e1      	b.n	8009ba4 <rshift+0x68>

08009be0 <__hexdig_fun>:
 8009be0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009be4:	2b09      	cmp	r3, #9
 8009be6:	d802      	bhi.n	8009bee <__hexdig_fun+0xe>
 8009be8:	3820      	subs	r0, #32
 8009bea:	b2c0      	uxtb	r0, r0
 8009bec:	4770      	bx	lr
 8009bee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009bf2:	2b05      	cmp	r3, #5
 8009bf4:	d801      	bhi.n	8009bfa <__hexdig_fun+0x1a>
 8009bf6:	3847      	subs	r0, #71	@ 0x47
 8009bf8:	e7f7      	b.n	8009bea <__hexdig_fun+0xa>
 8009bfa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009bfe:	2b05      	cmp	r3, #5
 8009c00:	d801      	bhi.n	8009c06 <__hexdig_fun+0x26>
 8009c02:	3827      	subs	r0, #39	@ 0x27
 8009c04:	e7f1      	b.n	8009bea <__hexdig_fun+0xa>
 8009c06:	2000      	movs	r0, #0
 8009c08:	4770      	bx	lr
	...

08009c0c <__gethex>:
 8009c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c10:	b085      	sub	sp, #20
 8009c12:	468a      	mov	sl, r1
 8009c14:	9302      	str	r3, [sp, #8]
 8009c16:	680b      	ldr	r3, [r1, #0]
 8009c18:	9001      	str	r0, [sp, #4]
 8009c1a:	4690      	mov	r8, r2
 8009c1c:	1c9c      	adds	r4, r3, #2
 8009c1e:	46a1      	mov	r9, r4
 8009c20:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009c24:	2830      	cmp	r0, #48	@ 0x30
 8009c26:	d0fa      	beq.n	8009c1e <__gethex+0x12>
 8009c28:	eba9 0303 	sub.w	r3, r9, r3
 8009c2c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009c30:	f7ff ffd6 	bl	8009be0 <__hexdig_fun>
 8009c34:	4605      	mov	r5, r0
 8009c36:	2800      	cmp	r0, #0
 8009c38:	d168      	bne.n	8009d0c <__gethex+0x100>
 8009c3a:	49a0      	ldr	r1, [pc, #640]	@ (8009ebc <__gethex+0x2b0>)
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	4648      	mov	r0, r9
 8009c40:	f7ff ff10 	bl	8009a64 <strncmp>
 8009c44:	4607      	mov	r7, r0
 8009c46:	2800      	cmp	r0, #0
 8009c48:	d167      	bne.n	8009d1a <__gethex+0x10e>
 8009c4a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009c4e:	4626      	mov	r6, r4
 8009c50:	f7ff ffc6 	bl	8009be0 <__hexdig_fun>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d062      	beq.n	8009d1e <__gethex+0x112>
 8009c58:	4623      	mov	r3, r4
 8009c5a:	7818      	ldrb	r0, [r3, #0]
 8009c5c:	2830      	cmp	r0, #48	@ 0x30
 8009c5e:	4699      	mov	r9, r3
 8009c60:	f103 0301 	add.w	r3, r3, #1
 8009c64:	d0f9      	beq.n	8009c5a <__gethex+0x4e>
 8009c66:	f7ff ffbb 	bl	8009be0 <__hexdig_fun>
 8009c6a:	fab0 f580 	clz	r5, r0
 8009c6e:	096d      	lsrs	r5, r5, #5
 8009c70:	f04f 0b01 	mov.w	fp, #1
 8009c74:	464a      	mov	r2, r9
 8009c76:	4616      	mov	r6, r2
 8009c78:	3201      	adds	r2, #1
 8009c7a:	7830      	ldrb	r0, [r6, #0]
 8009c7c:	f7ff ffb0 	bl	8009be0 <__hexdig_fun>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	d1f8      	bne.n	8009c76 <__gethex+0x6a>
 8009c84:	498d      	ldr	r1, [pc, #564]	@ (8009ebc <__gethex+0x2b0>)
 8009c86:	2201      	movs	r2, #1
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f7ff feeb 	bl	8009a64 <strncmp>
 8009c8e:	2800      	cmp	r0, #0
 8009c90:	d13f      	bne.n	8009d12 <__gethex+0x106>
 8009c92:	b944      	cbnz	r4, 8009ca6 <__gethex+0x9a>
 8009c94:	1c74      	adds	r4, r6, #1
 8009c96:	4622      	mov	r2, r4
 8009c98:	4616      	mov	r6, r2
 8009c9a:	3201      	adds	r2, #1
 8009c9c:	7830      	ldrb	r0, [r6, #0]
 8009c9e:	f7ff ff9f 	bl	8009be0 <__hexdig_fun>
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	d1f8      	bne.n	8009c98 <__gethex+0x8c>
 8009ca6:	1ba4      	subs	r4, r4, r6
 8009ca8:	00a7      	lsls	r7, r4, #2
 8009caa:	7833      	ldrb	r3, [r6, #0]
 8009cac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009cb0:	2b50      	cmp	r3, #80	@ 0x50
 8009cb2:	d13e      	bne.n	8009d32 <__gethex+0x126>
 8009cb4:	7873      	ldrb	r3, [r6, #1]
 8009cb6:	2b2b      	cmp	r3, #43	@ 0x2b
 8009cb8:	d033      	beq.n	8009d22 <__gethex+0x116>
 8009cba:	2b2d      	cmp	r3, #45	@ 0x2d
 8009cbc:	d034      	beq.n	8009d28 <__gethex+0x11c>
 8009cbe:	1c71      	adds	r1, r6, #1
 8009cc0:	2400      	movs	r4, #0
 8009cc2:	7808      	ldrb	r0, [r1, #0]
 8009cc4:	f7ff ff8c 	bl	8009be0 <__hexdig_fun>
 8009cc8:	1e43      	subs	r3, r0, #1
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	2b18      	cmp	r3, #24
 8009cce:	d830      	bhi.n	8009d32 <__gethex+0x126>
 8009cd0:	f1a0 0210 	sub.w	r2, r0, #16
 8009cd4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009cd8:	f7ff ff82 	bl	8009be0 <__hexdig_fun>
 8009cdc:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8009ce0:	fa5f fc8c 	uxtb.w	ip, ip
 8009ce4:	f1bc 0f18 	cmp.w	ip, #24
 8009ce8:	f04f 030a 	mov.w	r3, #10
 8009cec:	d91e      	bls.n	8009d2c <__gethex+0x120>
 8009cee:	b104      	cbz	r4, 8009cf2 <__gethex+0xe6>
 8009cf0:	4252      	negs	r2, r2
 8009cf2:	4417      	add	r7, r2
 8009cf4:	f8ca 1000 	str.w	r1, [sl]
 8009cf8:	b1ed      	cbz	r5, 8009d36 <__gethex+0x12a>
 8009cfa:	f1bb 0f00 	cmp.w	fp, #0
 8009cfe:	bf0c      	ite	eq
 8009d00:	2506      	moveq	r5, #6
 8009d02:	2500      	movne	r5, #0
 8009d04:	4628      	mov	r0, r5
 8009d06:	b005      	add	sp, #20
 8009d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d0c:	2500      	movs	r5, #0
 8009d0e:	462c      	mov	r4, r5
 8009d10:	e7b0      	b.n	8009c74 <__gethex+0x68>
 8009d12:	2c00      	cmp	r4, #0
 8009d14:	d1c7      	bne.n	8009ca6 <__gethex+0x9a>
 8009d16:	4627      	mov	r7, r4
 8009d18:	e7c7      	b.n	8009caa <__gethex+0x9e>
 8009d1a:	464e      	mov	r6, r9
 8009d1c:	462f      	mov	r7, r5
 8009d1e:	2501      	movs	r5, #1
 8009d20:	e7c3      	b.n	8009caa <__gethex+0x9e>
 8009d22:	2400      	movs	r4, #0
 8009d24:	1cb1      	adds	r1, r6, #2
 8009d26:	e7cc      	b.n	8009cc2 <__gethex+0xb6>
 8009d28:	2401      	movs	r4, #1
 8009d2a:	e7fb      	b.n	8009d24 <__gethex+0x118>
 8009d2c:	fb03 0002 	mla	r0, r3, r2, r0
 8009d30:	e7ce      	b.n	8009cd0 <__gethex+0xc4>
 8009d32:	4631      	mov	r1, r6
 8009d34:	e7de      	b.n	8009cf4 <__gethex+0xe8>
 8009d36:	eba6 0309 	sub.w	r3, r6, r9
 8009d3a:	3b01      	subs	r3, #1
 8009d3c:	4629      	mov	r1, r5
 8009d3e:	2b07      	cmp	r3, #7
 8009d40:	dc0a      	bgt.n	8009d58 <__gethex+0x14c>
 8009d42:	9801      	ldr	r0, [sp, #4]
 8009d44:	f7fd ff64 	bl	8007c10 <_Balloc>
 8009d48:	4604      	mov	r4, r0
 8009d4a:	b940      	cbnz	r0, 8009d5e <__gethex+0x152>
 8009d4c:	4b5c      	ldr	r3, [pc, #368]	@ (8009ec0 <__gethex+0x2b4>)
 8009d4e:	4602      	mov	r2, r0
 8009d50:	21e4      	movs	r1, #228	@ 0xe4
 8009d52:	485c      	ldr	r0, [pc, #368]	@ (8009ec4 <__gethex+0x2b8>)
 8009d54:	f7ff fec0 	bl	8009ad8 <__assert_func>
 8009d58:	3101      	adds	r1, #1
 8009d5a:	105b      	asrs	r3, r3, #1
 8009d5c:	e7ef      	b.n	8009d3e <__gethex+0x132>
 8009d5e:	f100 0a14 	add.w	sl, r0, #20
 8009d62:	2300      	movs	r3, #0
 8009d64:	4655      	mov	r5, sl
 8009d66:	469b      	mov	fp, r3
 8009d68:	45b1      	cmp	r9, r6
 8009d6a:	d337      	bcc.n	8009ddc <__gethex+0x1d0>
 8009d6c:	f845 bb04 	str.w	fp, [r5], #4
 8009d70:	eba5 050a 	sub.w	r5, r5, sl
 8009d74:	10ad      	asrs	r5, r5, #2
 8009d76:	6125      	str	r5, [r4, #16]
 8009d78:	4658      	mov	r0, fp
 8009d7a:	f7fe f83b 	bl	8007df4 <__hi0bits>
 8009d7e:	016d      	lsls	r5, r5, #5
 8009d80:	f8d8 6000 	ldr.w	r6, [r8]
 8009d84:	1a2d      	subs	r5, r5, r0
 8009d86:	42b5      	cmp	r5, r6
 8009d88:	dd54      	ble.n	8009e34 <__gethex+0x228>
 8009d8a:	1bad      	subs	r5, r5, r6
 8009d8c:	4629      	mov	r1, r5
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f7fe fbcf 	bl	8008532 <__any_on>
 8009d94:	4681      	mov	r9, r0
 8009d96:	b178      	cbz	r0, 8009db8 <__gethex+0x1ac>
 8009d98:	1e6b      	subs	r3, r5, #1
 8009d9a:	1159      	asrs	r1, r3, #5
 8009d9c:	f003 021f 	and.w	r2, r3, #31
 8009da0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009da4:	f04f 0901 	mov.w	r9, #1
 8009da8:	fa09 f202 	lsl.w	r2, r9, r2
 8009dac:	420a      	tst	r2, r1
 8009dae:	d003      	beq.n	8009db8 <__gethex+0x1ac>
 8009db0:	454b      	cmp	r3, r9
 8009db2:	dc36      	bgt.n	8009e22 <__gethex+0x216>
 8009db4:	f04f 0902 	mov.w	r9, #2
 8009db8:	4629      	mov	r1, r5
 8009dba:	4620      	mov	r0, r4
 8009dbc:	f7ff febe 	bl	8009b3c <rshift>
 8009dc0:	442f      	add	r7, r5
 8009dc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009dc6:	42bb      	cmp	r3, r7
 8009dc8:	da42      	bge.n	8009e50 <__gethex+0x244>
 8009dca:	9801      	ldr	r0, [sp, #4]
 8009dcc:	4621      	mov	r1, r4
 8009dce:	f7fd ff5f 	bl	8007c90 <_Bfree>
 8009dd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	6013      	str	r3, [r2, #0]
 8009dd8:	25a3      	movs	r5, #163	@ 0xa3
 8009dda:	e793      	b.n	8009d04 <__gethex+0xf8>
 8009ddc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009de0:	2a2e      	cmp	r2, #46	@ 0x2e
 8009de2:	d012      	beq.n	8009e0a <__gethex+0x1fe>
 8009de4:	2b20      	cmp	r3, #32
 8009de6:	d104      	bne.n	8009df2 <__gethex+0x1e6>
 8009de8:	f845 bb04 	str.w	fp, [r5], #4
 8009dec:	f04f 0b00 	mov.w	fp, #0
 8009df0:	465b      	mov	r3, fp
 8009df2:	7830      	ldrb	r0, [r6, #0]
 8009df4:	9303      	str	r3, [sp, #12]
 8009df6:	f7ff fef3 	bl	8009be0 <__hexdig_fun>
 8009dfa:	9b03      	ldr	r3, [sp, #12]
 8009dfc:	f000 000f 	and.w	r0, r0, #15
 8009e00:	4098      	lsls	r0, r3
 8009e02:	ea4b 0b00 	orr.w	fp, fp, r0
 8009e06:	3304      	adds	r3, #4
 8009e08:	e7ae      	b.n	8009d68 <__gethex+0x15c>
 8009e0a:	45b1      	cmp	r9, r6
 8009e0c:	d8ea      	bhi.n	8009de4 <__gethex+0x1d8>
 8009e0e:	492b      	ldr	r1, [pc, #172]	@ (8009ebc <__gethex+0x2b0>)
 8009e10:	9303      	str	r3, [sp, #12]
 8009e12:	2201      	movs	r2, #1
 8009e14:	4630      	mov	r0, r6
 8009e16:	f7ff fe25 	bl	8009a64 <strncmp>
 8009e1a:	9b03      	ldr	r3, [sp, #12]
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	d1e1      	bne.n	8009de4 <__gethex+0x1d8>
 8009e20:	e7a2      	b.n	8009d68 <__gethex+0x15c>
 8009e22:	1ea9      	subs	r1, r5, #2
 8009e24:	4620      	mov	r0, r4
 8009e26:	f7fe fb84 	bl	8008532 <__any_on>
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	d0c2      	beq.n	8009db4 <__gethex+0x1a8>
 8009e2e:	f04f 0903 	mov.w	r9, #3
 8009e32:	e7c1      	b.n	8009db8 <__gethex+0x1ac>
 8009e34:	da09      	bge.n	8009e4a <__gethex+0x23e>
 8009e36:	1b75      	subs	r5, r6, r5
 8009e38:	4621      	mov	r1, r4
 8009e3a:	9801      	ldr	r0, [sp, #4]
 8009e3c:	462a      	mov	r2, r5
 8009e3e:	f7fe f93f 	bl	80080c0 <__lshift>
 8009e42:	1b7f      	subs	r7, r7, r5
 8009e44:	4604      	mov	r4, r0
 8009e46:	f100 0a14 	add.w	sl, r0, #20
 8009e4a:	f04f 0900 	mov.w	r9, #0
 8009e4e:	e7b8      	b.n	8009dc2 <__gethex+0x1b6>
 8009e50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009e54:	42bd      	cmp	r5, r7
 8009e56:	dd6f      	ble.n	8009f38 <__gethex+0x32c>
 8009e58:	1bed      	subs	r5, r5, r7
 8009e5a:	42ae      	cmp	r6, r5
 8009e5c:	dc34      	bgt.n	8009ec8 <__gethex+0x2bc>
 8009e5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d022      	beq.n	8009eac <__gethex+0x2a0>
 8009e66:	2b03      	cmp	r3, #3
 8009e68:	d024      	beq.n	8009eb4 <__gethex+0x2a8>
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	d115      	bne.n	8009e9a <__gethex+0x28e>
 8009e6e:	42ae      	cmp	r6, r5
 8009e70:	d113      	bne.n	8009e9a <__gethex+0x28e>
 8009e72:	2e01      	cmp	r6, #1
 8009e74:	d10b      	bne.n	8009e8e <__gethex+0x282>
 8009e76:	9a02      	ldr	r2, [sp, #8]
 8009e78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009e7c:	6013      	str	r3, [r2, #0]
 8009e7e:	2301      	movs	r3, #1
 8009e80:	6123      	str	r3, [r4, #16]
 8009e82:	f8ca 3000 	str.w	r3, [sl]
 8009e86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e88:	2562      	movs	r5, #98	@ 0x62
 8009e8a:	601c      	str	r4, [r3, #0]
 8009e8c:	e73a      	b.n	8009d04 <__gethex+0xf8>
 8009e8e:	1e71      	subs	r1, r6, #1
 8009e90:	4620      	mov	r0, r4
 8009e92:	f7fe fb4e 	bl	8008532 <__any_on>
 8009e96:	2800      	cmp	r0, #0
 8009e98:	d1ed      	bne.n	8009e76 <__gethex+0x26a>
 8009e9a:	9801      	ldr	r0, [sp, #4]
 8009e9c:	4621      	mov	r1, r4
 8009e9e:	f7fd fef7 	bl	8007c90 <_Bfree>
 8009ea2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	6013      	str	r3, [r2, #0]
 8009ea8:	2550      	movs	r5, #80	@ 0x50
 8009eaa:	e72b      	b.n	8009d04 <__gethex+0xf8>
 8009eac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1f3      	bne.n	8009e9a <__gethex+0x28e>
 8009eb2:	e7e0      	b.n	8009e76 <__gethex+0x26a>
 8009eb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d1dd      	bne.n	8009e76 <__gethex+0x26a>
 8009eba:	e7ee      	b.n	8009e9a <__gethex+0x28e>
 8009ebc:	0800b6f0 	.word	0x0800b6f0
 8009ec0:	0800b589 	.word	0x0800b589
 8009ec4:	0800b89e 	.word	0x0800b89e
 8009ec8:	1e6f      	subs	r7, r5, #1
 8009eca:	f1b9 0f00 	cmp.w	r9, #0
 8009ece:	d130      	bne.n	8009f32 <__gethex+0x326>
 8009ed0:	b127      	cbz	r7, 8009edc <__gethex+0x2d0>
 8009ed2:	4639      	mov	r1, r7
 8009ed4:	4620      	mov	r0, r4
 8009ed6:	f7fe fb2c 	bl	8008532 <__any_on>
 8009eda:	4681      	mov	r9, r0
 8009edc:	117a      	asrs	r2, r7, #5
 8009ede:	2301      	movs	r3, #1
 8009ee0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009ee4:	f007 071f 	and.w	r7, r7, #31
 8009ee8:	40bb      	lsls	r3, r7
 8009eea:	4213      	tst	r3, r2
 8009eec:	4629      	mov	r1, r5
 8009eee:	4620      	mov	r0, r4
 8009ef0:	bf18      	it	ne
 8009ef2:	f049 0902 	orrne.w	r9, r9, #2
 8009ef6:	f7ff fe21 	bl	8009b3c <rshift>
 8009efa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009efe:	1b76      	subs	r6, r6, r5
 8009f00:	2502      	movs	r5, #2
 8009f02:	f1b9 0f00 	cmp.w	r9, #0
 8009f06:	d047      	beq.n	8009f98 <__gethex+0x38c>
 8009f08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f0c:	2b02      	cmp	r3, #2
 8009f0e:	d015      	beq.n	8009f3c <__gethex+0x330>
 8009f10:	2b03      	cmp	r3, #3
 8009f12:	d017      	beq.n	8009f44 <__gethex+0x338>
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d109      	bne.n	8009f2c <__gethex+0x320>
 8009f18:	f019 0f02 	tst.w	r9, #2
 8009f1c:	d006      	beq.n	8009f2c <__gethex+0x320>
 8009f1e:	f8da 3000 	ldr.w	r3, [sl]
 8009f22:	ea49 0903 	orr.w	r9, r9, r3
 8009f26:	f019 0f01 	tst.w	r9, #1
 8009f2a:	d10e      	bne.n	8009f4a <__gethex+0x33e>
 8009f2c:	f045 0510 	orr.w	r5, r5, #16
 8009f30:	e032      	b.n	8009f98 <__gethex+0x38c>
 8009f32:	f04f 0901 	mov.w	r9, #1
 8009f36:	e7d1      	b.n	8009edc <__gethex+0x2d0>
 8009f38:	2501      	movs	r5, #1
 8009f3a:	e7e2      	b.n	8009f02 <__gethex+0x2f6>
 8009f3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f3e:	f1c3 0301 	rsb	r3, r3, #1
 8009f42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d0f0      	beq.n	8009f2c <__gethex+0x320>
 8009f4a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f4e:	f104 0314 	add.w	r3, r4, #20
 8009f52:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f56:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f5a:	f04f 0c00 	mov.w	ip, #0
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f64:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8009f68:	d01b      	beq.n	8009fa2 <__gethex+0x396>
 8009f6a:	3201      	adds	r2, #1
 8009f6c:	6002      	str	r2, [r0, #0]
 8009f6e:	2d02      	cmp	r5, #2
 8009f70:	f104 0314 	add.w	r3, r4, #20
 8009f74:	d13c      	bne.n	8009ff0 <__gethex+0x3e4>
 8009f76:	f8d8 2000 	ldr.w	r2, [r8]
 8009f7a:	3a01      	subs	r2, #1
 8009f7c:	42b2      	cmp	r2, r6
 8009f7e:	d109      	bne.n	8009f94 <__gethex+0x388>
 8009f80:	1171      	asrs	r1, r6, #5
 8009f82:	2201      	movs	r2, #1
 8009f84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009f88:	f006 061f 	and.w	r6, r6, #31
 8009f8c:	fa02 f606 	lsl.w	r6, r2, r6
 8009f90:	421e      	tst	r6, r3
 8009f92:	d13a      	bne.n	800a00a <__gethex+0x3fe>
 8009f94:	f045 0520 	orr.w	r5, r5, #32
 8009f98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f9a:	601c      	str	r4, [r3, #0]
 8009f9c:	9b02      	ldr	r3, [sp, #8]
 8009f9e:	601f      	str	r7, [r3, #0]
 8009fa0:	e6b0      	b.n	8009d04 <__gethex+0xf8>
 8009fa2:	4299      	cmp	r1, r3
 8009fa4:	f843 cc04 	str.w	ip, [r3, #-4]
 8009fa8:	d8d9      	bhi.n	8009f5e <__gethex+0x352>
 8009faa:	68a3      	ldr	r3, [r4, #8]
 8009fac:	459b      	cmp	fp, r3
 8009fae:	db17      	blt.n	8009fe0 <__gethex+0x3d4>
 8009fb0:	6861      	ldr	r1, [r4, #4]
 8009fb2:	9801      	ldr	r0, [sp, #4]
 8009fb4:	3101      	adds	r1, #1
 8009fb6:	f7fd fe2b 	bl	8007c10 <_Balloc>
 8009fba:	4681      	mov	r9, r0
 8009fbc:	b918      	cbnz	r0, 8009fc6 <__gethex+0x3ba>
 8009fbe:	4b1a      	ldr	r3, [pc, #104]	@ (800a028 <__gethex+0x41c>)
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	2184      	movs	r1, #132	@ 0x84
 8009fc4:	e6c5      	b.n	8009d52 <__gethex+0x146>
 8009fc6:	6922      	ldr	r2, [r4, #16]
 8009fc8:	3202      	adds	r2, #2
 8009fca:	f104 010c 	add.w	r1, r4, #12
 8009fce:	0092      	lsls	r2, r2, #2
 8009fd0:	300c      	adds	r0, #12
 8009fd2:	f7ff fd69 	bl	8009aa8 <memcpy>
 8009fd6:	4621      	mov	r1, r4
 8009fd8:	9801      	ldr	r0, [sp, #4]
 8009fda:	f7fd fe59 	bl	8007c90 <_Bfree>
 8009fde:	464c      	mov	r4, r9
 8009fe0:	6923      	ldr	r3, [r4, #16]
 8009fe2:	1c5a      	adds	r2, r3, #1
 8009fe4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009fe8:	6122      	str	r2, [r4, #16]
 8009fea:	2201      	movs	r2, #1
 8009fec:	615a      	str	r2, [r3, #20]
 8009fee:	e7be      	b.n	8009f6e <__gethex+0x362>
 8009ff0:	6922      	ldr	r2, [r4, #16]
 8009ff2:	455a      	cmp	r2, fp
 8009ff4:	dd0b      	ble.n	800a00e <__gethex+0x402>
 8009ff6:	2101      	movs	r1, #1
 8009ff8:	4620      	mov	r0, r4
 8009ffa:	f7ff fd9f 	bl	8009b3c <rshift>
 8009ffe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a002:	3701      	adds	r7, #1
 800a004:	42bb      	cmp	r3, r7
 800a006:	f6ff aee0 	blt.w	8009dca <__gethex+0x1be>
 800a00a:	2501      	movs	r5, #1
 800a00c:	e7c2      	b.n	8009f94 <__gethex+0x388>
 800a00e:	f016 061f 	ands.w	r6, r6, #31
 800a012:	d0fa      	beq.n	800a00a <__gethex+0x3fe>
 800a014:	4453      	add	r3, sl
 800a016:	f1c6 0620 	rsb	r6, r6, #32
 800a01a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a01e:	f7fd fee9 	bl	8007df4 <__hi0bits>
 800a022:	42b0      	cmp	r0, r6
 800a024:	dbe7      	blt.n	8009ff6 <__gethex+0x3ea>
 800a026:	e7f0      	b.n	800a00a <__gethex+0x3fe>
 800a028:	0800b589 	.word	0x0800b589

0800a02c <L_shift>:
 800a02c:	f1c2 0208 	rsb	r2, r2, #8
 800a030:	0092      	lsls	r2, r2, #2
 800a032:	b570      	push	{r4, r5, r6, lr}
 800a034:	f1c2 0620 	rsb	r6, r2, #32
 800a038:	6843      	ldr	r3, [r0, #4]
 800a03a:	6804      	ldr	r4, [r0, #0]
 800a03c:	fa03 f506 	lsl.w	r5, r3, r6
 800a040:	432c      	orrs	r4, r5
 800a042:	40d3      	lsrs	r3, r2
 800a044:	6004      	str	r4, [r0, #0]
 800a046:	f840 3f04 	str.w	r3, [r0, #4]!
 800a04a:	4288      	cmp	r0, r1
 800a04c:	d3f4      	bcc.n	800a038 <L_shift+0xc>
 800a04e:	bd70      	pop	{r4, r5, r6, pc}

0800a050 <__match>:
 800a050:	b530      	push	{r4, r5, lr}
 800a052:	6803      	ldr	r3, [r0, #0]
 800a054:	3301      	adds	r3, #1
 800a056:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a05a:	b914      	cbnz	r4, 800a062 <__match+0x12>
 800a05c:	6003      	str	r3, [r0, #0]
 800a05e:	2001      	movs	r0, #1
 800a060:	bd30      	pop	{r4, r5, pc}
 800a062:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a066:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a06a:	2d19      	cmp	r5, #25
 800a06c:	bf98      	it	ls
 800a06e:	3220      	addls	r2, #32
 800a070:	42a2      	cmp	r2, r4
 800a072:	d0f0      	beq.n	800a056 <__match+0x6>
 800a074:	2000      	movs	r0, #0
 800a076:	e7f3      	b.n	800a060 <__match+0x10>

0800a078 <__hexnan>:
 800a078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a07c:	680b      	ldr	r3, [r1, #0]
 800a07e:	6801      	ldr	r1, [r0, #0]
 800a080:	115e      	asrs	r6, r3, #5
 800a082:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a086:	f013 031f 	ands.w	r3, r3, #31
 800a08a:	b087      	sub	sp, #28
 800a08c:	bf18      	it	ne
 800a08e:	3604      	addne	r6, #4
 800a090:	2500      	movs	r5, #0
 800a092:	1f37      	subs	r7, r6, #4
 800a094:	4682      	mov	sl, r0
 800a096:	4690      	mov	r8, r2
 800a098:	9301      	str	r3, [sp, #4]
 800a09a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a09e:	46b9      	mov	r9, r7
 800a0a0:	463c      	mov	r4, r7
 800a0a2:	9502      	str	r5, [sp, #8]
 800a0a4:	46ab      	mov	fp, r5
 800a0a6:	784a      	ldrb	r2, [r1, #1]
 800a0a8:	1c4b      	adds	r3, r1, #1
 800a0aa:	9303      	str	r3, [sp, #12]
 800a0ac:	b342      	cbz	r2, 800a100 <__hexnan+0x88>
 800a0ae:	4610      	mov	r0, r2
 800a0b0:	9105      	str	r1, [sp, #20]
 800a0b2:	9204      	str	r2, [sp, #16]
 800a0b4:	f7ff fd94 	bl	8009be0 <__hexdig_fun>
 800a0b8:	2800      	cmp	r0, #0
 800a0ba:	d151      	bne.n	800a160 <__hexnan+0xe8>
 800a0bc:	9a04      	ldr	r2, [sp, #16]
 800a0be:	9905      	ldr	r1, [sp, #20]
 800a0c0:	2a20      	cmp	r2, #32
 800a0c2:	d818      	bhi.n	800a0f6 <__hexnan+0x7e>
 800a0c4:	9b02      	ldr	r3, [sp, #8]
 800a0c6:	459b      	cmp	fp, r3
 800a0c8:	dd13      	ble.n	800a0f2 <__hexnan+0x7a>
 800a0ca:	454c      	cmp	r4, r9
 800a0cc:	d206      	bcs.n	800a0dc <__hexnan+0x64>
 800a0ce:	2d07      	cmp	r5, #7
 800a0d0:	dc04      	bgt.n	800a0dc <__hexnan+0x64>
 800a0d2:	462a      	mov	r2, r5
 800a0d4:	4649      	mov	r1, r9
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	f7ff ffa8 	bl	800a02c <L_shift>
 800a0dc:	4544      	cmp	r4, r8
 800a0de:	d952      	bls.n	800a186 <__hexnan+0x10e>
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	f1a4 0904 	sub.w	r9, r4, #4
 800a0e6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0ea:	f8cd b008 	str.w	fp, [sp, #8]
 800a0ee:	464c      	mov	r4, r9
 800a0f0:	461d      	mov	r5, r3
 800a0f2:	9903      	ldr	r1, [sp, #12]
 800a0f4:	e7d7      	b.n	800a0a6 <__hexnan+0x2e>
 800a0f6:	2a29      	cmp	r2, #41	@ 0x29
 800a0f8:	d157      	bne.n	800a1aa <__hexnan+0x132>
 800a0fa:	3102      	adds	r1, #2
 800a0fc:	f8ca 1000 	str.w	r1, [sl]
 800a100:	f1bb 0f00 	cmp.w	fp, #0
 800a104:	d051      	beq.n	800a1aa <__hexnan+0x132>
 800a106:	454c      	cmp	r4, r9
 800a108:	d206      	bcs.n	800a118 <__hexnan+0xa0>
 800a10a:	2d07      	cmp	r5, #7
 800a10c:	dc04      	bgt.n	800a118 <__hexnan+0xa0>
 800a10e:	462a      	mov	r2, r5
 800a110:	4649      	mov	r1, r9
 800a112:	4620      	mov	r0, r4
 800a114:	f7ff ff8a 	bl	800a02c <L_shift>
 800a118:	4544      	cmp	r4, r8
 800a11a:	d936      	bls.n	800a18a <__hexnan+0x112>
 800a11c:	f1a8 0204 	sub.w	r2, r8, #4
 800a120:	4623      	mov	r3, r4
 800a122:	f853 1b04 	ldr.w	r1, [r3], #4
 800a126:	f842 1f04 	str.w	r1, [r2, #4]!
 800a12a:	429f      	cmp	r7, r3
 800a12c:	d2f9      	bcs.n	800a122 <__hexnan+0xaa>
 800a12e:	1b3b      	subs	r3, r7, r4
 800a130:	f023 0303 	bic.w	r3, r3, #3
 800a134:	3304      	adds	r3, #4
 800a136:	3401      	adds	r4, #1
 800a138:	3e03      	subs	r6, #3
 800a13a:	42b4      	cmp	r4, r6
 800a13c:	bf88      	it	hi
 800a13e:	2304      	movhi	r3, #4
 800a140:	4443      	add	r3, r8
 800a142:	2200      	movs	r2, #0
 800a144:	f843 2b04 	str.w	r2, [r3], #4
 800a148:	429f      	cmp	r7, r3
 800a14a:	d2fb      	bcs.n	800a144 <__hexnan+0xcc>
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	b91b      	cbnz	r3, 800a158 <__hexnan+0xe0>
 800a150:	4547      	cmp	r7, r8
 800a152:	d128      	bne.n	800a1a6 <__hexnan+0x12e>
 800a154:	2301      	movs	r3, #1
 800a156:	603b      	str	r3, [r7, #0]
 800a158:	2005      	movs	r0, #5
 800a15a:	b007      	add	sp, #28
 800a15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a160:	3501      	adds	r5, #1
 800a162:	2d08      	cmp	r5, #8
 800a164:	f10b 0b01 	add.w	fp, fp, #1
 800a168:	dd06      	ble.n	800a178 <__hexnan+0x100>
 800a16a:	4544      	cmp	r4, r8
 800a16c:	d9c1      	bls.n	800a0f2 <__hexnan+0x7a>
 800a16e:	2300      	movs	r3, #0
 800a170:	f844 3c04 	str.w	r3, [r4, #-4]
 800a174:	2501      	movs	r5, #1
 800a176:	3c04      	subs	r4, #4
 800a178:	6822      	ldr	r2, [r4, #0]
 800a17a:	f000 000f 	and.w	r0, r0, #15
 800a17e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a182:	6020      	str	r0, [r4, #0]
 800a184:	e7b5      	b.n	800a0f2 <__hexnan+0x7a>
 800a186:	2508      	movs	r5, #8
 800a188:	e7b3      	b.n	800a0f2 <__hexnan+0x7a>
 800a18a:	9b01      	ldr	r3, [sp, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d0dd      	beq.n	800a14c <__hexnan+0xd4>
 800a190:	f1c3 0320 	rsb	r3, r3, #32
 800a194:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a198:	40da      	lsrs	r2, r3
 800a19a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a19e:	4013      	ands	r3, r2
 800a1a0:	f846 3c04 	str.w	r3, [r6, #-4]
 800a1a4:	e7d2      	b.n	800a14c <__hexnan+0xd4>
 800a1a6:	3f04      	subs	r7, #4
 800a1a8:	e7d0      	b.n	800a14c <__hexnan+0xd4>
 800a1aa:	2004      	movs	r0, #4
 800a1ac:	e7d5      	b.n	800a15a <__hexnan+0xe2>

0800a1ae <__ascii_mbtowc>:
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	b901      	cbnz	r1, 800a1b4 <__ascii_mbtowc+0x6>
 800a1b2:	a901      	add	r1, sp, #4
 800a1b4:	b142      	cbz	r2, 800a1c8 <__ascii_mbtowc+0x1a>
 800a1b6:	b14b      	cbz	r3, 800a1cc <__ascii_mbtowc+0x1e>
 800a1b8:	7813      	ldrb	r3, [r2, #0]
 800a1ba:	600b      	str	r3, [r1, #0]
 800a1bc:	7812      	ldrb	r2, [r2, #0]
 800a1be:	1e10      	subs	r0, r2, #0
 800a1c0:	bf18      	it	ne
 800a1c2:	2001      	movne	r0, #1
 800a1c4:	b002      	add	sp, #8
 800a1c6:	4770      	bx	lr
 800a1c8:	4610      	mov	r0, r2
 800a1ca:	e7fb      	b.n	800a1c4 <__ascii_mbtowc+0x16>
 800a1cc:	f06f 0001 	mvn.w	r0, #1
 800a1d0:	e7f8      	b.n	800a1c4 <__ascii_mbtowc+0x16>

0800a1d2 <_realloc_r>:
 800a1d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1d6:	4680      	mov	r8, r0
 800a1d8:	4615      	mov	r5, r2
 800a1da:	460c      	mov	r4, r1
 800a1dc:	b921      	cbnz	r1, 800a1e8 <_realloc_r+0x16>
 800a1de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e2:	4611      	mov	r1, r2
 800a1e4:	f7fd bc88 	b.w	8007af8 <_malloc_r>
 800a1e8:	b92a      	cbnz	r2, 800a1f6 <_realloc_r+0x24>
 800a1ea:	f7fd fc11 	bl	8007a10 <_free_r>
 800a1ee:	2400      	movs	r4, #0
 800a1f0:	4620      	mov	r0, r4
 800a1f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1f6:	f000 f8c4 	bl	800a382 <_malloc_usable_size_r>
 800a1fa:	4285      	cmp	r5, r0
 800a1fc:	4606      	mov	r6, r0
 800a1fe:	d802      	bhi.n	800a206 <_realloc_r+0x34>
 800a200:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a204:	d8f4      	bhi.n	800a1f0 <_realloc_r+0x1e>
 800a206:	4629      	mov	r1, r5
 800a208:	4640      	mov	r0, r8
 800a20a:	f7fd fc75 	bl	8007af8 <_malloc_r>
 800a20e:	4607      	mov	r7, r0
 800a210:	2800      	cmp	r0, #0
 800a212:	d0ec      	beq.n	800a1ee <_realloc_r+0x1c>
 800a214:	42b5      	cmp	r5, r6
 800a216:	462a      	mov	r2, r5
 800a218:	4621      	mov	r1, r4
 800a21a:	bf28      	it	cs
 800a21c:	4632      	movcs	r2, r6
 800a21e:	f7ff fc43 	bl	8009aa8 <memcpy>
 800a222:	4621      	mov	r1, r4
 800a224:	4640      	mov	r0, r8
 800a226:	f7fd fbf3 	bl	8007a10 <_free_r>
 800a22a:	463c      	mov	r4, r7
 800a22c:	e7e0      	b.n	800a1f0 <_realloc_r+0x1e>

0800a22e <__ascii_wctomb>:
 800a22e:	4603      	mov	r3, r0
 800a230:	4608      	mov	r0, r1
 800a232:	b141      	cbz	r1, 800a246 <__ascii_wctomb+0x18>
 800a234:	2aff      	cmp	r2, #255	@ 0xff
 800a236:	d904      	bls.n	800a242 <__ascii_wctomb+0x14>
 800a238:	228a      	movs	r2, #138	@ 0x8a
 800a23a:	601a      	str	r2, [r3, #0]
 800a23c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a240:	4770      	bx	lr
 800a242:	700a      	strb	r2, [r1, #0]
 800a244:	2001      	movs	r0, #1
 800a246:	4770      	bx	lr

0800a248 <fiprintf>:
 800a248:	b40e      	push	{r1, r2, r3}
 800a24a:	b503      	push	{r0, r1, lr}
 800a24c:	4601      	mov	r1, r0
 800a24e:	ab03      	add	r3, sp, #12
 800a250:	4805      	ldr	r0, [pc, #20]	@ (800a268 <fiprintf+0x20>)
 800a252:	f853 2b04 	ldr.w	r2, [r3], #4
 800a256:	6800      	ldr	r0, [r0, #0]
 800a258:	9301      	str	r3, [sp, #4]
 800a25a:	f7ff f991 	bl	8009580 <_vfiprintf_r>
 800a25e:	b002      	add	sp, #8
 800a260:	f85d eb04 	ldr.w	lr, [sp], #4
 800a264:	b003      	add	sp, #12
 800a266:	4770      	bx	lr
 800a268:	20000018 	.word	0x20000018

0800a26c <__swhatbuf_r>:
 800a26c:	b570      	push	{r4, r5, r6, lr}
 800a26e:	460c      	mov	r4, r1
 800a270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a274:	2900      	cmp	r1, #0
 800a276:	b096      	sub	sp, #88	@ 0x58
 800a278:	4615      	mov	r5, r2
 800a27a:	461e      	mov	r6, r3
 800a27c:	da0d      	bge.n	800a29a <__swhatbuf_r+0x2e>
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a284:	f04f 0100 	mov.w	r1, #0
 800a288:	bf14      	ite	ne
 800a28a:	2340      	movne	r3, #64	@ 0x40
 800a28c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a290:	2000      	movs	r0, #0
 800a292:	6031      	str	r1, [r6, #0]
 800a294:	602b      	str	r3, [r5, #0]
 800a296:	b016      	add	sp, #88	@ 0x58
 800a298:	bd70      	pop	{r4, r5, r6, pc}
 800a29a:	466a      	mov	r2, sp
 800a29c:	f000 f848 	bl	800a330 <_fstat_r>
 800a2a0:	2800      	cmp	r0, #0
 800a2a2:	dbec      	blt.n	800a27e <__swhatbuf_r+0x12>
 800a2a4:	9901      	ldr	r1, [sp, #4]
 800a2a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a2aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2ae:	4259      	negs	r1, r3
 800a2b0:	4159      	adcs	r1, r3
 800a2b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2b6:	e7eb      	b.n	800a290 <__swhatbuf_r+0x24>

0800a2b8 <__smakebuf_r>:
 800a2b8:	898b      	ldrh	r3, [r1, #12]
 800a2ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2bc:	079d      	lsls	r5, r3, #30
 800a2be:	4606      	mov	r6, r0
 800a2c0:	460c      	mov	r4, r1
 800a2c2:	d507      	bpl.n	800a2d4 <__smakebuf_r+0x1c>
 800a2c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	6123      	str	r3, [r4, #16]
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	6163      	str	r3, [r4, #20]
 800a2d0:	b003      	add	sp, #12
 800a2d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2d4:	ab01      	add	r3, sp, #4
 800a2d6:	466a      	mov	r2, sp
 800a2d8:	f7ff ffc8 	bl	800a26c <__swhatbuf_r>
 800a2dc:	9f00      	ldr	r7, [sp, #0]
 800a2de:	4605      	mov	r5, r0
 800a2e0:	4639      	mov	r1, r7
 800a2e2:	4630      	mov	r0, r6
 800a2e4:	f7fd fc08 	bl	8007af8 <_malloc_r>
 800a2e8:	b948      	cbnz	r0, 800a2fe <__smakebuf_r+0x46>
 800a2ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2ee:	059a      	lsls	r2, r3, #22
 800a2f0:	d4ee      	bmi.n	800a2d0 <__smakebuf_r+0x18>
 800a2f2:	f023 0303 	bic.w	r3, r3, #3
 800a2f6:	f043 0302 	orr.w	r3, r3, #2
 800a2fa:	81a3      	strh	r3, [r4, #12]
 800a2fc:	e7e2      	b.n	800a2c4 <__smakebuf_r+0xc>
 800a2fe:	89a3      	ldrh	r3, [r4, #12]
 800a300:	6020      	str	r0, [r4, #0]
 800a302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a306:	81a3      	strh	r3, [r4, #12]
 800a308:	9b01      	ldr	r3, [sp, #4]
 800a30a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a30e:	b15b      	cbz	r3, 800a328 <__smakebuf_r+0x70>
 800a310:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a314:	4630      	mov	r0, r6
 800a316:	f000 f81d 	bl	800a354 <_isatty_r>
 800a31a:	b128      	cbz	r0, 800a328 <__smakebuf_r+0x70>
 800a31c:	89a3      	ldrh	r3, [r4, #12]
 800a31e:	f023 0303 	bic.w	r3, r3, #3
 800a322:	f043 0301 	orr.w	r3, r3, #1
 800a326:	81a3      	strh	r3, [r4, #12]
 800a328:	89a3      	ldrh	r3, [r4, #12]
 800a32a:	431d      	orrs	r5, r3
 800a32c:	81a5      	strh	r5, [r4, #12]
 800a32e:	e7cf      	b.n	800a2d0 <__smakebuf_r+0x18>

0800a330 <_fstat_r>:
 800a330:	b538      	push	{r3, r4, r5, lr}
 800a332:	4d07      	ldr	r5, [pc, #28]	@ (800a350 <_fstat_r+0x20>)
 800a334:	2300      	movs	r3, #0
 800a336:	4604      	mov	r4, r0
 800a338:	4608      	mov	r0, r1
 800a33a:	4611      	mov	r1, r2
 800a33c:	602b      	str	r3, [r5, #0]
 800a33e:	f7f7 fdbb 	bl	8001eb8 <_fstat>
 800a342:	1c43      	adds	r3, r0, #1
 800a344:	d102      	bne.n	800a34c <_fstat_r+0x1c>
 800a346:	682b      	ldr	r3, [r5, #0]
 800a348:	b103      	cbz	r3, 800a34c <_fstat_r+0x1c>
 800a34a:	6023      	str	r3, [r4, #0]
 800a34c:	bd38      	pop	{r3, r4, r5, pc}
 800a34e:	bf00      	nop
 800a350:	20000524 	.word	0x20000524

0800a354 <_isatty_r>:
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4d06      	ldr	r5, [pc, #24]	@ (800a370 <_isatty_r+0x1c>)
 800a358:	2300      	movs	r3, #0
 800a35a:	4604      	mov	r4, r0
 800a35c:	4608      	mov	r0, r1
 800a35e:	602b      	str	r3, [r5, #0]
 800a360:	f7f7 fdba 	bl	8001ed8 <_isatty>
 800a364:	1c43      	adds	r3, r0, #1
 800a366:	d102      	bne.n	800a36e <_isatty_r+0x1a>
 800a368:	682b      	ldr	r3, [r5, #0]
 800a36a:	b103      	cbz	r3, 800a36e <_isatty_r+0x1a>
 800a36c:	6023      	str	r3, [r4, #0]
 800a36e:	bd38      	pop	{r3, r4, r5, pc}
 800a370:	20000524 	.word	0x20000524

0800a374 <abort>:
 800a374:	b508      	push	{r3, lr}
 800a376:	2006      	movs	r0, #6
 800a378:	f000 f834 	bl	800a3e4 <raise>
 800a37c:	2001      	movs	r0, #1
 800a37e:	f7f7 fd67 	bl	8001e50 <_exit>

0800a382 <_malloc_usable_size_r>:
 800a382:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a386:	1f18      	subs	r0, r3, #4
 800a388:	2b00      	cmp	r3, #0
 800a38a:	bfbc      	itt	lt
 800a38c:	580b      	ldrlt	r3, [r1, r0]
 800a38e:	18c0      	addlt	r0, r0, r3
 800a390:	4770      	bx	lr

0800a392 <_raise_r>:
 800a392:	291f      	cmp	r1, #31
 800a394:	b538      	push	{r3, r4, r5, lr}
 800a396:	4605      	mov	r5, r0
 800a398:	460c      	mov	r4, r1
 800a39a:	d904      	bls.n	800a3a6 <_raise_r+0x14>
 800a39c:	2316      	movs	r3, #22
 800a39e:	6003      	str	r3, [r0, #0]
 800a3a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3a4:	bd38      	pop	{r3, r4, r5, pc}
 800a3a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3a8:	b112      	cbz	r2, 800a3b0 <_raise_r+0x1e>
 800a3aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3ae:	b94b      	cbnz	r3, 800a3c4 <_raise_r+0x32>
 800a3b0:	4628      	mov	r0, r5
 800a3b2:	f000 f831 	bl	800a418 <_getpid_r>
 800a3b6:	4622      	mov	r2, r4
 800a3b8:	4601      	mov	r1, r0
 800a3ba:	4628      	mov	r0, r5
 800a3bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3c0:	f000 b818 	b.w	800a3f4 <_kill_r>
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d00a      	beq.n	800a3de <_raise_r+0x4c>
 800a3c8:	1c59      	adds	r1, r3, #1
 800a3ca:	d103      	bne.n	800a3d4 <_raise_r+0x42>
 800a3cc:	2316      	movs	r3, #22
 800a3ce:	6003      	str	r3, [r0, #0]
 800a3d0:	2001      	movs	r0, #1
 800a3d2:	e7e7      	b.n	800a3a4 <_raise_r+0x12>
 800a3d4:	2100      	movs	r1, #0
 800a3d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a3da:	4620      	mov	r0, r4
 800a3dc:	4798      	blx	r3
 800a3de:	2000      	movs	r0, #0
 800a3e0:	e7e0      	b.n	800a3a4 <_raise_r+0x12>
	...

0800a3e4 <raise>:
 800a3e4:	4b02      	ldr	r3, [pc, #8]	@ (800a3f0 <raise+0xc>)
 800a3e6:	4601      	mov	r1, r0
 800a3e8:	6818      	ldr	r0, [r3, #0]
 800a3ea:	f7ff bfd2 	b.w	800a392 <_raise_r>
 800a3ee:	bf00      	nop
 800a3f0:	20000018 	.word	0x20000018

0800a3f4 <_kill_r>:
 800a3f4:	b538      	push	{r3, r4, r5, lr}
 800a3f6:	4d07      	ldr	r5, [pc, #28]	@ (800a414 <_kill_r+0x20>)
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	4608      	mov	r0, r1
 800a3fe:	4611      	mov	r1, r2
 800a400:	602b      	str	r3, [r5, #0]
 800a402:	f7f7 fd15 	bl	8001e30 <_kill>
 800a406:	1c43      	adds	r3, r0, #1
 800a408:	d102      	bne.n	800a410 <_kill_r+0x1c>
 800a40a:	682b      	ldr	r3, [r5, #0]
 800a40c:	b103      	cbz	r3, 800a410 <_kill_r+0x1c>
 800a40e:	6023      	str	r3, [r4, #0]
 800a410:	bd38      	pop	{r3, r4, r5, pc}
 800a412:	bf00      	nop
 800a414:	20000524 	.word	0x20000524

0800a418 <_getpid_r>:
 800a418:	f7f7 bd02 	b.w	8001e20 <_getpid>
 800a41c:	0000      	movs	r0, r0
	...

0800a420 <sin>:
 800a420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a422:	ec53 2b10 	vmov	r2, r3, d0
 800a426:	4826      	ldr	r0, [pc, #152]	@ (800a4c0 <sin+0xa0>)
 800a428:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a42c:	4281      	cmp	r1, r0
 800a42e:	d807      	bhi.n	800a440 <sin+0x20>
 800a430:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800a4b8 <sin+0x98>
 800a434:	2000      	movs	r0, #0
 800a436:	b005      	add	sp, #20
 800a438:	f85d eb04 	ldr.w	lr, [sp], #4
 800a43c:	f000 b90c 	b.w	800a658 <__kernel_sin>
 800a440:	4820      	ldr	r0, [pc, #128]	@ (800a4c4 <sin+0xa4>)
 800a442:	4281      	cmp	r1, r0
 800a444:	d908      	bls.n	800a458 <sin+0x38>
 800a446:	4610      	mov	r0, r2
 800a448:	4619      	mov	r1, r3
 800a44a:	f7f5 ff3d 	bl	80002c8 <__aeabi_dsub>
 800a44e:	ec41 0b10 	vmov	d0, r0, r1
 800a452:	b005      	add	sp, #20
 800a454:	f85d fb04 	ldr.w	pc, [sp], #4
 800a458:	4668      	mov	r0, sp
 800a45a:	f000 f9b9 	bl	800a7d0 <__ieee754_rem_pio2>
 800a45e:	f000 0003 	and.w	r0, r0, #3
 800a462:	2801      	cmp	r0, #1
 800a464:	d00c      	beq.n	800a480 <sin+0x60>
 800a466:	2802      	cmp	r0, #2
 800a468:	d011      	beq.n	800a48e <sin+0x6e>
 800a46a:	b9e8      	cbnz	r0, 800a4a8 <sin+0x88>
 800a46c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a470:	ed9d 0b00 	vldr	d0, [sp]
 800a474:	2001      	movs	r0, #1
 800a476:	f000 f8ef 	bl	800a658 <__kernel_sin>
 800a47a:	ec51 0b10 	vmov	r0, r1, d0
 800a47e:	e7e6      	b.n	800a44e <sin+0x2e>
 800a480:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a484:	ed9d 0b00 	vldr	d0, [sp]
 800a488:	f000 f81e 	bl	800a4c8 <__kernel_cos>
 800a48c:	e7f5      	b.n	800a47a <sin+0x5a>
 800a48e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a492:	ed9d 0b00 	vldr	d0, [sp]
 800a496:	2001      	movs	r0, #1
 800a498:	f000 f8de 	bl	800a658 <__kernel_sin>
 800a49c:	ec53 2b10 	vmov	r2, r3, d0
 800a4a0:	4610      	mov	r0, r2
 800a4a2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a4a6:	e7d2      	b.n	800a44e <sin+0x2e>
 800a4a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a4ac:	ed9d 0b00 	vldr	d0, [sp]
 800a4b0:	f000 f80a 	bl	800a4c8 <__kernel_cos>
 800a4b4:	e7f2      	b.n	800a49c <sin+0x7c>
 800a4b6:	bf00      	nop
	...
 800a4c0:	3fe921fb 	.word	0x3fe921fb
 800a4c4:	7fefffff 	.word	0x7fefffff

0800a4c8 <__kernel_cos>:
 800a4c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4cc:	ec57 6b10 	vmov	r6, r7, d0
 800a4d0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a4d4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800a4d8:	ed8d 1b00 	vstr	d1, [sp]
 800a4dc:	d206      	bcs.n	800a4ec <__kernel_cos+0x24>
 800a4de:	4630      	mov	r0, r6
 800a4e0:	4639      	mov	r1, r7
 800a4e2:	f7f6 fb59 	bl	8000b98 <__aeabi_d2iz>
 800a4e6:	2800      	cmp	r0, #0
 800a4e8:	f000 8088 	beq.w	800a5fc <__kernel_cos+0x134>
 800a4ec:	4632      	mov	r2, r6
 800a4ee:	463b      	mov	r3, r7
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	4639      	mov	r1, r7
 800a4f4:	f7f6 f8a0 	bl	8000638 <__aeabi_dmul>
 800a4f8:	4b51      	ldr	r3, [pc, #324]	@ (800a640 <__kernel_cos+0x178>)
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	4604      	mov	r4, r0
 800a4fe:	460d      	mov	r5, r1
 800a500:	f7f6 f89a 	bl	8000638 <__aeabi_dmul>
 800a504:	a340      	add	r3, pc, #256	@ (adr r3, 800a608 <__kernel_cos+0x140>)
 800a506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50a:	4682      	mov	sl, r0
 800a50c:	468b      	mov	fp, r1
 800a50e:	4620      	mov	r0, r4
 800a510:	4629      	mov	r1, r5
 800a512:	f7f6 f891 	bl	8000638 <__aeabi_dmul>
 800a516:	a33e      	add	r3, pc, #248	@ (adr r3, 800a610 <__kernel_cos+0x148>)
 800a518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51c:	f7f5 fed6 	bl	80002cc <__adddf3>
 800a520:	4622      	mov	r2, r4
 800a522:	462b      	mov	r3, r5
 800a524:	f7f6 f888 	bl	8000638 <__aeabi_dmul>
 800a528:	a33b      	add	r3, pc, #236	@ (adr r3, 800a618 <__kernel_cos+0x150>)
 800a52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52e:	f7f5 fecb 	bl	80002c8 <__aeabi_dsub>
 800a532:	4622      	mov	r2, r4
 800a534:	462b      	mov	r3, r5
 800a536:	f7f6 f87f 	bl	8000638 <__aeabi_dmul>
 800a53a:	a339      	add	r3, pc, #228	@ (adr r3, 800a620 <__kernel_cos+0x158>)
 800a53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a540:	f7f5 fec4 	bl	80002cc <__adddf3>
 800a544:	4622      	mov	r2, r4
 800a546:	462b      	mov	r3, r5
 800a548:	f7f6 f876 	bl	8000638 <__aeabi_dmul>
 800a54c:	a336      	add	r3, pc, #216	@ (adr r3, 800a628 <__kernel_cos+0x160>)
 800a54e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a552:	f7f5 feb9 	bl	80002c8 <__aeabi_dsub>
 800a556:	4622      	mov	r2, r4
 800a558:	462b      	mov	r3, r5
 800a55a:	f7f6 f86d 	bl	8000638 <__aeabi_dmul>
 800a55e:	a334      	add	r3, pc, #208	@ (adr r3, 800a630 <__kernel_cos+0x168>)
 800a560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a564:	f7f5 feb2 	bl	80002cc <__adddf3>
 800a568:	4622      	mov	r2, r4
 800a56a:	462b      	mov	r3, r5
 800a56c:	f7f6 f864 	bl	8000638 <__aeabi_dmul>
 800a570:	4622      	mov	r2, r4
 800a572:	462b      	mov	r3, r5
 800a574:	f7f6 f860 	bl	8000638 <__aeabi_dmul>
 800a578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a57c:	4604      	mov	r4, r0
 800a57e:	460d      	mov	r5, r1
 800a580:	4630      	mov	r0, r6
 800a582:	4639      	mov	r1, r7
 800a584:	f7f6 f858 	bl	8000638 <__aeabi_dmul>
 800a588:	460b      	mov	r3, r1
 800a58a:	4602      	mov	r2, r0
 800a58c:	4629      	mov	r1, r5
 800a58e:	4620      	mov	r0, r4
 800a590:	f7f5 fe9a 	bl	80002c8 <__aeabi_dsub>
 800a594:	4b2b      	ldr	r3, [pc, #172]	@ (800a644 <__kernel_cos+0x17c>)
 800a596:	4598      	cmp	r8, r3
 800a598:	4606      	mov	r6, r0
 800a59a:	460f      	mov	r7, r1
 800a59c:	d810      	bhi.n	800a5c0 <__kernel_cos+0xf8>
 800a59e:	4602      	mov	r2, r0
 800a5a0:	460b      	mov	r3, r1
 800a5a2:	4650      	mov	r0, sl
 800a5a4:	4659      	mov	r1, fp
 800a5a6:	f7f5 fe8f 	bl	80002c8 <__aeabi_dsub>
 800a5aa:	460b      	mov	r3, r1
 800a5ac:	4926      	ldr	r1, [pc, #152]	@ (800a648 <__kernel_cos+0x180>)
 800a5ae:	4602      	mov	r2, r0
 800a5b0:	2000      	movs	r0, #0
 800a5b2:	f7f5 fe89 	bl	80002c8 <__aeabi_dsub>
 800a5b6:	ec41 0b10 	vmov	d0, r0, r1
 800a5ba:	b003      	add	sp, #12
 800a5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c0:	4b22      	ldr	r3, [pc, #136]	@ (800a64c <__kernel_cos+0x184>)
 800a5c2:	4921      	ldr	r1, [pc, #132]	@ (800a648 <__kernel_cos+0x180>)
 800a5c4:	4598      	cmp	r8, r3
 800a5c6:	bf8c      	ite	hi
 800a5c8:	4d21      	ldrhi	r5, [pc, #132]	@ (800a650 <__kernel_cos+0x188>)
 800a5ca:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800a5ce:	2400      	movs	r4, #0
 800a5d0:	4622      	mov	r2, r4
 800a5d2:	462b      	mov	r3, r5
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	f7f5 fe77 	bl	80002c8 <__aeabi_dsub>
 800a5da:	4622      	mov	r2, r4
 800a5dc:	4680      	mov	r8, r0
 800a5de:	4689      	mov	r9, r1
 800a5e0:	462b      	mov	r3, r5
 800a5e2:	4650      	mov	r0, sl
 800a5e4:	4659      	mov	r1, fp
 800a5e6:	f7f5 fe6f 	bl	80002c8 <__aeabi_dsub>
 800a5ea:	4632      	mov	r2, r6
 800a5ec:	463b      	mov	r3, r7
 800a5ee:	f7f5 fe6b 	bl	80002c8 <__aeabi_dsub>
 800a5f2:	4602      	mov	r2, r0
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	4640      	mov	r0, r8
 800a5f8:	4649      	mov	r1, r9
 800a5fa:	e7da      	b.n	800a5b2 <__kernel_cos+0xea>
 800a5fc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800a638 <__kernel_cos+0x170>
 800a600:	e7db      	b.n	800a5ba <__kernel_cos+0xf2>
 800a602:	bf00      	nop
 800a604:	f3af 8000 	nop.w
 800a608:	be8838d4 	.word	0xbe8838d4
 800a60c:	bda8fae9 	.word	0xbda8fae9
 800a610:	bdb4b1c4 	.word	0xbdb4b1c4
 800a614:	3e21ee9e 	.word	0x3e21ee9e
 800a618:	809c52ad 	.word	0x809c52ad
 800a61c:	3e927e4f 	.word	0x3e927e4f
 800a620:	19cb1590 	.word	0x19cb1590
 800a624:	3efa01a0 	.word	0x3efa01a0
 800a628:	16c15177 	.word	0x16c15177
 800a62c:	3f56c16c 	.word	0x3f56c16c
 800a630:	5555554c 	.word	0x5555554c
 800a634:	3fa55555 	.word	0x3fa55555
 800a638:	00000000 	.word	0x00000000
 800a63c:	3ff00000 	.word	0x3ff00000
 800a640:	3fe00000 	.word	0x3fe00000
 800a644:	3fd33332 	.word	0x3fd33332
 800a648:	3ff00000 	.word	0x3ff00000
 800a64c:	3fe90000 	.word	0x3fe90000
 800a650:	3fd20000 	.word	0x3fd20000
 800a654:	00000000 	.word	0x00000000

0800a658 <__kernel_sin>:
 800a658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65c:	ec55 4b10 	vmov	r4, r5, d0
 800a660:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a664:	b085      	sub	sp, #20
 800a666:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800a66a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800a66e:	4680      	mov	r8, r0
 800a670:	d205      	bcs.n	800a67e <__kernel_sin+0x26>
 800a672:	4620      	mov	r0, r4
 800a674:	4629      	mov	r1, r5
 800a676:	f7f6 fa8f 	bl	8000b98 <__aeabi_d2iz>
 800a67a:	2800      	cmp	r0, #0
 800a67c:	d052      	beq.n	800a724 <__kernel_sin+0xcc>
 800a67e:	4622      	mov	r2, r4
 800a680:	462b      	mov	r3, r5
 800a682:	4620      	mov	r0, r4
 800a684:	4629      	mov	r1, r5
 800a686:	f7f5 ffd7 	bl	8000638 <__aeabi_dmul>
 800a68a:	4682      	mov	sl, r0
 800a68c:	468b      	mov	fp, r1
 800a68e:	4602      	mov	r2, r0
 800a690:	460b      	mov	r3, r1
 800a692:	4620      	mov	r0, r4
 800a694:	4629      	mov	r1, r5
 800a696:	f7f5 ffcf 	bl	8000638 <__aeabi_dmul>
 800a69a:	a342      	add	r3, pc, #264	@ (adr r3, 800a7a4 <__kernel_sin+0x14c>)
 800a69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a0:	e9cd 0100 	strd	r0, r1, [sp]
 800a6a4:	4650      	mov	r0, sl
 800a6a6:	4659      	mov	r1, fp
 800a6a8:	f7f5 ffc6 	bl	8000638 <__aeabi_dmul>
 800a6ac:	a33f      	add	r3, pc, #252	@ (adr r3, 800a7ac <__kernel_sin+0x154>)
 800a6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b2:	f7f5 fe09 	bl	80002c8 <__aeabi_dsub>
 800a6b6:	4652      	mov	r2, sl
 800a6b8:	465b      	mov	r3, fp
 800a6ba:	f7f5 ffbd 	bl	8000638 <__aeabi_dmul>
 800a6be:	a33d      	add	r3, pc, #244	@ (adr r3, 800a7b4 <__kernel_sin+0x15c>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	f7f5 fe02 	bl	80002cc <__adddf3>
 800a6c8:	4652      	mov	r2, sl
 800a6ca:	465b      	mov	r3, fp
 800a6cc:	f7f5 ffb4 	bl	8000638 <__aeabi_dmul>
 800a6d0:	a33a      	add	r3, pc, #232	@ (adr r3, 800a7bc <__kernel_sin+0x164>)
 800a6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d6:	f7f5 fdf7 	bl	80002c8 <__aeabi_dsub>
 800a6da:	4652      	mov	r2, sl
 800a6dc:	465b      	mov	r3, fp
 800a6de:	f7f5 ffab 	bl	8000638 <__aeabi_dmul>
 800a6e2:	a338      	add	r3, pc, #224	@ (adr r3, 800a7c4 <__kernel_sin+0x16c>)
 800a6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e8:	f7f5 fdf0 	bl	80002cc <__adddf3>
 800a6ec:	4606      	mov	r6, r0
 800a6ee:	460f      	mov	r7, r1
 800a6f0:	f1b8 0f00 	cmp.w	r8, #0
 800a6f4:	d11b      	bne.n	800a72e <__kernel_sin+0xd6>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	460b      	mov	r3, r1
 800a6fa:	4650      	mov	r0, sl
 800a6fc:	4659      	mov	r1, fp
 800a6fe:	f7f5 ff9b 	bl	8000638 <__aeabi_dmul>
 800a702:	a325      	add	r3, pc, #148	@ (adr r3, 800a798 <__kernel_sin+0x140>)
 800a704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a708:	f7f5 fdde 	bl	80002c8 <__aeabi_dsub>
 800a70c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a710:	f7f5 ff92 	bl	8000638 <__aeabi_dmul>
 800a714:	4602      	mov	r2, r0
 800a716:	460b      	mov	r3, r1
 800a718:	4620      	mov	r0, r4
 800a71a:	4629      	mov	r1, r5
 800a71c:	f7f5 fdd6 	bl	80002cc <__adddf3>
 800a720:	4604      	mov	r4, r0
 800a722:	460d      	mov	r5, r1
 800a724:	ec45 4b10 	vmov	d0, r4, r5
 800a728:	b005      	add	sp, #20
 800a72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a72e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a732:	4b1b      	ldr	r3, [pc, #108]	@ (800a7a0 <__kernel_sin+0x148>)
 800a734:	2200      	movs	r2, #0
 800a736:	f7f5 ff7f 	bl	8000638 <__aeabi_dmul>
 800a73a:	4632      	mov	r2, r6
 800a73c:	4680      	mov	r8, r0
 800a73e:	4689      	mov	r9, r1
 800a740:	463b      	mov	r3, r7
 800a742:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a746:	f7f5 ff77 	bl	8000638 <__aeabi_dmul>
 800a74a:	4602      	mov	r2, r0
 800a74c:	460b      	mov	r3, r1
 800a74e:	4640      	mov	r0, r8
 800a750:	4649      	mov	r1, r9
 800a752:	f7f5 fdb9 	bl	80002c8 <__aeabi_dsub>
 800a756:	4652      	mov	r2, sl
 800a758:	465b      	mov	r3, fp
 800a75a:	f7f5 ff6d 	bl	8000638 <__aeabi_dmul>
 800a75e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a762:	f7f5 fdb1 	bl	80002c8 <__aeabi_dsub>
 800a766:	a30c      	add	r3, pc, #48	@ (adr r3, 800a798 <__kernel_sin+0x140>)
 800a768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a76c:	4606      	mov	r6, r0
 800a76e:	460f      	mov	r7, r1
 800a770:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a774:	f7f5 ff60 	bl	8000638 <__aeabi_dmul>
 800a778:	4602      	mov	r2, r0
 800a77a:	460b      	mov	r3, r1
 800a77c:	4630      	mov	r0, r6
 800a77e:	4639      	mov	r1, r7
 800a780:	f7f5 fda4 	bl	80002cc <__adddf3>
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	4620      	mov	r0, r4
 800a78a:	4629      	mov	r1, r5
 800a78c:	f7f5 fd9c 	bl	80002c8 <__aeabi_dsub>
 800a790:	e7c6      	b.n	800a720 <__kernel_sin+0xc8>
 800a792:	bf00      	nop
 800a794:	f3af 8000 	nop.w
 800a798:	55555549 	.word	0x55555549
 800a79c:	3fc55555 	.word	0x3fc55555
 800a7a0:	3fe00000 	.word	0x3fe00000
 800a7a4:	5acfd57c 	.word	0x5acfd57c
 800a7a8:	3de5d93a 	.word	0x3de5d93a
 800a7ac:	8a2b9ceb 	.word	0x8a2b9ceb
 800a7b0:	3e5ae5e6 	.word	0x3e5ae5e6
 800a7b4:	57b1fe7d 	.word	0x57b1fe7d
 800a7b8:	3ec71de3 	.word	0x3ec71de3
 800a7bc:	19c161d5 	.word	0x19c161d5
 800a7c0:	3f2a01a0 	.word	0x3f2a01a0
 800a7c4:	1110f8a6 	.word	0x1110f8a6
 800a7c8:	3f811111 	.word	0x3f811111
 800a7cc:	00000000 	.word	0x00000000

0800a7d0 <__ieee754_rem_pio2>:
 800a7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d4:	ec57 6b10 	vmov	r6, r7, d0
 800a7d8:	4bc5      	ldr	r3, [pc, #788]	@ (800aaf0 <__ieee754_rem_pio2+0x320>)
 800a7da:	b08d      	sub	sp, #52	@ 0x34
 800a7dc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a7e0:	4598      	cmp	r8, r3
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	9704      	str	r7, [sp, #16]
 800a7e6:	d807      	bhi.n	800a7f8 <__ieee754_rem_pio2+0x28>
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	ed80 0b00 	vstr	d0, [r0]
 800a7f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a7f4:	2500      	movs	r5, #0
 800a7f6:	e028      	b.n	800a84a <__ieee754_rem_pio2+0x7a>
 800a7f8:	4bbe      	ldr	r3, [pc, #760]	@ (800aaf4 <__ieee754_rem_pio2+0x324>)
 800a7fa:	4598      	cmp	r8, r3
 800a7fc:	d878      	bhi.n	800a8f0 <__ieee754_rem_pio2+0x120>
 800a7fe:	9b04      	ldr	r3, [sp, #16]
 800a800:	4dbd      	ldr	r5, [pc, #756]	@ (800aaf8 <__ieee754_rem_pio2+0x328>)
 800a802:	2b00      	cmp	r3, #0
 800a804:	4630      	mov	r0, r6
 800a806:	a3ac      	add	r3, pc, #688	@ (adr r3, 800aab8 <__ieee754_rem_pio2+0x2e8>)
 800a808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a80c:	4639      	mov	r1, r7
 800a80e:	dd38      	ble.n	800a882 <__ieee754_rem_pio2+0xb2>
 800a810:	f7f5 fd5a 	bl	80002c8 <__aeabi_dsub>
 800a814:	45a8      	cmp	r8, r5
 800a816:	4606      	mov	r6, r0
 800a818:	460f      	mov	r7, r1
 800a81a:	d01a      	beq.n	800a852 <__ieee754_rem_pio2+0x82>
 800a81c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800aac0 <__ieee754_rem_pio2+0x2f0>)
 800a81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a822:	f7f5 fd51 	bl	80002c8 <__aeabi_dsub>
 800a826:	4602      	mov	r2, r0
 800a828:	460b      	mov	r3, r1
 800a82a:	4680      	mov	r8, r0
 800a82c:	4689      	mov	r9, r1
 800a82e:	4630      	mov	r0, r6
 800a830:	4639      	mov	r1, r7
 800a832:	f7f5 fd49 	bl	80002c8 <__aeabi_dsub>
 800a836:	a3a2      	add	r3, pc, #648	@ (adr r3, 800aac0 <__ieee754_rem_pio2+0x2f0>)
 800a838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83c:	f7f5 fd44 	bl	80002c8 <__aeabi_dsub>
 800a840:	e9c4 8900 	strd	r8, r9, [r4]
 800a844:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a848:	2501      	movs	r5, #1
 800a84a:	4628      	mov	r0, r5
 800a84c:	b00d      	add	sp, #52	@ 0x34
 800a84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a852:	a39d      	add	r3, pc, #628	@ (adr r3, 800aac8 <__ieee754_rem_pio2+0x2f8>)
 800a854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a858:	f7f5 fd36 	bl	80002c8 <__aeabi_dsub>
 800a85c:	a39c      	add	r3, pc, #624	@ (adr r3, 800aad0 <__ieee754_rem_pio2+0x300>)
 800a85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a862:	4606      	mov	r6, r0
 800a864:	460f      	mov	r7, r1
 800a866:	f7f5 fd2f 	bl	80002c8 <__aeabi_dsub>
 800a86a:	4602      	mov	r2, r0
 800a86c:	460b      	mov	r3, r1
 800a86e:	4680      	mov	r8, r0
 800a870:	4689      	mov	r9, r1
 800a872:	4630      	mov	r0, r6
 800a874:	4639      	mov	r1, r7
 800a876:	f7f5 fd27 	bl	80002c8 <__aeabi_dsub>
 800a87a:	a395      	add	r3, pc, #596	@ (adr r3, 800aad0 <__ieee754_rem_pio2+0x300>)
 800a87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a880:	e7dc      	b.n	800a83c <__ieee754_rem_pio2+0x6c>
 800a882:	f7f5 fd23 	bl	80002cc <__adddf3>
 800a886:	45a8      	cmp	r8, r5
 800a888:	4606      	mov	r6, r0
 800a88a:	460f      	mov	r7, r1
 800a88c:	d018      	beq.n	800a8c0 <__ieee754_rem_pio2+0xf0>
 800a88e:	a38c      	add	r3, pc, #560	@ (adr r3, 800aac0 <__ieee754_rem_pio2+0x2f0>)
 800a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a894:	f7f5 fd1a 	bl	80002cc <__adddf3>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	4680      	mov	r8, r0
 800a89e:	4689      	mov	r9, r1
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	4639      	mov	r1, r7
 800a8a4:	f7f5 fd10 	bl	80002c8 <__aeabi_dsub>
 800a8a8:	a385      	add	r3, pc, #532	@ (adr r3, 800aac0 <__ieee754_rem_pio2+0x2f0>)
 800a8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ae:	f7f5 fd0d 	bl	80002cc <__adddf3>
 800a8b2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a8b6:	e9c4 8900 	strd	r8, r9, [r4]
 800a8ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a8be:	e7c4      	b.n	800a84a <__ieee754_rem_pio2+0x7a>
 800a8c0:	a381      	add	r3, pc, #516	@ (adr r3, 800aac8 <__ieee754_rem_pio2+0x2f8>)
 800a8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c6:	f7f5 fd01 	bl	80002cc <__adddf3>
 800a8ca:	a381      	add	r3, pc, #516	@ (adr r3, 800aad0 <__ieee754_rem_pio2+0x300>)
 800a8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d0:	4606      	mov	r6, r0
 800a8d2:	460f      	mov	r7, r1
 800a8d4:	f7f5 fcfa 	bl	80002cc <__adddf3>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	460b      	mov	r3, r1
 800a8dc:	4680      	mov	r8, r0
 800a8de:	4689      	mov	r9, r1
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	4639      	mov	r1, r7
 800a8e4:	f7f5 fcf0 	bl	80002c8 <__aeabi_dsub>
 800a8e8:	a379      	add	r3, pc, #484	@ (adr r3, 800aad0 <__ieee754_rem_pio2+0x300>)
 800a8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ee:	e7de      	b.n	800a8ae <__ieee754_rem_pio2+0xde>
 800a8f0:	4b82      	ldr	r3, [pc, #520]	@ (800aafc <__ieee754_rem_pio2+0x32c>)
 800a8f2:	4598      	cmp	r8, r3
 800a8f4:	f200 80d1 	bhi.w	800aa9a <__ieee754_rem_pio2+0x2ca>
 800a8f8:	f000 f966 	bl	800abc8 <fabs>
 800a8fc:	ec57 6b10 	vmov	r6, r7, d0
 800a900:	a375      	add	r3, pc, #468	@ (adr r3, 800aad8 <__ieee754_rem_pio2+0x308>)
 800a902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a906:	4630      	mov	r0, r6
 800a908:	4639      	mov	r1, r7
 800a90a:	f7f5 fe95 	bl	8000638 <__aeabi_dmul>
 800a90e:	4b7c      	ldr	r3, [pc, #496]	@ (800ab00 <__ieee754_rem_pio2+0x330>)
 800a910:	2200      	movs	r2, #0
 800a912:	f7f5 fcdb 	bl	80002cc <__adddf3>
 800a916:	f7f6 f93f 	bl	8000b98 <__aeabi_d2iz>
 800a91a:	4605      	mov	r5, r0
 800a91c:	f7f5 fe22 	bl	8000564 <__aeabi_i2d>
 800a920:	4602      	mov	r2, r0
 800a922:	460b      	mov	r3, r1
 800a924:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a928:	a363      	add	r3, pc, #396	@ (adr r3, 800aab8 <__ieee754_rem_pio2+0x2e8>)
 800a92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92e:	f7f5 fe83 	bl	8000638 <__aeabi_dmul>
 800a932:	4602      	mov	r2, r0
 800a934:	460b      	mov	r3, r1
 800a936:	4630      	mov	r0, r6
 800a938:	4639      	mov	r1, r7
 800a93a:	f7f5 fcc5 	bl	80002c8 <__aeabi_dsub>
 800a93e:	a360      	add	r3, pc, #384	@ (adr r3, 800aac0 <__ieee754_rem_pio2+0x2f0>)
 800a940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a944:	4682      	mov	sl, r0
 800a946:	468b      	mov	fp, r1
 800a948:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a94c:	f7f5 fe74 	bl	8000638 <__aeabi_dmul>
 800a950:	2d1f      	cmp	r5, #31
 800a952:	4606      	mov	r6, r0
 800a954:	460f      	mov	r7, r1
 800a956:	dc0c      	bgt.n	800a972 <__ieee754_rem_pio2+0x1a2>
 800a958:	4b6a      	ldr	r3, [pc, #424]	@ (800ab04 <__ieee754_rem_pio2+0x334>)
 800a95a:	1e6a      	subs	r2, r5, #1
 800a95c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a960:	4543      	cmp	r3, r8
 800a962:	d006      	beq.n	800a972 <__ieee754_rem_pio2+0x1a2>
 800a964:	4632      	mov	r2, r6
 800a966:	463b      	mov	r3, r7
 800a968:	4650      	mov	r0, sl
 800a96a:	4659      	mov	r1, fp
 800a96c:	f7f5 fcac 	bl	80002c8 <__aeabi_dsub>
 800a970:	e00e      	b.n	800a990 <__ieee754_rem_pio2+0x1c0>
 800a972:	463b      	mov	r3, r7
 800a974:	4632      	mov	r2, r6
 800a976:	4650      	mov	r0, sl
 800a978:	4659      	mov	r1, fp
 800a97a:	f7f5 fca5 	bl	80002c8 <__aeabi_dsub>
 800a97e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a982:	9305      	str	r3, [sp, #20]
 800a984:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a988:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a98c:	2b10      	cmp	r3, #16
 800a98e:	dc02      	bgt.n	800a996 <__ieee754_rem_pio2+0x1c6>
 800a990:	e9c4 0100 	strd	r0, r1, [r4]
 800a994:	e039      	b.n	800aa0a <__ieee754_rem_pio2+0x23a>
 800a996:	a34c      	add	r3, pc, #304	@ (adr r3, 800aac8 <__ieee754_rem_pio2+0x2f8>)
 800a998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a99c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9a0:	f7f5 fe4a 	bl	8000638 <__aeabi_dmul>
 800a9a4:	4606      	mov	r6, r0
 800a9a6:	460f      	mov	r7, r1
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	4650      	mov	r0, sl
 800a9ae:	4659      	mov	r1, fp
 800a9b0:	f7f5 fc8a 	bl	80002c8 <__aeabi_dsub>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	4680      	mov	r8, r0
 800a9ba:	4689      	mov	r9, r1
 800a9bc:	4650      	mov	r0, sl
 800a9be:	4659      	mov	r1, fp
 800a9c0:	f7f5 fc82 	bl	80002c8 <__aeabi_dsub>
 800a9c4:	4632      	mov	r2, r6
 800a9c6:	463b      	mov	r3, r7
 800a9c8:	f7f5 fc7e 	bl	80002c8 <__aeabi_dsub>
 800a9cc:	a340      	add	r3, pc, #256	@ (adr r3, 800aad0 <__ieee754_rem_pio2+0x300>)
 800a9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d2:	4606      	mov	r6, r0
 800a9d4:	460f      	mov	r7, r1
 800a9d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9da:	f7f5 fe2d 	bl	8000638 <__aeabi_dmul>
 800a9de:	4632      	mov	r2, r6
 800a9e0:	463b      	mov	r3, r7
 800a9e2:	f7f5 fc71 	bl	80002c8 <__aeabi_dsub>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	460b      	mov	r3, r1
 800a9ea:	4606      	mov	r6, r0
 800a9ec:	460f      	mov	r7, r1
 800a9ee:	4640      	mov	r0, r8
 800a9f0:	4649      	mov	r1, r9
 800a9f2:	f7f5 fc69 	bl	80002c8 <__aeabi_dsub>
 800a9f6:	9a05      	ldr	r2, [sp, #20]
 800a9f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a9fc:	1ad3      	subs	r3, r2, r3
 800a9fe:	2b31      	cmp	r3, #49	@ 0x31
 800aa00:	dc20      	bgt.n	800aa44 <__ieee754_rem_pio2+0x274>
 800aa02:	e9c4 0100 	strd	r0, r1, [r4]
 800aa06:	46c2      	mov	sl, r8
 800aa08:	46cb      	mov	fp, r9
 800aa0a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800aa0e:	4650      	mov	r0, sl
 800aa10:	4642      	mov	r2, r8
 800aa12:	464b      	mov	r3, r9
 800aa14:	4659      	mov	r1, fp
 800aa16:	f7f5 fc57 	bl	80002c8 <__aeabi_dsub>
 800aa1a:	463b      	mov	r3, r7
 800aa1c:	4632      	mov	r2, r6
 800aa1e:	f7f5 fc53 	bl	80002c8 <__aeabi_dsub>
 800aa22:	9b04      	ldr	r3, [sp, #16]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800aa2a:	f6bf af0e 	bge.w	800a84a <__ieee754_rem_pio2+0x7a>
 800aa2e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800aa32:	6063      	str	r3, [r4, #4]
 800aa34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aa38:	f8c4 8000 	str.w	r8, [r4]
 800aa3c:	60a0      	str	r0, [r4, #8]
 800aa3e:	60e3      	str	r3, [r4, #12]
 800aa40:	426d      	negs	r5, r5
 800aa42:	e702      	b.n	800a84a <__ieee754_rem_pio2+0x7a>
 800aa44:	a326      	add	r3, pc, #152	@ (adr r3, 800aae0 <__ieee754_rem_pio2+0x310>)
 800aa46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa4e:	f7f5 fdf3 	bl	8000638 <__aeabi_dmul>
 800aa52:	4606      	mov	r6, r0
 800aa54:	460f      	mov	r7, r1
 800aa56:	4602      	mov	r2, r0
 800aa58:	460b      	mov	r3, r1
 800aa5a:	4640      	mov	r0, r8
 800aa5c:	4649      	mov	r1, r9
 800aa5e:	f7f5 fc33 	bl	80002c8 <__aeabi_dsub>
 800aa62:	4602      	mov	r2, r0
 800aa64:	460b      	mov	r3, r1
 800aa66:	4682      	mov	sl, r0
 800aa68:	468b      	mov	fp, r1
 800aa6a:	4640      	mov	r0, r8
 800aa6c:	4649      	mov	r1, r9
 800aa6e:	f7f5 fc2b 	bl	80002c8 <__aeabi_dsub>
 800aa72:	4632      	mov	r2, r6
 800aa74:	463b      	mov	r3, r7
 800aa76:	f7f5 fc27 	bl	80002c8 <__aeabi_dsub>
 800aa7a:	a31b      	add	r3, pc, #108	@ (adr r3, 800aae8 <__ieee754_rem_pio2+0x318>)
 800aa7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa80:	4606      	mov	r6, r0
 800aa82:	460f      	mov	r7, r1
 800aa84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa88:	f7f5 fdd6 	bl	8000638 <__aeabi_dmul>
 800aa8c:	4632      	mov	r2, r6
 800aa8e:	463b      	mov	r3, r7
 800aa90:	f7f5 fc1a 	bl	80002c8 <__aeabi_dsub>
 800aa94:	4606      	mov	r6, r0
 800aa96:	460f      	mov	r7, r1
 800aa98:	e764      	b.n	800a964 <__ieee754_rem_pio2+0x194>
 800aa9a:	4b1b      	ldr	r3, [pc, #108]	@ (800ab08 <__ieee754_rem_pio2+0x338>)
 800aa9c:	4598      	cmp	r8, r3
 800aa9e:	d935      	bls.n	800ab0c <__ieee754_rem_pio2+0x33c>
 800aaa0:	4632      	mov	r2, r6
 800aaa2:	463b      	mov	r3, r7
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	4639      	mov	r1, r7
 800aaa8:	f7f5 fc0e 	bl	80002c8 <__aeabi_dsub>
 800aaac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800aab0:	e9c4 0100 	strd	r0, r1, [r4]
 800aab4:	e69e      	b.n	800a7f4 <__ieee754_rem_pio2+0x24>
 800aab6:	bf00      	nop
 800aab8:	54400000 	.word	0x54400000
 800aabc:	3ff921fb 	.word	0x3ff921fb
 800aac0:	1a626331 	.word	0x1a626331
 800aac4:	3dd0b461 	.word	0x3dd0b461
 800aac8:	1a600000 	.word	0x1a600000
 800aacc:	3dd0b461 	.word	0x3dd0b461
 800aad0:	2e037073 	.word	0x2e037073
 800aad4:	3ba3198a 	.word	0x3ba3198a
 800aad8:	6dc9c883 	.word	0x6dc9c883
 800aadc:	3fe45f30 	.word	0x3fe45f30
 800aae0:	2e000000 	.word	0x2e000000
 800aae4:	3ba3198a 	.word	0x3ba3198a
 800aae8:	252049c1 	.word	0x252049c1
 800aaec:	397b839a 	.word	0x397b839a
 800aaf0:	3fe921fb 	.word	0x3fe921fb
 800aaf4:	4002d97b 	.word	0x4002d97b
 800aaf8:	3ff921fb 	.word	0x3ff921fb
 800aafc:	413921fb 	.word	0x413921fb
 800ab00:	3fe00000 	.word	0x3fe00000
 800ab04:	0800b900 	.word	0x0800b900
 800ab08:	7fefffff 	.word	0x7fefffff
 800ab0c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ab10:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ab14:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ab18:	4630      	mov	r0, r6
 800ab1a:	460f      	mov	r7, r1
 800ab1c:	f7f6 f83c 	bl	8000b98 <__aeabi_d2iz>
 800ab20:	f7f5 fd20 	bl	8000564 <__aeabi_i2d>
 800ab24:	4602      	mov	r2, r0
 800ab26:	460b      	mov	r3, r1
 800ab28:	4630      	mov	r0, r6
 800ab2a:	4639      	mov	r1, r7
 800ab2c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ab30:	f7f5 fbca 	bl	80002c8 <__aeabi_dsub>
 800ab34:	4b22      	ldr	r3, [pc, #136]	@ (800abc0 <__ieee754_rem_pio2+0x3f0>)
 800ab36:	2200      	movs	r2, #0
 800ab38:	f7f5 fd7e 	bl	8000638 <__aeabi_dmul>
 800ab3c:	460f      	mov	r7, r1
 800ab3e:	4606      	mov	r6, r0
 800ab40:	f7f6 f82a 	bl	8000b98 <__aeabi_d2iz>
 800ab44:	f7f5 fd0e 	bl	8000564 <__aeabi_i2d>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	460b      	mov	r3, r1
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	4639      	mov	r1, r7
 800ab50:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab54:	f7f5 fbb8 	bl	80002c8 <__aeabi_dsub>
 800ab58:	4b19      	ldr	r3, [pc, #100]	@ (800abc0 <__ieee754_rem_pio2+0x3f0>)
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	f7f5 fd6c 	bl	8000638 <__aeabi_dmul>
 800ab60:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800ab64:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800ab68:	f04f 0803 	mov.w	r8, #3
 800ab6c:	2600      	movs	r6, #0
 800ab6e:	2700      	movs	r7, #0
 800ab70:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800ab74:	4632      	mov	r2, r6
 800ab76:	463b      	mov	r3, r7
 800ab78:	46c2      	mov	sl, r8
 800ab7a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ab7e:	f7f5 ffc3 	bl	8000b08 <__aeabi_dcmpeq>
 800ab82:	2800      	cmp	r0, #0
 800ab84:	d1f4      	bne.n	800ab70 <__ieee754_rem_pio2+0x3a0>
 800ab86:	4b0f      	ldr	r3, [pc, #60]	@ (800abc4 <__ieee754_rem_pio2+0x3f4>)
 800ab88:	9301      	str	r3, [sp, #4]
 800ab8a:	2302      	movs	r3, #2
 800ab8c:	9300      	str	r3, [sp, #0]
 800ab8e:	462a      	mov	r2, r5
 800ab90:	4653      	mov	r3, sl
 800ab92:	4621      	mov	r1, r4
 800ab94:	a806      	add	r0, sp, #24
 800ab96:	f000 f81f 	bl	800abd8 <__kernel_rem_pio2>
 800ab9a:	9b04      	ldr	r3, [sp, #16]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	4605      	mov	r5, r0
 800aba0:	f6bf ae53 	bge.w	800a84a <__ieee754_rem_pio2+0x7a>
 800aba4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800aba8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800abac:	e9c4 2300 	strd	r2, r3, [r4]
 800abb0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800abb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800abb8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800abbc:	e740      	b.n	800aa40 <__ieee754_rem_pio2+0x270>
 800abbe:	bf00      	nop
 800abc0:	41700000 	.word	0x41700000
 800abc4:	0800b980 	.word	0x0800b980

0800abc8 <fabs>:
 800abc8:	ec51 0b10 	vmov	r0, r1, d0
 800abcc:	4602      	mov	r2, r0
 800abce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800abd2:	ec43 2b10 	vmov	d0, r2, r3
 800abd6:	4770      	bx	lr

0800abd8 <__kernel_rem_pio2>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	ed2d 8b02 	vpush	{d8}
 800abe0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800abe4:	f112 0f14 	cmn.w	r2, #20
 800abe8:	9306      	str	r3, [sp, #24]
 800abea:	9104      	str	r1, [sp, #16]
 800abec:	4bbe      	ldr	r3, [pc, #760]	@ (800aee8 <__kernel_rem_pio2+0x310>)
 800abee:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800abf0:	9008      	str	r0, [sp, #32]
 800abf2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800abf6:	9300      	str	r3, [sp, #0]
 800abf8:	9b06      	ldr	r3, [sp, #24]
 800abfa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800abfe:	bfa8      	it	ge
 800ac00:	1ed4      	subge	r4, r2, #3
 800ac02:	9305      	str	r3, [sp, #20]
 800ac04:	bfb2      	itee	lt
 800ac06:	2400      	movlt	r4, #0
 800ac08:	2318      	movge	r3, #24
 800ac0a:	fb94 f4f3 	sdivge	r4, r4, r3
 800ac0e:	f06f 0317 	mvn.w	r3, #23
 800ac12:	fb04 3303 	mla	r3, r4, r3, r3
 800ac16:	eb03 0b02 	add.w	fp, r3, r2
 800ac1a:	9b00      	ldr	r3, [sp, #0]
 800ac1c:	9a05      	ldr	r2, [sp, #20]
 800ac1e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800aed8 <__kernel_rem_pio2+0x300>
 800ac22:	eb03 0802 	add.w	r8, r3, r2
 800ac26:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ac28:	1aa7      	subs	r7, r4, r2
 800ac2a:	ae20      	add	r6, sp, #128	@ 0x80
 800ac2c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ac30:	2500      	movs	r5, #0
 800ac32:	4545      	cmp	r5, r8
 800ac34:	dd13      	ble.n	800ac5e <__kernel_rem_pio2+0x86>
 800ac36:	9b06      	ldr	r3, [sp, #24]
 800ac38:	aa20      	add	r2, sp, #128	@ 0x80
 800ac3a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ac3e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800ac42:	f04f 0800 	mov.w	r8, #0
 800ac46:	9b00      	ldr	r3, [sp, #0]
 800ac48:	4598      	cmp	r8, r3
 800ac4a:	dc31      	bgt.n	800acb0 <__kernel_rem_pio2+0xd8>
 800ac4c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800aed8 <__kernel_rem_pio2+0x300>
 800ac50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac54:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac58:	462f      	mov	r7, r5
 800ac5a:	2600      	movs	r6, #0
 800ac5c:	e01b      	b.n	800ac96 <__kernel_rem_pio2+0xbe>
 800ac5e:	42ef      	cmn	r7, r5
 800ac60:	d407      	bmi.n	800ac72 <__kernel_rem_pio2+0x9a>
 800ac62:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ac66:	f7f5 fc7d 	bl	8000564 <__aeabi_i2d>
 800ac6a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ac6e:	3501      	adds	r5, #1
 800ac70:	e7df      	b.n	800ac32 <__kernel_rem_pio2+0x5a>
 800ac72:	ec51 0b18 	vmov	r0, r1, d8
 800ac76:	e7f8      	b.n	800ac6a <__kernel_rem_pio2+0x92>
 800ac78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac7c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ac80:	f7f5 fcda 	bl	8000638 <__aeabi_dmul>
 800ac84:	4602      	mov	r2, r0
 800ac86:	460b      	mov	r3, r1
 800ac88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac8c:	f7f5 fb1e 	bl	80002cc <__adddf3>
 800ac90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac94:	3601      	adds	r6, #1
 800ac96:	9b05      	ldr	r3, [sp, #20]
 800ac98:	429e      	cmp	r6, r3
 800ac9a:	f1a7 0708 	sub.w	r7, r7, #8
 800ac9e:	ddeb      	ble.n	800ac78 <__kernel_rem_pio2+0xa0>
 800aca0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aca4:	f108 0801 	add.w	r8, r8, #1
 800aca8:	ecaa 7b02 	vstmia	sl!, {d7}
 800acac:	3508      	adds	r5, #8
 800acae:	e7ca      	b.n	800ac46 <__kernel_rem_pio2+0x6e>
 800acb0:	9b00      	ldr	r3, [sp, #0]
 800acb2:	f8dd 8000 	ldr.w	r8, [sp]
 800acb6:	aa0c      	add	r2, sp, #48	@ 0x30
 800acb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800acbc:	930a      	str	r3, [sp, #40]	@ 0x28
 800acbe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800acc0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800acc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acc6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800acca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800accc:	ab98      	add	r3, sp, #608	@ 0x260
 800acce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800acd2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800acd6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800acda:	ac0c      	add	r4, sp, #48	@ 0x30
 800acdc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800acde:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800ace2:	46a1      	mov	r9, r4
 800ace4:	46c2      	mov	sl, r8
 800ace6:	f1ba 0f00 	cmp.w	sl, #0
 800acea:	f1a5 0508 	sub.w	r5, r5, #8
 800acee:	dc77      	bgt.n	800ade0 <__kernel_rem_pio2+0x208>
 800acf0:	4658      	mov	r0, fp
 800acf2:	ed9d 0b02 	vldr	d0, [sp, #8]
 800acf6:	f000 fac7 	bl	800b288 <scalbn>
 800acfa:	ec57 6b10 	vmov	r6, r7, d0
 800acfe:	2200      	movs	r2, #0
 800ad00:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800ad04:	4630      	mov	r0, r6
 800ad06:	4639      	mov	r1, r7
 800ad08:	f7f5 fc96 	bl	8000638 <__aeabi_dmul>
 800ad0c:	ec41 0b10 	vmov	d0, r0, r1
 800ad10:	f000 fb3a 	bl	800b388 <floor>
 800ad14:	4b75      	ldr	r3, [pc, #468]	@ (800aeec <__kernel_rem_pio2+0x314>)
 800ad16:	ec51 0b10 	vmov	r0, r1, d0
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	f7f5 fc8c 	bl	8000638 <__aeabi_dmul>
 800ad20:	4602      	mov	r2, r0
 800ad22:	460b      	mov	r3, r1
 800ad24:	4630      	mov	r0, r6
 800ad26:	4639      	mov	r1, r7
 800ad28:	f7f5 face 	bl	80002c8 <__aeabi_dsub>
 800ad2c:	460f      	mov	r7, r1
 800ad2e:	4606      	mov	r6, r0
 800ad30:	f7f5 ff32 	bl	8000b98 <__aeabi_d2iz>
 800ad34:	9002      	str	r0, [sp, #8]
 800ad36:	f7f5 fc15 	bl	8000564 <__aeabi_i2d>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	460b      	mov	r3, r1
 800ad3e:	4630      	mov	r0, r6
 800ad40:	4639      	mov	r1, r7
 800ad42:	f7f5 fac1 	bl	80002c8 <__aeabi_dsub>
 800ad46:	f1bb 0f00 	cmp.w	fp, #0
 800ad4a:	4606      	mov	r6, r0
 800ad4c:	460f      	mov	r7, r1
 800ad4e:	dd6c      	ble.n	800ae2a <__kernel_rem_pio2+0x252>
 800ad50:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800ad54:	ab0c      	add	r3, sp, #48	@ 0x30
 800ad56:	9d02      	ldr	r5, [sp, #8]
 800ad58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ad5c:	f1cb 0018 	rsb	r0, fp, #24
 800ad60:	fa43 f200 	asr.w	r2, r3, r0
 800ad64:	4415      	add	r5, r2
 800ad66:	4082      	lsls	r2, r0
 800ad68:	1a9b      	subs	r3, r3, r2
 800ad6a:	aa0c      	add	r2, sp, #48	@ 0x30
 800ad6c:	9502      	str	r5, [sp, #8]
 800ad6e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ad72:	f1cb 0217 	rsb	r2, fp, #23
 800ad76:	fa43 f902 	asr.w	r9, r3, r2
 800ad7a:	f1b9 0f00 	cmp.w	r9, #0
 800ad7e:	dd64      	ble.n	800ae4a <__kernel_rem_pio2+0x272>
 800ad80:	9b02      	ldr	r3, [sp, #8]
 800ad82:	2200      	movs	r2, #0
 800ad84:	3301      	adds	r3, #1
 800ad86:	9302      	str	r3, [sp, #8]
 800ad88:	4615      	mov	r5, r2
 800ad8a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800ad8e:	4590      	cmp	r8, r2
 800ad90:	f300 80b8 	bgt.w	800af04 <__kernel_rem_pio2+0x32c>
 800ad94:	f1bb 0f00 	cmp.w	fp, #0
 800ad98:	dd07      	ble.n	800adaa <__kernel_rem_pio2+0x1d2>
 800ad9a:	f1bb 0f01 	cmp.w	fp, #1
 800ad9e:	f000 80bf 	beq.w	800af20 <__kernel_rem_pio2+0x348>
 800ada2:	f1bb 0f02 	cmp.w	fp, #2
 800ada6:	f000 80c6 	beq.w	800af36 <__kernel_rem_pio2+0x35e>
 800adaa:	f1b9 0f02 	cmp.w	r9, #2
 800adae:	d14c      	bne.n	800ae4a <__kernel_rem_pio2+0x272>
 800adb0:	4632      	mov	r2, r6
 800adb2:	463b      	mov	r3, r7
 800adb4:	494e      	ldr	r1, [pc, #312]	@ (800aef0 <__kernel_rem_pio2+0x318>)
 800adb6:	2000      	movs	r0, #0
 800adb8:	f7f5 fa86 	bl	80002c8 <__aeabi_dsub>
 800adbc:	4606      	mov	r6, r0
 800adbe:	460f      	mov	r7, r1
 800adc0:	2d00      	cmp	r5, #0
 800adc2:	d042      	beq.n	800ae4a <__kernel_rem_pio2+0x272>
 800adc4:	4658      	mov	r0, fp
 800adc6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800aee0 <__kernel_rem_pio2+0x308>
 800adca:	f000 fa5d 	bl	800b288 <scalbn>
 800adce:	4630      	mov	r0, r6
 800add0:	4639      	mov	r1, r7
 800add2:	ec53 2b10 	vmov	r2, r3, d0
 800add6:	f7f5 fa77 	bl	80002c8 <__aeabi_dsub>
 800adda:	4606      	mov	r6, r0
 800addc:	460f      	mov	r7, r1
 800adde:	e034      	b.n	800ae4a <__kernel_rem_pio2+0x272>
 800ade0:	4b44      	ldr	r3, [pc, #272]	@ (800aef4 <__kernel_rem_pio2+0x31c>)
 800ade2:	2200      	movs	r2, #0
 800ade4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ade8:	f7f5 fc26 	bl	8000638 <__aeabi_dmul>
 800adec:	f7f5 fed4 	bl	8000b98 <__aeabi_d2iz>
 800adf0:	f7f5 fbb8 	bl	8000564 <__aeabi_i2d>
 800adf4:	4b40      	ldr	r3, [pc, #256]	@ (800aef8 <__kernel_rem_pio2+0x320>)
 800adf6:	2200      	movs	r2, #0
 800adf8:	4606      	mov	r6, r0
 800adfa:	460f      	mov	r7, r1
 800adfc:	f7f5 fc1c 	bl	8000638 <__aeabi_dmul>
 800ae00:	4602      	mov	r2, r0
 800ae02:	460b      	mov	r3, r1
 800ae04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae08:	f7f5 fa5e 	bl	80002c8 <__aeabi_dsub>
 800ae0c:	f7f5 fec4 	bl	8000b98 <__aeabi_d2iz>
 800ae10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae14:	f849 0b04 	str.w	r0, [r9], #4
 800ae18:	4639      	mov	r1, r7
 800ae1a:	4630      	mov	r0, r6
 800ae1c:	f7f5 fa56 	bl	80002cc <__adddf3>
 800ae20:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ae24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ae28:	e75d      	b.n	800ace6 <__kernel_rem_pio2+0x10e>
 800ae2a:	d107      	bne.n	800ae3c <__kernel_rem_pio2+0x264>
 800ae2c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800ae30:	aa0c      	add	r2, sp, #48	@ 0x30
 800ae32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae36:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800ae3a:	e79e      	b.n	800ad7a <__kernel_rem_pio2+0x1a2>
 800ae3c:	4b2f      	ldr	r3, [pc, #188]	@ (800aefc <__kernel_rem_pio2+0x324>)
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f7f5 fe80 	bl	8000b44 <__aeabi_dcmpge>
 800ae44:	2800      	cmp	r0, #0
 800ae46:	d143      	bne.n	800aed0 <__kernel_rem_pio2+0x2f8>
 800ae48:	4681      	mov	r9, r0
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	4630      	mov	r0, r6
 800ae50:	4639      	mov	r1, r7
 800ae52:	f7f5 fe59 	bl	8000b08 <__aeabi_dcmpeq>
 800ae56:	2800      	cmp	r0, #0
 800ae58:	f000 80bf 	beq.w	800afda <__kernel_rem_pio2+0x402>
 800ae5c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800ae60:	2200      	movs	r2, #0
 800ae62:	9900      	ldr	r1, [sp, #0]
 800ae64:	428b      	cmp	r3, r1
 800ae66:	da6e      	bge.n	800af46 <__kernel_rem_pio2+0x36e>
 800ae68:	2a00      	cmp	r2, #0
 800ae6a:	f000 8089 	beq.w	800af80 <__kernel_rem_pio2+0x3a8>
 800ae6e:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ae72:	ab0c      	add	r3, sp, #48	@ 0x30
 800ae74:	f1ab 0b18 	sub.w	fp, fp, #24
 800ae78:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d0f6      	beq.n	800ae6e <__kernel_rem_pio2+0x296>
 800ae80:	4658      	mov	r0, fp
 800ae82:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800aee0 <__kernel_rem_pio2+0x308>
 800ae86:	f000 f9ff 	bl	800b288 <scalbn>
 800ae8a:	f108 0301 	add.w	r3, r8, #1
 800ae8e:	00da      	lsls	r2, r3, #3
 800ae90:	9205      	str	r2, [sp, #20]
 800ae92:	ec55 4b10 	vmov	r4, r5, d0
 800ae96:	aa70      	add	r2, sp, #448	@ 0x1c0
 800ae98:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800aef4 <__kernel_rem_pio2+0x31c>
 800ae9c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800aea0:	4646      	mov	r6, r8
 800aea2:	f04f 0a00 	mov.w	sl, #0
 800aea6:	2e00      	cmp	r6, #0
 800aea8:	f280 80cf 	bge.w	800b04a <__kernel_rem_pio2+0x472>
 800aeac:	4644      	mov	r4, r8
 800aeae:	2c00      	cmp	r4, #0
 800aeb0:	f2c0 80fd 	blt.w	800b0ae <__kernel_rem_pio2+0x4d6>
 800aeb4:	4b12      	ldr	r3, [pc, #72]	@ (800af00 <__kernel_rem_pio2+0x328>)
 800aeb6:	461f      	mov	r7, r3
 800aeb8:	ab70      	add	r3, sp, #448	@ 0x1c0
 800aeba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aebe:	9306      	str	r3, [sp, #24]
 800aec0:	f04f 0a00 	mov.w	sl, #0
 800aec4:	f04f 0b00 	mov.w	fp, #0
 800aec8:	2600      	movs	r6, #0
 800aeca:	eba8 0504 	sub.w	r5, r8, r4
 800aece:	e0e2      	b.n	800b096 <__kernel_rem_pio2+0x4be>
 800aed0:	f04f 0902 	mov.w	r9, #2
 800aed4:	e754      	b.n	800ad80 <__kernel_rem_pio2+0x1a8>
 800aed6:	bf00      	nop
	...
 800aee4:	3ff00000 	.word	0x3ff00000
 800aee8:	0800bac8 	.word	0x0800bac8
 800aeec:	40200000 	.word	0x40200000
 800aef0:	3ff00000 	.word	0x3ff00000
 800aef4:	3e700000 	.word	0x3e700000
 800aef8:	41700000 	.word	0x41700000
 800aefc:	3fe00000 	.word	0x3fe00000
 800af00:	0800ba88 	.word	0x0800ba88
 800af04:	f854 3b04 	ldr.w	r3, [r4], #4
 800af08:	b945      	cbnz	r5, 800af1c <__kernel_rem_pio2+0x344>
 800af0a:	b123      	cbz	r3, 800af16 <__kernel_rem_pio2+0x33e>
 800af0c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800af10:	f844 3c04 	str.w	r3, [r4, #-4]
 800af14:	2301      	movs	r3, #1
 800af16:	3201      	adds	r2, #1
 800af18:	461d      	mov	r5, r3
 800af1a:	e738      	b.n	800ad8e <__kernel_rem_pio2+0x1b6>
 800af1c:	1acb      	subs	r3, r1, r3
 800af1e:	e7f7      	b.n	800af10 <__kernel_rem_pio2+0x338>
 800af20:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800af24:	ab0c      	add	r3, sp, #48	@ 0x30
 800af26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af2a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800af2e:	a90c      	add	r1, sp, #48	@ 0x30
 800af30:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800af34:	e739      	b.n	800adaa <__kernel_rem_pio2+0x1d2>
 800af36:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800af3a:	ab0c      	add	r3, sp, #48	@ 0x30
 800af3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af40:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800af44:	e7f3      	b.n	800af2e <__kernel_rem_pio2+0x356>
 800af46:	a90c      	add	r1, sp, #48	@ 0x30
 800af48:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800af4c:	3b01      	subs	r3, #1
 800af4e:	430a      	orrs	r2, r1
 800af50:	e787      	b.n	800ae62 <__kernel_rem_pio2+0x28a>
 800af52:	3401      	adds	r4, #1
 800af54:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800af58:	2a00      	cmp	r2, #0
 800af5a:	d0fa      	beq.n	800af52 <__kernel_rem_pio2+0x37a>
 800af5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af5e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800af62:	eb0d 0503 	add.w	r5, sp, r3
 800af66:	9b06      	ldr	r3, [sp, #24]
 800af68:	aa20      	add	r2, sp, #128	@ 0x80
 800af6a:	4443      	add	r3, r8
 800af6c:	f108 0701 	add.w	r7, r8, #1
 800af70:	3d98      	subs	r5, #152	@ 0x98
 800af72:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800af76:	4444      	add	r4, r8
 800af78:	42bc      	cmp	r4, r7
 800af7a:	da04      	bge.n	800af86 <__kernel_rem_pio2+0x3ae>
 800af7c:	46a0      	mov	r8, r4
 800af7e:	e6a2      	b.n	800acc6 <__kernel_rem_pio2+0xee>
 800af80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af82:	2401      	movs	r4, #1
 800af84:	e7e6      	b.n	800af54 <__kernel_rem_pio2+0x37c>
 800af86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af88:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800af8c:	f7f5 faea 	bl	8000564 <__aeabi_i2d>
 800af90:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800b258 <__kernel_rem_pio2+0x680>
 800af94:	e8e6 0102 	strd	r0, r1, [r6], #8
 800af98:	ed8d 7b02 	vstr	d7, [sp, #8]
 800af9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800afa0:	46b2      	mov	sl, r6
 800afa2:	f04f 0800 	mov.w	r8, #0
 800afa6:	9b05      	ldr	r3, [sp, #20]
 800afa8:	4598      	cmp	r8, r3
 800afaa:	dd05      	ble.n	800afb8 <__kernel_rem_pio2+0x3e0>
 800afac:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afb0:	3701      	adds	r7, #1
 800afb2:	eca5 7b02 	vstmia	r5!, {d7}
 800afb6:	e7df      	b.n	800af78 <__kernel_rem_pio2+0x3a0>
 800afb8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800afbc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800afc0:	f7f5 fb3a 	bl	8000638 <__aeabi_dmul>
 800afc4:	4602      	mov	r2, r0
 800afc6:	460b      	mov	r3, r1
 800afc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afcc:	f7f5 f97e 	bl	80002cc <__adddf3>
 800afd0:	f108 0801 	add.w	r8, r8, #1
 800afd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afd8:	e7e5      	b.n	800afa6 <__kernel_rem_pio2+0x3ce>
 800afda:	f1cb 0000 	rsb	r0, fp, #0
 800afde:	ec47 6b10 	vmov	d0, r6, r7
 800afe2:	f000 f951 	bl	800b288 <scalbn>
 800afe6:	ec55 4b10 	vmov	r4, r5, d0
 800afea:	4b9d      	ldr	r3, [pc, #628]	@ (800b260 <__kernel_rem_pio2+0x688>)
 800afec:	2200      	movs	r2, #0
 800afee:	4620      	mov	r0, r4
 800aff0:	4629      	mov	r1, r5
 800aff2:	f7f5 fda7 	bl	8000b44 <__aeabi_dcmpge>
 800aff6:	b300      	cbz	r0, 800b03a <__kernel_rem_pio2+0x462>
 800aff8:	4b9a      	ldr	r3, [pc, #616]	@ (800b264 <__kernel_rem_pio2+0x68c>)
 800affa:	2200      	movs	r2, #0
 800affc:	4620      	mov	r0, r4
 800affe:	4629      	mov	r1, r5
 800b000:	f7f5 fb1a 	bl	8000638 <__aeabi_dmul>
 800b004:	f7f5 fdc8 	bl	8000b98 <__aeabi_d2iz>
 800b008:	4606      	mov	r6, r0
 800b00a:	f7f5 faab 	bl	8000564 <__aeabi_i2d>
 800b00e:	4b94      	ldr	r3, [pc, #592]	@ (800b260 <__kernel_rem_pio2+0x688>)
 800b010:	2200      	movs	r2, #0
 800b012:	f7f5 fb11 	bl	8000638 <__aeabi_dmul>
 800b016:	460b      	mov	r3, r1
 800b018:	4602      	mov	r2, r0
 800b01a:	4629      	mov	r1, r5
 800b01c:	4620      	mov	r0, r4
 800b01e:	f7f5 f953 	bl	80002c8 <__aeabi_dsub>
 800b022:	f7f5 fdb9 	bl	8000b98 <__aeabi_d2iz>
 800b026:	ab0c      	add	r3, sp, #48	@ 0x30
 800b028:	f10b 0b18 	add.w	fp, fp, #24
 800b02c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b030:	f108 0801 	add.w	r8, r8, #1
 800b034:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800b038:	e722      	b.n	800ae80 <__kernel_rem_pio2+0x2a8>
 800b03a:	4620      	mov	r0, r4
 800b03c:	4629      	mov	r1, r5
 800b03e:	f7f5 fdab 	bl	8000b98 <__aeabi_d2iz>
 800b042:	ab0c      	add	r3, sp, #48	@ 0x30
 800b044:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b048:	e71a      	b.n	800ae80 <__kernel_rem_pio2+0x2a8>
 800b04a:	ab0c      	add	r3, sp, #48	@ 0x30
 800b04c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b050:	f7f5 fa88 	bl	8000564 <__aeabi_i2d>
 800b054:	4622      	mov	r2, r4
 800b056:	462b      	mov	r3, r5
 800b058:	f7f5 faee 	bl	8000638 <__aeabi_dmul>
 800b05c:	4652      	mov	r2, sl
 800b05e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800b062:	465b      	mov	r3, fp
 800b064:	4620      	mov	r0, r4
 800b066:	4629      	mov	r1, r5
 800b068:	f7f5 fae6 	bl	8000638 <__aeabi_dmul>
 800b06c:	3e01      	subs	r6, #1
 800b06e:	4604      	mov	r4, r0
 800b070:	460d      	mov	r5, r1
 800b072:	e718      	b.n	800aea6 <__kernel_rem_pio2+0x2ce>
 800b074:	9906      	ldr	r1, [sp, #24]
 800b076:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800b07a:	9106      	str	r1, [sp, #24]
 800b07c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800b080:	f7f5 fada 	bl	8000638 <__aeabi_dmul>
 800b084:	4602      	mov	r2, r0
 800b086:	460b      	mov	r3, r1
 800b088:	4650      	mov	r0, sl
 800b08a:	4659      	mov	r1, fp
 800b08c:	f7f5 f91e 	bl	80002cc <__adddf3>
 800b090:	3601      	adds	r6, #1
 800b092:	4682      	mov	sl, r0
 800b094:	468b      	mov	fp, r1
 800b096:	9b00      	ldr	r3, [sp, #0]
 800b098:	429e      	cmp	r6, r3
 800b09a:	dc01      	bgt.n	800b0a0 <__kernel_rem_pio2+0x4c8>
 800b09c:	42b5      	cmp	r5, r6
 800b09e:	dae9      	bge.n	800b074 <__kernel_rem_pio2+0x49c>
 800b0a0:	ab48      	add	r3, sp, #288	@ 0x120
 800b0a2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b0a6:	e9c5 ab00 	strd	sl, fp, [r5]
 800b0aa:	3c01      	subs	r4, #1
 800b0ac:	e6ff      	b.n	800aeae <__kernel_rem_pio2+0x2d6>
 800b0ae:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b0b0:	2b02      	cmp	r3, #2
 800b0b2:	dc0b      	bgt.n	800b0cc <__kernel_rem_pio2+0x4f4>
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	dc39      	bgt.n	800b12c <__kernel_rem_pio2+0x554>
 800b0b8:	d05d      	beq.n	800b176 <__kernel_rem_pio2+0x59e>
 800b0ba:	9b02      	ldr	r3, [sp, #8]
 800b0bc:	f003 0007 	and.w	r0, r3, #7
 800b0c0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800b0c4:	ecbd 8b02 	vpop	{d8}
 800b0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0cc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b0ce:	2b03      	cmp	r3, #3
 800b0d0:	d1f3      	bne.n	800b0ba <__kernel_rem_pio2+0x4e2>
 800b0d2:	9b05      	ldr	r3, [sp, #20]
 800b0d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b0d8:	eb0d 0403 	add.w	r4, sp, r3
 800b0dc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800b0e0:	4625      	mov	r5, r4
 800b0e2:	46c2      	mov	sl, r8
 800b0e4:	f1ba 0f00 	cmp.w	sl, #0
 800b0e8:	f1a5 0508 	sub.w	r5, r5, #8
 800b0ec:	dc6b      	bgt.n	800b1c6 <__kernel_rem_pio2+0x5ee>
 800b0ee:	4645      	mov	r5, r8
 800b0f0:	2d01      	cmp	r5, #1
 800b0f2:	f1a4 0408 	sub.w	r4, r4, #8
 800b0f6:	f300 8087 	bgt.w	800b208 <__kernel_rem_pio2+0x630>
 800b0fa:	9c05      	ldr	r4, [sp, #20]
 800b0fc:	ab48      	add	r3, sp, #288	@ 0x120
 800b0fe:	441c      	add	r4, r3
 800b100:	2000      	movs	r0, #0
 800b102:	2100      	movs	r1, #0
 800b104:	f1b8 0f01 	cmp.w	r8, #1
 800b108:	f300 809c 	bgt.w	800b244 <__kernel_rem_pio2+0x66c>
 800b10c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800b110:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800b114:	f1b9 0f00 	cmp.w	r9, #0
 800b118:	f040 80a6 	bne.w	800b268 <__kernel_rem_pio2+0x690>
 800b11c:	9b04      	ldr	r3, [sp, #16]
 800b11e:	e9c3 7800 	strd	r7, r8, [r3]
 800b122:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b126:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b12a:	e7c6      	b.n	800b0ba <__kernel_rem_pio2+0x4e2>
 800b12c:	9d05      	ldr	r5, [sp, #20]
 800b12e:	ab48      	add	r3, sp, #288	@ 0x120
 800b130:	441d      	add	r5, r3
 800b132:	4644      	mov	r4, r8
 800b134:	2000      	movs	r0, #0
 800b136:	2100      	movs	r1, #0
 800b138:	2c00      	cmp	r4, #0
 800b13a:	da35      	bge.n	800b1a8 <__kernel_rem_pio2+0x5d0>
 800b13c:	f1b9 0f00 	cmp.w	r9, #0
 800b140:	d038      	beq.n	800b1b4 <__kernel_rem_pio2+0x5dc>
 800b142:	4602      	mov	r2, r0
 800b144:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b148:	9c04      	ldr	r4, [sp, #16]
 800b14a:	e9c4 2300 	strd	r2, r3, [r4]
 800b14e:	4602      	mov	r2, r0
 800b150:	460b      	mov	r3, r1
 800b152:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800b156:	f7f5 f8b7 	bl	80002c8 <__aeabi_dsub>
 800b15a:	ad4a      	add	r5, sp, #296	@ 0x128
 800b15c:	2401      	movs	r4, #1
 800b15e:	45a0      	cmp	r8, r4
 800b160:	da2b      	bge.n	800b1ba <__kernel_rem_pio2+0x5e2>
 800b162:	f1b9 0f00 	cmp.w	r9, #0
 800b166:	d002      	beq.n	800b16e <__kernel_rem_pio2+0x596>
 800b168:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b16c:	4619      	mov	r1, r3
 800b16e:	9b04      	ldr	r3, [sp, #16]
 800b170:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b174:	e7a1      	b.n	800b0ba <__kernel_rem_pio2+0x4e2>
 800b176:	9c05      	ldr	r4, [sp, #20]
 800b178:	ab48      	add	r3, sp, #288	@ 0x120
 800b17a:	441c      	add	r4, r3
 800b17c:	2000      	movs	r0, #0
 800b17e:	2100      	movs	r1, #0
 800b180:	f1b8 0f00 	cmp.w	r8, #0
 800b184:	da09      	bge.n	800b19a <__kernel_rem_pio2+0x5c2>
 800b186:	f1b9 0f00 	cmp.w	r9, #0
 800b18a:	d002      	beq.n	800b192 <__kernel_rem_pio2+0x5ba>
 800b18c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b190:	4619      	mov	r1, r3
 800b192:	9b04      	ldr	r3, [sp, #16]
 800b194:	e9c3 0100 	strd	r0, r1, [r3]
 800b198:	e78f      	b.n	800b0ba <__kernel_rem_pio2+0x4e2>
 800b19a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b19e:	f7f5 f895 	bl	80002cc <__adddf3>
 800b1a2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b1a6:	e7eb      	b.n	800b180 <__kernel_rem_pio2+0x5a8>
 800b1a8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b1ac:	f7f5 f88e 	bl	80002cc <__adddf3>
 800b1b0:	3c01      	subs	r4, #1
 800b1b2:	e7c1      	b.n	800b138 <__kernel_rem_pio2+0x560>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	e7c6      	b.n	800b148 <__kernel_rem_pio2+0x570>
 800b1ba:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800b1be:	f7f5 f885 	bl	80002cc <__adddf3>
 800b1c2:	3401      	adds	r4, #1
 800b1c4:	e7cb      	b.n	800b15e <__kernel_rem_pio2+0x586>
 800b1c6:	ed95 7b00 	vldr	d7, [r5]
 800b1ca:	ed8d 7b00 	vstr	d7, [sp]
 800b1ce:	ed95 7b02 	vldr	d7, [r5, #8]
 800b1d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1d6:	ec53 2b17 	vmov	r2, r3, d7
 800b1da:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b1de:	f7f5 f875 	bl	80002cc <__adddf3>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	460b      	mov	r3, r1
 800b1e6:	4606      	mov	r6, r0
 800b1e8:	460f      	mov	r7, r1
 800b1ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1ee:	f7f5 f86b 	bl	80002c8 <__aeabi_dsub>
 800b1f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1f6:	f7f5 f869 	bl	80002cc <__adddf3>
 800b1fa:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b1fe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800b202:	e9c5 6700 	strd	r6, r7, [r5]
 800b206:	e76d      	b.n	800b0e4 <__kernel_rem_pio2+0x50c>
 800b208:	ed94 7b00 	vldr	d7, [r4]
 800b20c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800b210:	ec51 0b17 	vmov	r0, r1, d7
 800b214:	4652      	mov	r2, sl
 800b216:	465b      	mov	r3, fp
 800b218:	ed8d 7b00 	vstr	d7, [sp]
 800b21c:	f7f5 f856 	bl	80002cc <__adddf3>
 800b220:	4602      	mov	r2, r0
 800b222:	460b      	mov	r3, r1
 800b224:	4606      	mov	r6, r0
 800b226:	460f      	mov	r7, r1
 800b228:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b22c:	f7f5 f84c 	bl	80002c8 <__aeabi_dsub>
 800b230:	4652      	mov	r2, sl
 800b232:	465b      	mov	r3, fp
 800b234:	f7f5 f84a 	bl	80002cc <__adddf3>
 800b238:	3d01      	subs	r5, #1
 800b23a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b23e:	e9c4 6700 	strd	r6, r7, [r4]
 800b242:	e755      	b.n	800b0f0 <__kernel_rem_pio2+0x518>
 800b244:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b248:	f7f5 f840 	bl	80002cc <__adddf3>
 800b24c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b250:	e758      	b.n	800b104 <__kernel_rem_pio2+0x52c>
 800b252:	bf00      	nop
 800b254:	f3af 8000 	nop.w
	...
 800b260:	41700000 	.word	0x41700000
 800b264:	3e700000 	.word	0x3e700000
 800b268:	9b04      	ldr	r3, [sp, #16]
 800b26a:	9a04      	ldr	r2, [sp, #16]
 800b26c:	601f      	str	r7, [r3, #0]
 800b26e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800b272:	605c      	str	r4, [r3, #4]
 800b274:	609d      	str	r5, [r3, #8]
 800b276:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b27a:	60d3      	str	r3, [r2, #12]
 800b27c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b280:	6110      	str	r0, [r2, #16]
 800b282:	6153      	str	r3, [r2, #20]
 800b284:	e719      	b.n	800b0ba <__kernel_rem_pio2+0x4e2>
 800b286:	bf00      	nop

0800b288 <scalbn>:
 800b288:	b570      	push	{r4, r5, r6, lr}
 800b28a:	ec55 4b10 	vmov	r4, r5, d0
 800b28e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b292:	4606      	mov	r6, r0
 800b294:	462b      	mov	r3, r5
 800b296:	b991      	cbnz	r1, 800b2be <scalbn+0x36>
 800b298:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b29c:	4323      	orrs	r3, r4
 800b29e:	d03d      	beq.n	800b31c <scalbn+0x94>
 800b2a0:	4b35      	ldr	r3, [pc, #212]	@ (800b378 <scalbn+0xf0>)
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	f7f5 f9c6 	bl	8000638 <__aeabi_dmul>
 800b2ac:	4b33      	ldr	r3, [pc, #204]	@ (800b37c <scalbn+0xf4>)
 800b2ae:	429e      	cmp	r6, r3
 800b2b0:	4604      	mov	r4, r0
 800b2b2:	460d      	mov	r5, r1
 800b2b4:	da0f      	bge.n	800b2d6 <scalbn+0x4e>
 800b2b6:	a328      	add	r3, pc, #160	@ (adr r3, 800b358 <scalbn+0xd0>)
 800b2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2bc:	e01e      	b.n	800b2fc <scalbn+0x74>
 800b2be:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b2c2:	4291      	cmp	r1, r2
 800b2c4:	d10b      	bne.n	800b2de <scalbn+0x56>
 800b2c6:	4622      	mov	r2, r4
 800b2c8:	4620      	mov	r0, r4
 800b2ca:	4629      	mov	r1, r5
 800b2cc:	f7f4 fffe 	bl	80002cc <__adddf3>
 800b2d0:	4604      	mov	r4, r0
 800b2d2:	460d      	mov	r5, r1
 800b2d4:	e022      	b.n	800b31c <scalbn+0x94>
 800b2d6:	460b      	mov	r3, r1
 800b2d8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b2dc:	3936      	subs	r1, #54	@ 0x36
 800b2de:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b2e2:	4296      	cmp	r6, r2
 800b2e4:	dd0d      	ble.n	800b302 <scalbn+0x7a>
 800b2e6:	2d00      	cmp	r5, #0
 800b2e8:	a11d      	add	r1, pc, #116	@ (adr r1, 800b360 <scalbn+0xd8>)
 800b2ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2ee:	da02      	bge.n	800b2f6 <scalbn+0x6e>
 800b2f0:	a11d      	add	r1, pc, #116	@ (adr r1, 800b368 <scalbn+0xe0>)
 800b2f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2f6:	a31a      	add	r3, pc, #104	@ (adr r3, 800b360 <scalbn+0xd8>)
 800b2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fc:	f7f5 f99c 	bl	8000638 <__aeabi_dmul>
 800b300:	e7e6      	b.n	800b2d0 <scalbn+0x48>
 800b302:	1872      	adds	r2, r6, r1
 800b304:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b308:	428a      	cmp	r2, r1
 800b30a:	dcec      	bgt.n	800b2e6 <scalbn+0x5e>
 800b30c:	2a00      	cmp	r2, #0
 800b30e:	dd08      	ble.n	800b322 <scalbn+0x9a>
 800b310:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b314:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b318:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b31c:	ec45 4b10 	vmov	d0, r4, r5
 800b320:	bd70      	pop	{r4, r5, r6, pc}
 800b322:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b326:	da08      	bge.n	800b33a <scalbn+0xb2>
 800b328:	2d00      	cmp	r5, #0
 800b32a:	a10b      	add	r1, pc, #44	@ (adr r1, 800b358 <scalbn+0xd0>)
 800b32c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b330:	dac1      	bge.n	800b2b6 <scalbn+0x2e>
 800b332:	a10f      	add	r1, pc, #60	@ (adr r1, 800b370 <scalbn+0xe8>)
 800b334:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b338:	e7bd      	b.n	800b2b6 <scalbn+0x2e>
 800b33a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b33e:	3236      	adds	r2, #54	@ 0x36
 800b340:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b344:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b348:	4620      	mov	r0, r4
 800b34a:	4b0d      	ldr	r3, [pc, #52]	@ (800b380 <scalbn+0xf8>)
 800b34c:	4629      	mov	r1, r5
 800b34e:	2200      	movs	r2, #0
 800b350:	e7d4      	b.n	800b2fc <scalbn+0x74>
 800b352:	bf00      	nop
 800b354:	f3af 8000 	nop.w
 800b358:	c2f8f359 	.word	0xc2f8f359
 800b35c:	01a56e1f 	.word	0x01a56e1f
 800b360:	8800759c 	.word	0x8800759c
 800b364:	7e37e43c 	.word	0x7e37e43c
 800b368:	8800759c 	.word	0x8800759c
 800b36c:	fe37e43c 	.word	0xfe37e43c
 800b370:	c2f8f359 	.word	0xc2f8f359
 800b374:	81a56e1f 	.word	0x81a56e1f
 800b378:	43500000 	.word	0x43500000
 800b37c:	ffff3cb0 	.word	0xffff3cb0
 800b380:	3c900000 	.word	0x3c900000
 800b384:	00000000 	.word	0x00000000

0800b388 <floor>:
 800b388:	ec51 0b10 	vmov	r0, r1, d0
 800b38c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b394:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800b398:	2e13      	cmp	r6, #19
 800b39a:	460c      	mov	r4, r1
 800b39c:	4605      	mov	r5, r0
 800b39e:	4680      	mov	r8, r0
 800b3a0:	dc34      	bgt.n	800b40c <floor+0x84>
 800b3a2:	2e00      	cmp	r6, #0
 800b3a4:	da17      	bge.n	800b3d6 <floor+0x4e>
 800b3a6:	a332      	add	r3, pc, #200	@ (adr r3, 800b470 <floor+0xe8>)
 800b3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ac:	f7f4 ff8e 	bl	80002cc <__adddf3>
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	f7f5 fbd0 	bl	8000b58 <__aeabi_dcmpgt>
 800b3b8:	b150      	cbz	r0, 800b3d0 <floor+0x48>
 800b3ba:	2c00      	cmp	r4, #0
 800b3bc:	da55      	bge.n	800b46a <floor+0xe2>
 800b3be:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800b3c2:	432c      	orrs	r4, r5
 800b3c4:	2500      	movs	r5, #0
 800b3c6:	42ac      	cmp	r4, r5
 800b3c8:	4c2b      	ldr	r4, [pc, #172]	@ (800b478 <floor+0xf0>)
 800b3ca:	bf08      	it	eq
 800b3cc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800b3d0:	4621      	mov	r1, r4
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	e023      	b.n	800b41e <floor+0x96>
 800b3d6:	4f29      	ldr	r7, [pc, #164]	@ (800b47c <floor+0xf4>)
 800b3d8:	4137      	asrs	r7, r6
 800b3da:	ea01 0307 	and.w	r3, r1, r7
 800b3de:	4303      	orrs	r3, r0
 800b3e0:	d01d      	beq.n	800b41e <floor+0x96>
 800b3e2:	a323      	add	r3, pc, #140	@ (adr r3, 800b470 <floor+0xe8>)
 800b3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e8:	f7f4 ff70 	bl	80002cc <__adddf3>
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	f7f5 fbb2 	bl	8000b58 <__aeabi_dcmpgt>
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	d0eb      	beq.n	800b3d0 <floor+0x48>
 800b3f8:	2c00      	cmp	r4, #0
 800b3fa:	bfbe      	ittt	lt
 800b3fc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800b400:	4133      	asrlt	r3, r6
 800b402:	18e4      	addlt	r4, r4, r3
 800b404:	ea24 0407 	bic.w	r4, r4, r7
 800b408:	2500      	movs	r5, #0
 800b40a:	e7e1      	b.n	800b3d0 <floor+0x48>
 800b40c:	2e33      	cmp	r6, #51	@ 0x33
 800b40e:	dd0a      	ble.n	800b426 <floor+0x9e>
 800b410:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800b414:	d103      	bne.n	800b41e <floor+0x96>
 800b416:	4602      	mov	r2, r0
 800b418:	460b      	mov	r3, r1
 800b41a:	f7f4 ff57 	bl	80002cc <__adddf3>
 800b41e:	ec41 0b10 	vmov	d0, r0, r1
 800b422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b426:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800b42a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b42e:	40df      	lsrs	r7, r3
 800b430:	4207      	tst	r7, r0
 800b432:	d0f4      	beq.n	800b41e <floor+0x96>
 800b434:	a30e      	add	r3, pc, #56	@ (adr r3, 800b470 <floor+0xe8>)
 800b436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b43a:	f7f4 ff47 	bl	80002cc <__adddf3>
 800b43e:	2200      	movs	r2, #0
 800b440:	2300      	movs	r3, #0
 800b442:	f7f5 fb89 	bl	8000b58 <__aeabi_dcmpgt>
 800b446:	2800      	cmp	r0, #0
 800b448:	d0c2      	beq.n	800b3d0 <floor+0x48>
 800b44a:	2c00      	cmp	r4, #0
 800b44c:	da0a      	bge.n	800b464 <floor+0xdc>
 800b44e:	2e14      	cmp	r6, #20
 800b450:	d101      	bne.n	800b456 <floor+0xce>
 800b452:	3401      	adds	r4, #1
 800b454:	e006      	b.n	800b464 <floor+0xdc>
 800b456:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800b45a:	2301      	movs	r3, #1
 800b45c:	40b3      	lsls	r3, r6
 800b45e:	441d      	add	r5, r3
 800b460:	4545      	cmp	r5, r8
 800b462:	d3f6      	bcc.n	800b452 <floor+0xca>
 800b464:	ea25 0507 	bic.w	r5, r5, r7
 800b468:	e7b2      	b.n	800b3d0 <floor+0x48>
 800b46a:	2500      	movs	r5, #0
 800b46c:	462c      	mov	r4, r5
 800b46e:	e7af      	b.n	800b3d0 <floor+0x48>
 800b470:	8800759c 	.word	0x8800759c
 800b474:	7e37e43c 	.word	0x7e37e43c
 800b478:	bff00000 	.word	0xbff00000
 800b47c:	000fffff 	.word	0x000fffff

0800b480 <_init>:
 800b480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b482:	bf00      	nop
 800b484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b486:	bc08      	pop	{r3}
 800b488:	469e      	mov	lr, r3
 800b48a:	4770      	bx	lr

0800b48c <_fini>:
 800b48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48e:	bf00      	nop
 800b490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b492:	bc08      	pop	{r3}
 800b494:	469e      	mov	lr, r3
 800b496:	4770      	bx	lr
