
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_ram_2p_async_adv.sv Cov: 62% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Dual-port SRAM Wrapper</pre>
<pre style="margin:0; padding:0 ">   6: //   This module to connect SRAM interface to actual SRAM interface</pre>
<pre style="margin:0; padding:0 ">   7: //   At this time, it doesn't utilize ECC or any pipeline.</pre>
<pre style="margin:0; padding:0 ">   8: //   This module stays to include any additional calculation logic later on.</pre>
<pre style="margin:0; padding:0 ">   9: //   Instantiating SRAM is up to the top design to remove process dependency.</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11: // Parameter</pre>
<pre style="margin:0; padding:0 ">  12: //   EnableECC:</pre>
<pre style="margin:0; padding:0 ">  13: //   EnableParity:</pre>
<pre style="margin:0; padding:0 ">  14: //   EnableInputPipeline:</pre>
<pre style="margin:0; padding:0 ">  15: //   EnableOutputPipeline:</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: module prim_ram_2p_async_adv #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   parameter int Depth = 512,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   parameter int Width = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   parameter int CfgW = 8,     // WTC, RTC, etc</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:   // Configurations</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   parameter bit EnableECC            = 0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   parameter bit EnableParity         = 0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   parameter bit EnableInputPipeline  = 0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   parameter bit EnableOutputPipeline = 0,</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   parameter MemT = "REGISTER", // can be "REGISTER" or "SRAM"</pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:   // Do not touch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   parameter int SramAw = $clog2(Depth)</pre>
<pre style="margin:0; padding:0 ">  32: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   input clk_a_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   input clk_b_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   input rst_a_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   input rst_b_ni,</pre>
<pre style="margin:0; padding:0 ">  37: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   input                     a_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   input                     a_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   input        [SramAw-1:0] a_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   input        [Width-1:0]  a_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   output logic              a_rvalid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   output logic [Width-1:0]  a_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   output logic [1:0]        a_rerror_o,</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   input                     b_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   input                     b_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   input        [SramAw-1:0] b_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   input        [Width-1:0]  b_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   output logic              b_rvalid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   output logic [Width-1:0]  b_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   output logic [1:0]        b_rerror_o, // Bit1: Uncorrectable, Bit0: Correctable</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54:   // config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:   input [CfgW-1:0] cfg_i</pre>
<pre style="margin:0; padding:0 ">  56: );</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="margin:0; padding:0 ">  58:   // Calculate ECC width</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   localparam int ParWidth  = (EnableParity) ? 1 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:                              (!EnableECC)   ? 0 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:                              (Width <=   4) ? 4 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:                              (Width <=  11) ? 5 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:                              (Width <=  26) ? 6 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:                              (Width <=  57) ? 7 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:                              (Width <= 120) ? 8 : 8 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   localparam int TotalWidth = Width + ParWidth;</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:   logic                  a_req_q,    a_req_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   logic                  a_write_q,  a_write_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:   logic [SramAw-1:0]     a_addr_q,   a_addr_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:   logic [TotalWidth-1:0] a_wdata_q,  a_wdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   logic                  a_rvalid_q, a_rvalid_d, a_rvalid_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:   logic [TotalWidth-1:0] a_rdata_d, a_rdata_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic [Width-1:0]      a_rdata_q ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic [1:0]            a_rerror_q, a_rerror_d ;</pre>
<pre style="margin:0; padding:0 ">  76: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic                  b_req_q,    b_req_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic                  b_write_q,  b_write_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic [SramAw-1:0]     b_addr_q,   b_addr_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic [TotalWidth-1:0] b_wdata_q,  b_wdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic                  b_rvalid_q, b_rvalid_d, b_rvalid_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic [TotalWidth-1:0] b_rdata_d, b_rdata_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic [Width-1:0]      b_rdata_q ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic [1:0]            b_rerror_q, b_rerror_d ;</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre id="id86" style="background-color: #FFB6C1; margin:0; padding:0 ">  86:   if (MemT == "REGISTER") begin : gen_regmem</pre>
<pre id="id87" style="background-color: #FFB6C1; margin:0; padding:0 ">  87:     prim_ram_2p #(</pre>
<pre id="id88" style="background-color: #FFB6C1; margin:0; padding:0 ">  88:       .Width (TotalWidth),</pre>
<pre id="id89" style="background-color: #FFB6C1; margin:0; padding:0 ">  89:       .Depth (Depth),</pre>
<pre style="margin:0; padding:0 ">  90:       // force register implementation for all targets</pre>
<pre id="id91" style="background-color: #FFB6C1; margin:0; padding:0 ">  91:       .Impl(prim_pkg::ImplGeneric)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:     ) u_mem (</pre>
<pre id="id93" style="background-color: #FFB6C1; margin:0; padding:0 ">  93:       .clk_a_i    (clk_a_i),</pre>
<pre id="id94" style="background-color: #FFB6C1; margin:0; padding:0 ">  94:       .clk_b_i    (clk_b_i),</pre>
<pre style="margin:0; padding:0 ">  95: </pre>
<pre id="id96" style="background-color: #FFB6C1; margin:0; padding:0 ">  96:       .a_req_i    (a_req_q),</pre>
<pre id="id97" style="background-color: #FFB6C1; margin:0; padding:0 ">  97:       .a_write_i  (a_write_q),</pre>
<pre id="id98" style="background-color: #FFB6C1; margin:0; padding:0 ">  98:       .a_addr_i   (a_addr_q),</pre>
<pre id="id99" style="background-color: #FFB6C1; margin:0; padding:0 ">  99:       .a_wdata_i  (a_wdata_q),</pre>
<pre id="id100" style="background-color: #FFB6C1; margin:0; padding:0 "> 100:       .a_rdata_o  (a_rdata_sram),</pre>
<pre style="margin:0; padding:0 "> 101: </pre>
<pre id="id102" style="background-color: #FFB6C1; margin:0; padding:0 "> 102:       .b_req_i    (b_req_q),</pre>
<pre id="id103" style="background-color: #FFB6C1; margin:0; padding:0 "> 103:       .b_write_i  (b_write_q),</pre>
<pre id="id104" style="background-color: #FFB6C1; margin:0; padding:0 "> 104:       .b_addr_i   (b_addr_q),</pre>
<pre id="id105" style="background-color: #FFB6C1; margin:0; padding:0 "> 105:       .b_wdata_i  (b_wdata_q),</pre>
<pre id="id106" style="background-color: #FFB6C1; margin:0; padding:0 "> 106:       .b_rdata_o  (b_rdata_sram)</pre>
<pre style="margin:0; padding:0 "> 107:     );</pre>
<pre style="margin:0; padding:0 "> 108:   // end else if (TotalWidth == aa && Depth == yy) begin</pre>
<pre id="id109" style="background-color: #FFB6C1; margin:0; padding:0 "> 109:   end else if (MemT == "SRAM") begin : gen_srammem</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     prim_ram_2p #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:       .Width (TotalWidth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:       .Depth (Depth)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:     ) u_mem (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:       .clk_a_i    (clk_a_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:       .clk_b_i    (clk_b_i),</pre>
<pre style="margin:0; padding:0 "> 116: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:       .a_req_i    (a_req_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:       .a_write_i  (a_write_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:       .a_addr_i   (a_addr_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:       .a_wdata_i  (a_wdata_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:       .a_rdata_o  (a_rdata_sram),</pre>
<pre style="margin:0; padding:0 "> 122: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:       .b_req_i    (b_req_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:       .b_write_i  (b_write_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:       .b_addr_i   (b_addr_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:       .b_wdata_i  (b_wdata_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:       .b_rdata_o  (b_rdata_sram)</pre>
<pre style="margin:0; padding:0 "> 128:     );</pre>
<pre style="margin:0; padding:0 "> 129:   end</pre>
<pre style="margin:0; padding:0 "> 130: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   always_ff @(posedge clk_a_i or negedge rst_a_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:     if (!rst_a_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:       a_rvalid_sram <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:       a_rvalid_sram <= a_req_q & ~a_write_q;</pre>
<pre style="margin:0; padding:0 "> 136:     end</pre>
<pre style="margin:0; padding:0 "> 137:   end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   always_ff @(posedge clk_b_i or negedge rst_b_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:     if (!rst_b_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:       b_rvalid_sram <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:       b_rvalid_sram <= b_req_q & ~b_write_q;</pre>
<pre style="margin:0; padding:0 "> 143:     end</pre>
<pre style="margin:0; padding:0 "> 144:   end</pre>
<pre style="margin:0; padding:0 "> 145: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   assign a_req_d              = a_req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   assign a_write_d            = a_write_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   assign a_addr_d             = a_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   assign a_rvalid_o           = a_rvalid_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   assign a_rdata_o            = a_rdata_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   assign a_rerror_o           = a_rerror_q;</pre>
<pre style="margin:0; padding:0 "> 152: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   assign b_req_d              = b_req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   assign b_write_d            = b_write_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   assign b_addr_d             = b_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   assign b_rvalid_o           = b_rvalid_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   assign b_rdata_o            = b_rdata_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   assign b_rerror_o           = b_rerror_q;</pre>
<pre style="margin:0; padding:0 "> 159: </pre>
<pre style="margin:0; padding:0 "> 160:   // TODO: Parity Logic</pre>
<pre style="margin:0; padding:0 "> 161:   `ASSERT_INIT(ParityNotYetSupported_A, EnableParity == 0)</pre>
<pre style="margin:0; padding:0 "> 162: </pre>
<pre id="id163" style="background-color: #FFB6C1; margin:0; padding:0 "> 163:   if (EnableParity == 0 && EnableECC) begin : gen_secded</pre>
<pre style="margin:0; padding:0 "> 164: </pre>
<pre style="margin:0; padding:0 "> 165:     // check supported widths</pre>
<pre style="margin:0; padding:0 "> 166:     `ASSERT_INIT(SecDecWidth_A, Width inside {32})</pre>
<pre style="margin:0; padding:0 "> 167: </pre>
<pre id="id168" style="background-color: #FFB6C1; margin:0; padding:0 "> 168:     if (Width == 32) begin : gen_secded_39_32</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:       prim_secded_39_32_enc u_enc_a (.in(a_wdata_i), .out(a_wdata_d));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:       prim_secded_39_32_dec u_dec_a (</pre>
<pre id="id171" style="background-color: #FFB6C1; margin:0; padding:0 "> 171:         .in         (a_rdata_sram),</pre>
<pre id="id172" style="background-color: #FFB6C1; margin:0; padding:0 "> 172:         .d_o        (a_rdata_d[0+:Width]),</pre>
<pre id="id173" style="background-color: #FFB6C1; margin:0; padding:0 "> 173:         .syndrome_o (a_rdata_d[Width+:ParWidth]),</pre>
<pre id="id174" style="background-color: #FFB6C1; margin:0; padding:0 "> 174:         .err_o      (a_rerror_d)</pre>
<pre style="margin:0; padding:0 "> 175:       );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:       prim_secded_39_32_enc u_enc_b (.in(b_wdata_i), .out(b_wdata_d));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:       prim_secded_39_32_dec u_dec_b (</pre>
<pre id="id178" style="background-color: #FFB6C1; margin:0; padding:0 "> 178:         .in         (b_rdata_sram),</pre>
<pre id="id179" style="background-color: #FFB6C1; margin:0; padding:0 "> 179:         .d_o        (b_rdata_d[0+:Width]),</pre>
<pre id="id180" style="background-color: #FFB6C1; margin:0; padding:0 "> 180:         .syndrome_o (b_rdata_d[Width+:ParWidth]),</pre>
<pre id="id181" style="background-color: #FFB6C1; margin:0; padding:0 "> 181:         .err_o      (b_rerror_d)</pre>
<pre style="margin:0; padding:0 "> 182:       );</pre>
<pre id="id183" style="background-color: #FFB6C1; margin:0; padding:0 "> 183:       assign a_rvalid_d = a_rvalid_sram;</pre>
<pre id="id184" style="background-color: #FFB6C1; margin:0; padding:0 "> 184:       assign b_rvalid_d = b_rvalid_sram;</pre>
<pre style="margin:0; padding:0 "> 185:     end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   end else begin : gen_nosecded</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:     assign a_wdata_d[0+:Width] = a_wdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:     assign b_wdata_d[0+:Width] = b_wdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:     assign a_rdata_d[0+:Width] = a_rdata_sram;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:     assign b_rdata_d[0+:Width] = b_rdata_sram;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:     assign a_rvalid_d = a_rvalid_sram;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:     assign b_rvalid_d = b_rvalid_sram;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:     assign a_rerror_d = 2'b00;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:     assign b_rerror_d = 2'b00;</pre>
<pre style="margin:0; padding:0 "> 195:   end</pre>
<pre style="margin:0; padding:0 "> 196: </pre>
<pre id="id197" style="background-color: #FFB6C1; margin:0; padding:0 "> 197:   if (EnableInputPipeline) begin : gen_regslice_input</pre>
<pre style="margin:0; padding:0 "> 198:     // Put the register slices between ECC encoding to SRAM port</pre>
<pre id="id199" style="background-color: #FFB6C1; margin:0; padding:0 "> 199:     always_ff @(posedge clk_a_i or negedge rst_a_ni) begin</pre>
<pre id="id200" style="background-color: #FFB6C1; margin:0; padding:0 "> 200:       if (!rst_a_ni) begin</pre>
<pre id="id201" style="background-color: #FFB6C1; margin:0; padding:0 "> 201:         a_req_q   <= '0;</pre>
<pre id="id202" style="background-color: #FFB6C1; margin:0; padding:0 "> 202:         a_write_q <= '0;</pre>
<pre id="id203" style="background-color: #FFB6C1; margin:0; padding:0 "> 203:         a_addr_q  <= '0;</pre>
<pre id="id204" style="background-color: #FFB6C1; margin:0; padding:0 "> 204:         a_wdata_q <= '0;</pre>
<pre id="id205" style="background-color: #FFB6C1; margin:0; padding:0 "> 205:       end else begin</pre>
<pre id="id206" style="background-color: #FFB6C1; margin:0; padding:0 "> 206:         a_req_q   <= a_req_d;</pre>
<pre id="id207" style="background-color: #FFB6C1; margin:0; padding:0 "> 207:         a_write_q <= a_write_d;</pre>
<pre id="id208" style="background-color: #FFB6C1; margin:0; padding:0 "> 208:         a_addr_q  <= a_addr_d;</pre>
<pre id="id209" style="background-color: #FFB6C1; margin:0; padding:0 "> 209:         a_wdata_q <= a_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 210:       end</pre>
<pre style="margin:0; padding:0 "> 211:     end</pre>
<pre id="id212" style="background-color: #FFB6C1; margin:0; padding:0 "> 212:     always_ff @(posedge clk_b_i or negedge rst_b_ni) begin</pre>
<pre id="id213" style="background-color: #FFB6C1; margin:0; padding:0 "> 213:       if (!rst_b_ni) begin</pre>
<pre id="id214" style="background-color: #FFB6C1; margin:0; padding:0 "> 214:         b_req_q   <= '0;</pre>
<pre id="id215" style="background-color: #FFB6C1; margin:0; padding:0 "> 215:         b_write_q <= '0;</pre>
<pre id="id216" style="background-color: #FFB6C1; margin:0; padding:0 "> 216:         b_addr_q  <= '0;</pre>
<pre id="id217" style="background-color: #FFB6C1; margin:0; padding:0 "> 217:         b_wdata_q <= '0;</pre>
<pre id="id218" style="background-color: #FFB6C1; margin:0; padding:0 "> 218:       end else begin</pre>
<pre id="id219" style="background-color: #FFB6C1; margin:0; padding:0 "> 219:         b_req_q   <= b_req_d;</pre>
<pre id="id220" style="background-color: #FFB6C1; margin:0; padding:0 "> 220:         b_write_q <= b_write_d;</pre>
<pre id="id221" style="background-color: #FFB6C1; margin:0; padding:0 "> 221:         b_addr_q  <= b_addr_d;</pre>
<pre id="id222" style="background-color: #FFB6C1; margin:0; padding:0 "> 222:         b_wdata_q <= b_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 223:       end</pre>
<pre style="margin:0; padding:0 "> 224:     end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   end else begin : gen_dirconnect_input</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:     assign a_req_q   = a_req_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:     assign a_write_q = a_write_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:     assign a_addr_q  = a_addr_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:     assign a_wdata_q = a_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 230: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:     assign b_req_q   = b_req_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:     assign b_write_q = b_write_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:     assign b_addr_q  = b_addr_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:     assign b_wdata_q = b_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 235:   end</pre>
<pre style="margin:0; padding:0 "> 236: </pre>
<pre id="id237" style="background-color: #FFB6C1; margin:0; padding:0 "> 237:   if (EnableOutputPipeline) begin : gen_regslice_output</pre>
<pre style="margin:0; padding:0 "> 238:     // Put the register slices between ECC decoding to output</pre>
<pre id="id239" style="background-color: #FFB6C1; margin:0; padding:0 "> 239:     always_ff @(posedge clk_a_i or negedge rst_a_ni) begin</pre>
<pre id="id240" style="background-color: #FFB6C1; margin:0; padding:0 "> 240:       if (!rst_a_ni) begin</pre>
<pre id="id241" style="background-color: #FFB6C1; margin:0; padding:0 "> 241:         a_rvalid_q <= '0;</pre>
<pre id="id242" style="background-color: #FFB6C1; margin:0; padding:0 "> 242:         a_rdata_q  <= '0;</pre>
<pre id="id243" style="background-color: #FFB6C1; margin:0; padding:0 "> 243:         a_rerror_q <= '0;</pre>
<pre id="id244" style="background-color: #FFB6C1; margin:0; padding:0 "> 244:       end else begin</pre>
<pre id="id245" style="background-color: #FFB6C1; margin:0; padding:0 "> 245:         a_rvalid_q <= a_rvalid_d;</pre>
<pre id="id246" style="background-color: #FFB6C1; margin:0; padding:0 "> 246:         a_rdata_q  <= a_rdata_d[0+:Width] ;</pre>
<pre id="id247" style="background-color: #FFB6C1; margin:0; padding:0 "> 247:         a_rerror_q <= a_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 248:       end</pre>
<pre style="margin:0; padding:0 "> 249:     end</pre>
<pre id="id250" style="background-color: #FFB6C1; margin:0; padding:0 "> 250:     always_ff @(posedge clk_b_i or negedge rst_b_ni) begin</pre>
<pre id="id251" style="background-color: #FFB6C1; margin:0; padding:0 "> 251:       if (!rst_b_ni) begin</pre>
<pre id="id252" style="background-color: #FFB6C1; margin:0; padding:0 "> 252:         b_rvalid_q <= '0;</pre>
<pre id="id253" style="background-color: #FFB6C1; margin:0; padding:0 "> 253:         b_rdata_q  <= '0;</pre>
<pre id="id254" style="background-color: #FFB6C1; margin:0; padding:0 "> 254:         b_rerror_q <= '0;</pre>
<pre id="id255" style="background-color: #FFB6C1; margin:0; padding:0 "> 255:       end else begin</pre>
<pre id="id256" style="background-color: #FFB6C1; margin:0; padding:0 "> 256:         b_rvalid_q <= b_rvalid_d;</pre>
<pre id="id257" style="background-color: #FFB6C1; margin:0; padding:0 "> 257:         b_rdata_q  <= b_rdata_d[0+:Width] ;</pre>
<pre id="id258" style="background-color: #FFB6C1; margin:0; padding:0 "> 258:         b_rerror_q <= b_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 259:       end</pre>
<pre style="margin:0; padding:0 "> 260:     end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   end else begin : gen_dirconnect_output</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:     assign a_rvalid_q = a_rvalid_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:     assign a_rdata_q  = a_rdata_d[0+:Width];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:     assign a_rerror_q = a_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 265: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:     assign b_rvalid_q = b_rvalid_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:     assign b_rdata_q  = b_rdata_d[0+:Width];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:     assign b_rerror_q = b_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 269:   end</pre>
<pre style="margin:0; padding:0 "> 270: </pre>
<pre style="margin:0; padding:0 "> 271: endmodule</pre>
<pre style="margin:0; padding:0 "> 272: </pre>
</body>
</html>
