$date
	Mon Nov 10 10:21:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 4 $ in_store [3:0] $end
$var reg 1 % out_exp $end
$var reg 1 & rst $end
$scope module test $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 & rst $end
$var wire 1 ! out $end
$var parameter 3 ' s0 $end
$var parameter 3 ( s1 $end
$var parameter 3 ) s2 $end
$var parameter 3 * s3 $end
$var parameter 3 + s4 $end
$var reg 3 , n_s [2:0] $end
$var reg 3 - state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 +
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
bx -
bx ,
1&
x%
bx $
1#
0"
x!
$end
#5
0%
b1 ,
0!
b0 -
b0 $
1"
#10
0"
0&
#15
b1 $
b1 -
1"
#20
0"
#25
b11 $
1"
#30
b10 ,
0"
0#
#35
b0 ,
b110 $
b10 -
1"
#40
0"
#45
b0 -
b1100 $
1"
#50
b1 ,
0"
1#
#55
b1001 $
b1 -
1"
#60
b10 ,
0"
0#
#65
b0 ,
b10 -
b10 $
1"
#70
b11 ,
0"
1#
#75
b100 ,
b101 $
b11 -
1"
#80
0"
#85
1%
b1 ,
1!
b100 -
b1011 $
1"
#90
0"
#95
0%
b111 $
0!
b1 -
1"
#100
b10 ,
0"
0#
#105
b0 ,
b10 -
b1110 $
1"
#110
b11 ,
0"
1#
#115
b100 ,
b1101 $
b11 -
1"
#120
0"
#125
1%
b1 ,
1!
b100 -
b1011 $
1"
#130
b0 ,
0"
0#
#135
0%
b110 $
0!
b0 -
1"
#140
b1 ,
0"
1#
#145
b1 -
b1101 $
1"
#150
0"
#155
1%
b1011 $
1"
#160
0"
#165
0%
b110 $
b10 ,
0#
1"
