
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.91

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.08    0.34    0.34 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         bapg.w_ptr_gray_r[0] (net)
                  0.08    0.00    0.34 ^ _32_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    0.51 ^ _32_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _10_ (net)
                  0.06    0.00    0.51 ^ _33_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    0.63 ^ _33_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _00_ (net)
                  0.05    0.00    0.63 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.63   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: w_inc_token_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v w_inc_token_i (in)
                                         w_inc_token_i (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     6    0.09    0.16    0.21    0.41 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net5 (net)
                  0.16    0.00    0.41 v _58_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.10    0.23    0.65 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _27_ (net)
                  0.10    0.00    0.65 v _59_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.24    0.41    1.06 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         bapg.w_ptr_n[1] (net)
                  0.24    0.00    1.06 ^ _34_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.08    0.59    1.64 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _11_ (net)
                  0.08    0.00    1.64 v _35_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.86 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    1.86 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.14    2.00 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _01_ (net)
                  0.05    0.00    2.00 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  7.91   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: w_inc_token_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v w_inc_token_i (in)
                                         w_inc_token_i (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     6    0.09    0.16    0.21    0.41 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net5 (net)
                  0.16    0.00    0.41 v _58_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.10    0.23    0.65 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _27_ (net)
                  0.10    0.00    0.65 v _59_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.24    0.41    1.06 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         bapg.w_ptr_n[1] (net)
                  0.24    0.00    1.06 ^ _34_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.08    0.59    1.64 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _11_ (net)
                  0.08    0.00    1.64 v _35_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    1.86 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.08    0.00    1.86 v _36_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.14    2.00 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _01_ (net)
                  0.05    0.00    2.00 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  7.91   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.532954216003418

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9046

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.34761080145835876

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.37540000677108765

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9260

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.37 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.20    0.57 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.41    0.98 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.59    1.56 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
   0.21    1.78 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.14    1.92 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.92 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.92   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.09    9.91   library setup time
           9.91   data required time
---------------------------------------------------------
           9.91   data required time
          -1.92   data arrival time
---------------------------------------------------------
           7.99   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.34 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    0.51 ^ _32_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.13    0.63 ^ _33_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.63 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.63   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.63   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.9978

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.9123

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
396.050656

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.89e-04   3.52e-05   8.29e-09   6.24e-04  60.7%
Combinational          3.07e-04   9.70e-05   8.24e-09   4.04e-04  39.3%
Clock                  0.00e+00   0.00e+00   3.51e-09   3.51e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.96e-04   1.32e-04   2.00e-08   1.03e-03 100.0%
                          87.1%      12.9%       0.0%
