// Seed: 787458948
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign module_3.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_3 = 1;
  not primCall (id_1, id_3);
endmodule
module module_2 (
    id_1,
    id_2#(
        .id_3(id_1),
        .id_4(id_3)
    )
);
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri1  id_0,
    input tri1  id_1,
    input uwire id_2
);
  module_0 modCall_1 ();
endmodule
