# 1 "arch/arm/boot/dts/vf610-colibri.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/vf610-colibri.dts"
# 10 "arch/arm/boot/dts/vf610-colibri.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/vf610.dtsi" 1
# 10 "arch/arm/boot/dts/vf610.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 11 "arch/arm/boot/dts/vf610.dtsi" 2
# 1 "arch/arm/boot/dts/vf610-pinfunc.h" 1
# 12 "arch/arm/boot/dts/vf610.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/clock/vf610-clock.h" 1
# 13 "arch/arm/boot/dts/vf610.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 14 "arch/arm/boot/dts/vf610.dtsi" 2

/ {
 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a5";
   device_type = "cpu";
   reg = <0x0>;
   next-level-cache = <&L2>;
  };
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  sxosc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  fxosc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&intc>;
  ranges;

  aips0: aips-bus@40000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-parent = <&intc>;
   reg = <0x40000000 0x70000>;
   ranges;

   intc: interrupt-controller@40002000 {
    compatible = "arm,cortex-a9-gic";
    #interrupt-cells = <3>;
    interrupt-controller;
    reg = <0x40003000 0x1000>,
          <0x40002100 0x100>;
   };

   L2: l2-cache@40006000 {
    compatible = "arm,pl310-cache";
    reg = <0x40006000 0x1000>;
    cache-unified;
    cache-level = <2>;
    arm,data-latency = <1 1 1>;
    arm,tag-latency = <2 2 2>;
   };

   edma0: dma-controller@40018000 {
    #dma-cells = <2>;
    compatible = "fsl,vf610-edma";
    reg = <0x40018000 0x2000>,
     <0x40024000 0x1000>,
     <0x40025000 0x1000>;
    interrupts = <0 8 4>,
      <0 9 4>;
    interrupt-names = "edma-tx", "edma-err";
    dma-channels = <32>;
    clock-names = "dmamux0", "dmamux1";
    clocks = <&clks 150>,
     <&clks 151>;
   };

   uart0: serial@40027000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x40027000 0x1000>;
    interrupts = <0 61 4>;
    clocks = <&clks 39>;
    clock-names = "ipg";
    dmas = <&edma0 0 2>,
     <&edma0 0 3>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   uart1: serial@40028000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x40028000 0x1000>;
    interrupts = <0 62 4>;
    clocks = <&clks 40>;
    clock-names = "ipg";
    dmas = <&edma0 0 4>,
     <&edma0 0 5>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   uart2: serial@40029000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x40029000 0x1000>;
    interrupts = <0 63 4>;
    clocks = <&clks 41>;
    clock-names = "ipg";
    dmas = <&edma0 0 6>,
     <&edma0 0 7>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   uart3: serial@4002a000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x4002a000 0x1000>;
    interrupts = <0 64 4>;
    clocks = <&clks 42>;
    clock-names = "ipg";
    dmas = <&edma0 0 8>,
     <&edma0 0 9>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   dspi0: dspi0@4002c000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-dspi";
    reg = <0x4002c000 0x1000>;
    interrupts = <0 67 4>;
    clocks = <&clks 72>;
    clock-names = "dspi";
    spi-num-chipselects = <5>;
    status = "disabled";
   };

   sai2: sai@40031000 {
    compatible = "fsl,vf610-sai";
    reg = <0x40031000 0x1000>;
    interrupts = <0 86 4>;
    clocks = <&clks 108>;
    clock-names = "sai";
    dma-names = "tx", "rx";
    dmas = <&edma0 0 21>,
     <&edma0 0 20>;
    status = "disabled";
   };

   pit: pit@40037000 {
    compatible = "fsl,vf610-pit";
    reg = <0x40037000 0x1000>;
    interrupts = <0 39 4>;
    clocks = <&clks 45>;
    clock-names = "pit";
   };

   pwm0: pwm@40038000 {
    compatible = "fsl,vf610-ftm-pwm";
    #pwm-cells = <3>;
    reg = <0x40038000 0x1000>;
    clock-names = "ftm_sys", "ftm_ext",
           "ftm_fix", "ftm_cnt_clk_en";
    clocks = <&clks 62>,
     <&clks 50>,
     <&clks 51>,
     <&clks 52>;
    status = "disabled";
   };

   adc0: adc@4003b000 {
    compatible = "fsl,vf610-adc";
    reg = <0x4003b000 0x1000>;
    interrupts = <0 53 0x04>;
    clocks = <&clks 138>;
    clock-names = "adc";
    status = "disabled";
   };

   wdog@4003e000 {
    compatible = "fsl,vf610-wdt", "fsl,imx21-wdt";
    reg = <0x4003e000 0x1000>;
    clocks = <&clks 76>;
    clock-names = "wdog";
   };

   qspi0: quadspi@40044000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-qspi";
    reg = <0x40044000 0x1000>;
    interrupts = <0 24 4>;
    clocks = <&clks 116>,
     <&clks 125>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   iomuxc: iomuxc@40048000 {
    compatible = "fsl,vf610-iomuxc";
    reg = <0x40048000 0x1000>;
    #gpio-range-cells = <3>;
   };

   gpio1: gpio@40049000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x40049000 0x1000 0x400ff000 0x40>;
    interrupts = <0 107 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 0 32>;
   };

   gpio2: gpio@4004a000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004a000 0x1000 0x400ff040 0x40>;
    interrupts = <0 108 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 32 32>;
   };

   gpio3: gpio@4004b000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004b000 0x1000 0x400ff080 0x40>;
    interrupts = <0 109 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 64 32>;
   };

   gpio4: gpio@4004c000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004c000 0x1000 0x400ff0c0 0x40>;
    interrupts = <0 110 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 96 32>;
   };

   gpio5: gpio@4004d000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004d000 0x1000 0x400ff100 0x40>;
    interrupts = <0 111 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 128 7>;
   };

   anatop@40050000 {
    compatible = "fsl,vf610-anatop";
    reg = <0x40050000 0x1000>;
   };

   i2c0: i2c@40066000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-i2c";
    reg = <0x40066000 0x1000>;
    interrupts =<0 71 4>;
    clocks = <&clks 46>;
    clock-names = "ipg";
    dmas = <&edma0 0 50>,
     <&edma0 0 51>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   clks: ccm@4006b000 {
    compatible = "fsl,vf610-ccm";
    reg = <0x4006b000 0x1000>;
    #clock-cells = <1>;
   };
  };

  aips1: aips-bus@40080000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x40080000 0x80000>;
   ranges;

   edma1: dma-controller@40098000 {
    #dma-cells = <2>;
    compatible = "fsl,vf610-edma";
    reg = <0x40098000 0x2000>,
     <0x400a1000 0x1000>,
     <0x400a2000 0x1000>;
    interrupts = <0 10 4>,
      <0 11 4>;
    interrupt-names = "edma-tx", "edma-err";
    dma-channels = <32>;
    clock-names = "dmamux0", "dmamux1";
    clocks = <&clks 152>,
     <&clks 153>;
   };

   uart4: serial@400a9000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x400a9000 0x1000>;
    interrupts = <0 65 4>;
    clocks = <&clks 43>;
    clock-names = "ipg";
    status = "disabled";
   };

   uart5: serial@400aa000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x400aa000 0x1000>;
    interrupts = <0 66 4>;
    clocks = <&clks 44>;
    clock-names = "ipg";
    status = "disabled";
   };

   adc1: adc@400bb000 {
    compatible = "fsl,vf610-adc";
    reg = <0x400bb000 0x1000>;
    interrupts = <0 54 0x04>;
    clocks = <&clks 139>;
    clock-names = "adc";
    status = "disabled";
   };

   esdhc1: esdhc@400b2000 {
    compatible = "fsl,imx53-esdhc";
    reg = <0x400b2000 0x4000>;
    interrupts = <0 28 0x04>;
    clocks = <&clks 38>,
     <&clks 37>,
     <&clks 84>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   fec0: ethernet@400d0000 {
    compatible = "fsl,mvf600-fec";
    reg = <0x400d0000 0x1000>;
    interrupts = <0 78 4>;
    clocks = <&clks 148>,
     <&clks 148>,
     <&clks 69>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };

   fec1: ethernet@400d1000 {
    compatible = "fsl,mvf600-fec";
    reg = <0x400d1000 0x1000>;
    interrupts = <0 79 4>;
    clocks = <&clks 149>,
     <&clks 149>,
     <&clks 69>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };
  };
 };
};
# 12 "arch/arm/boot/dts/vf610-colibri.dts" 2

/ {
 model = "Toradex Colibri VF61 COM";
 compatible = "toradex,vf610-colibri", "fsl,vf610";

 chosen {
  bootargs = "console=ttyLP0,115200";
 };

 memory {
  reg = <0x80000000 0x10000000>;
 };

 clocks {
  enet_ext {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <50000000>;
  };
 };

};

&esdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_esdhc1>;
 bus-width = <4>;
 status = "okay";
};

&fec1 {
 phy-mode = "rmii";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 status = "okay";
};

&L2 {
 arm,data-latency = <2 1 2>;
 arm,tag-latency = <3 2 3>;
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart0>;
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&iomuxc {
 vf610-colibri {
  pinctrl_esdhc1: esdhc1grp {
   fsl,fsl,pins = <
    0x038 0x000 0x5 0x0 0x31ef
    0x03C 0x000 0x5 0x0 0x31ef
    0x040 0x000 0x5 0x0 0x31ef
    0x044 0x000 0x5 0x0 0x31ef
    0x048 0x000 0x5 0x0 0x31ef
    0x04C 0x000 0x5 0x0 0x31ef
    0x0A8 0x000 0x0 0x0 0x219d
   >;
  };

  pinctrl_fec1: fec1grp {
   fsl,pins = <
    0x0D8 0x000 0x1 0x0 0x30d2
    0x0DC 0x000 0x1 0x0 0x30d3
    0x0E0 0x000 0x1 0x0 0x30d1
    0x0E4 0x000 0x1 0x0 0x30d1
    0x0E8 0x000 0x1 0x0 0x30d1
    0x0EC 0x000 0x1 0x0 0x30d1
    0x0F0 0x000 0x1 0x0 0x30d2
    0x0F4 0x000 0x1 0x0 0x30d2
    0x0F8 0x000 0x1 0x0 0x30d2
   >;
  };

  pinctrl_uart0: uart0grp {
   fsl,pins = <
    0x080 0x000 0x1 0x0 0x21a2
    0x084 0x000 0x1 0x0 0x21a1
   >;
  };

  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x068 0x380 0x2 0x0 0x21a2
    0x06C 0x37C 0x2 0x0 0x21a1
   >;
  };

  pinctrl_uart2: uart2grp {
   fsl,pins = <
    0x13C 0x38C 0x2 0x2 0x21a2
    0x140 0x388 0x2 0x2 0x21a1
    0x144 0x000 0x2 0x0 0x21a2
    0x148 0x384 0x2 0x1 0x21a1
   >;
  };
 };
};
