Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 04:08:55 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_71/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.759      -21.263                     38                 1348       -0.083       -0.567                      9                 1348        1.725        0.000                       0                  1327  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.759      -21.263                     38                 1348       -0.083       -0.567                      9                 1348        1.725        0.000                       0                  1327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           38  Failing Endpoints,  Worst Slack       -0.759ns,  Total Violation      -21.263ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -0.567ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 genblk1[51].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.931ns (42.571%)  route 2.605ns (57.429%))
  Logic Levels:           20  (CARRY8=10 LUT2=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 6.071 - 4.000 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.620ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.565ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, estimated)     1.646     2.592    genblk1[51].reg_in/clk_IBUF_BUFG
    SLICE_X131Y533       FDRE                                         r  genblk1[51].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y533       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.672 r  genblk1[51].reg_in/reg_out_reg[3]/Q
                         net (fo=11, estimated)       0.130     2.802    conv/mul34/O52[3]
    SLICE_X132Y533       LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     2.916 r  conv/mul34/reg_out[15]_i_135/O
                         net (fo=2, estimated)        0.142     3.058    conv/mul34/reg_out[15]_i_135_n_0
    SLICE_X131Y533       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.181 r  conv/mul34/reg_out[15]_i_139/O
                         net (fo=1, routed)           0.022     3.203    conv/mul34/reg_out[15]_i_139_n_0
    SLICE_X131Y533       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     3.341 r  conv/mul34/reg_out_reg[15]_i_94/O[7]
                         net (fo=2, estimated)        0.248     3.589    conv/add000079/z[7]
    SLICE_X133Y534       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.642 r  conv/add000079/reg_out[15]_i_178/O
                         net (fo=1, routed)           0.015     3.657    conv/add000079/reg_out[15]_i_178_n_0
    SLICE_X133Y534       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.774 r  conv/add000079/reg_out_reg[15]_i_122/CO[7]
                         net (fo=1, estimated)        0.026     3.800    conv/add000079/reg_out_reg[15]_i_122_n_0
    SLICE_X133Y535       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.876 r  conv/add000079/reg_out_reg[21]_i_216/O[1]
                         net (fo=1, estimated)        0.223     4.099    conv/add000079/reg_out_reg[21]_i_216_n_14
    SLICE_X132Y535       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.135 r  conv/add000079/reg_out[21]_i_224/O
                         net (fo=1, routed)           0.009     4.144    conv/add000079/reg_out[21]_i_224_n_0
    SLICE_X132Y535       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.377 r  conv/add000079/reg_out_reg[21]_i_124/O[5]
                         net (fo=2, estimated)        0.221     4.598    conv/add000079/reg_out_reg[21]_i_124_n_10
    SLICE_X131Y536       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.635 r  conv/add000079/reg_out[21]_i_127/O
                         net (fo=1, routed)           0.022     4.657    conv/add000079/reg_out[21]_i_127_n_0
    SLICE_X131Y536       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     4.715 r  conv/add000079/reg_out_reg[21]_i_65/O[5]
                         net (fo=2, estimated)        0.322     5.037    conv/add000079/reg_out_reg[21]_i_65_n_10
    SLICE_X128Y540       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.086 r  conv/add000079/reg_out[21]_i_68/O
                         net (fo=1, routed)           0.011     5.097    conv/add000079/reg_out[21]_i_68_n_0
    SLICE_X128Y540       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     5.224 r  conv/add000079/reg_out_reg[21]_i_37/O[6]
                         net (fo=2, estimated)        0.219     5.443    conv/add000079/reg_out_reg[21]_i_37_n_9
    SLICE_X128Y543       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.479 r  conv/add000079/reg_out[15]_i_41/O
                         net (fo=1, routed)           0.010     5.489    conv/add000079/reg_out[15]_i_41_n_0
    SLICE_X128Y543       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.604 r  conv/add000079/reg_out_reg[15]_i_29/CO[7]
                         net (fo=1, estimated)        0.026     5.630    conv/add000079/reg_out_reg[15]_i_29_n_0
    SLICE_X128Y544       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.706 r  conv/add000079/reg_out_reg[21]_i_22/O[1]
                         net (fo=1, estimated)        0.217     5.923    conv/add000079/reg_out_reg[21]_i_22_n_14
    SLICE_X127Y544       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.960 r  conv/add000079/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.016     5.976    conv/add000079/reg_out[21]_i_14_n_0
    SLICE_X127Y544       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     6.093 r  conv/add000079/reg_out_reg[21]_i_3/O[2]
                         net (fo=2, estimated)        0.286     6.379    conv/add000079/reg_out_reg[21]_i_3_n_13
    SLICE_X126Y539       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.467 r  conv/add000079/reg_out[21]_i_7/O
                         net (fo=1, routed)           0.010     6.477    conv/add000079/reg_out[21]_i_7_n_0
    SLICE_X126Y539       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.184     6.661 r  conv/add000079/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, estimated)        0.179     6.840    reg_out/a[22]
    SLICE_X129Y539       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.877 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, estimated)       0.251     7.128    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y539       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, estimated)     1.415     6.071    reg_out/clk_IBUF_BUFG
    SLICE_X126Y539       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.408     6.479    
                         clock uncertainty           -0.035     6.444    
    SLICE_X126Y539       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.370    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.370    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                 -0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 demux/genblk1[5].z_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[5].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.397ns (routing 0.565ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.620ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, estimated)     1.397     2.053    demux/clk_IBUF_BUFG
    SLICE_X122Y540       FDRE                                         r  demux/genblk1[5].z_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y540       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.113 r  demux/genblk1[5].z_reg[5][7]/Q
                         net (fo=1, estimated)        0.100     2.213    genblk1[5].reg_in/D[7]
    SLICE_X122Y537       FDRE                                         r  genblk1[5].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, estimated)     1.631     2.577    genblk1[5].reg_in/clk_IBUF_BUFG
    SLICE_X122Y537       FDRE                                         r  genblk1[5].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.344     2.233    
    SLICE_X122Y537       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.295    genblk1[5].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                 -0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X130Y514  genblk1[104].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X123Y519  demux/genblk1[127].z_reg[127][0]/C



