#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jun 20 20:09:52 2017
# Process ID: 18704
# Current directory: D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2
# Command line: vivado.exe -log cg_top.vds -mode batch -messageDb vivado.pb -notrace -source cg_top.tcl
# Log file: D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/cg_top.vds
# Journal file: D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source cg_top.tcl -notrace
Command: synth_design -top cg_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2306] macro i redefined [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 292.063 ; gain = 120.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cg_top' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:5]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:264]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:265]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:277]
INFO: [Synth 8-638] synthesizing module 'vector_by_vector' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v:5]
	Parameter numloop bound to: 1 - type: integer 
	Parameter loop_ctrl bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:1]
INFO: [Synth 8-638] synthesizing module 'floating_point_0' [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/floating_point_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'floating_point_0' (1#1) [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/floating_point_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'my_mult' (2#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v:1]
INFO: [Synth 8-638] synthesizing module 'floating_point_1' [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/floating_point_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'floating_point_1' (3#1) [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/floating_point_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v:1]
INFO: [Synth 8-256] done synthesizing module 'vector_by_vector' (5#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v:5]
WARNING: [Synth 8-689] width (128) of port connection 'vect_A' does not match port width (64) of module 'vector_by_vector' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:432]
WARNING: [Synth 8-689] width (128) of port connection 'vect_B' does not match port width (64) of module 'vector_by_vector' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:433]
WARNING: [Synth 8-689] width (128) of port connection 'main_o_data' does not match port width (32) of module 'vector_by_vector' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:434]
INFO: [Synth 8-638] synthesizing module 'cg_vector_subtractor' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_vector_subtractor.v:4]
INFO: [Synth 8-638] synthesizing module 'vect_float_sub' [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/vect_float_sub_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vect_float_sub' (6#1) [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/vect_float_sub_stub.v:7]
WARNING: [Synth 8-3848] Net i_valid_vect in module/entity cg_vector_subtractor does not have driver. [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_vector_subtractor.v:56]
INFO: [Synth 8-256] done synthesizing module 'cg_vector_subtractor' (7#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_vector_subtractor.v:4]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect_1' does not match port width (64) of module 'cg_vector_subtractor' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:446]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect_2' does not match port width (64) of module 'cg_vector_subtractor' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:450]
WARNING: [Synth 8-689] width (128) of port connection 'o_data' does not match port width (64) of module 'cg_vector_subtractor' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:451]
INFO: [Synth 8-638] synthesizing module 'cg_vector_adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_scalar_adder.v:4]
INFO: [Synth 8-256] done synthesizing module 'cg_vector_adder' (8#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_scalar_adder.v:4]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect_1' does not match port width (64) of module 'cg_vector_adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:462]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect_2' does not match port width (64) of module 'cg_vector_adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:466]
WARNING: [Synth 8-689] width (128) of port connection 'o_data' does not match port width (64) of module 'cg_vector_adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:467]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect_1' does not match port width (64) of module 'cg_vector_adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:479]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect_2' does not match port width (64) of module 'cg_vector_adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:483]
WARNING: [Synth 8-689] width (128) of port connection 'o_data' does not match port width (64) of module 'cg_vector_adder' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:484]
INFO: [Synth 8-638] synthesizing module 'cg_scalar_division' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_scalar_division.v:6]
INFO: [Synth 8-638] synthesizing module 'scalar_float_division' [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/scalar_float_division_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'scalar_float_division' (9#1) [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/scalar_float_division_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'cg_scalar_division' (10#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_scalar_division.v:6]
INFO: [Synth 8-638] synthesizing module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_scalar_mult.v:4]
WARNING: [Synth 8-350] instance 'scalar_mult_instance' of module 'my_mult' requires 10 connections, but only 9 given [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_scalar_mult.v:47]
INFO: [Synth 8-256] done synthesizing module 'cg_scalar_mult' (11#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_scalar_mult.v:4]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect' does not match port width (64) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:527]
WARNING: [Synth 8-689] width (32) of port connection 'i_data_scalar' does not match port width (33) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:531]
WARNING: [Synth 8-689] width (128) of port connection 'o_data' does not match port width (64) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:532]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect' does not match port width (64) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:544]
WARNING: [Synth 8-689] width (32) of port connection 'i_data_scalar' does not match port width (33) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:548]
WARNING: [Synth 8-689] width (128) of port connection 'o_data' does not match port width (64) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:549]
WARNING: [Synth 8-689] width (128) of port connection 'i_data_vect' does not match port width (64) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:560]
WARNING: [Synth 8-689] width (32) of port connection 'i_data_scalar' does not match port width (33) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:564]
WARNING: [Synth 8-689] width (128) of port connection 'o_data' does not match port width (64) of module 'cg_scalar_mult' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:565]
INFO: [Synth 8-638] synthesizing module 'fifo_matrix_A' [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/fifo_matrix_A_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_matrix_A' (12#1) [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/fifo_matrix_A_stub.v:7]
WARNING: [Synth 8-689] width (128) of port connection 'din' does not match port width (1024) of module 'fifo_matrix_A' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:579]
INFO: [Synth 8-638] synthesizing module 'ephsilon_mult' [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/ephsilon_mult_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ephsilon_mult' (13#1) [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/realtime/ephsilon_mult_stub.v:7]
WARNING: [Synth 8-3848] Net rd_en in module/entity cg_top does not have driver. [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:153]
INFO: [Synth 8-256] done synthesizing module 'cg_top' (14#1) [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 314.961 ; gain = 143.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin scalar_mult_instance:clk to constant 0 [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_scalar_mult.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 314.961 ; gain = 143.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'vect_by_vect_inst/xs[0].instnce.ys[0].my_mult_instance/float_mult'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'vect_by_vect_inst/xs[0].instnce.ys[0].my_mult_instance/float_mult'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'vect_by_vect_inst/xs[0].instnce.ys[1].my_mult_instance/float_mult'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'vect_by_vect_inst/xs[0].instnce.ys[1].my_mult_instance/float_mult'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'scalar_mult_instnce_1/scalar_mult_instance/float_mult'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'scalar_mult_instnce_1/scalar_mult_instance/float_mult'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'scalar_mult_instnce_2/scalar_mult_instance/float_mult'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'scalar_mult_instnce_2/scalar_mult_instance/float_mult'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'scalar_mult_instnce_3/scalar_mult_instance/float_mult'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp/floating_point_0_in_context.xdc] for cell 'scalar_mult_instnce_3/scalar_mult_instance/float_mult'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_2/floating_point_1_in_context.xdc] for cell 'vect_by_vect_inst/xs[1].instnce.zs[0].my_adder_instance/float_adder'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_2/floating_point_1_in_context.xdc] for cell 'vect_by_vect_inst/xs[1].instnce.zs[0].my_adder_instance/float_adder'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_2/floating_point_1_in_context.xdc] for cell 'adder_instnce/scalar_adder_instance/float_adder'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_2/floating_point_1_in_context.xdc] for cell 'adder_instnce/scalar_adder_instance/float_adder'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_2/floating_point_1_in_context.xdc] for cell 'adder_instnce_2/scalar_adder_instance/float_adder'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_2/floating_point_1_in_context.xdc] for cell 'adder_instnce_2/scalar_adder_instance/float_adder'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_3/vect_float_sub_in_context.xdc] for cell 'sub_instnce/vect_sub'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_3/vect_float_sub_in_context.xdc] for cell 'sub_instnce/vect_sub'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_4/scalar_float_division_in_context.xdc] for cell 'division_instnce/scalar_division'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_4/scalar_float_division_in_context.xdc] for cell 'division_instnce/scalar_division'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_4/scalar_float_division_in_context.xdc] for cell 'division_instnce_2/scalar_division'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_4/scalar_float_division_in_context.xdc] for cell 'division_instnce_2/scalar_division'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_5/fifo_matrix_A_in_context.xdc] for cell 'matrix_fifo'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_5/fifo_matrix_A_in_context.xdc] for cell 'matrix_fifo'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_6/ephsilon_mult_in_context.xdc] for cell 'square_eph'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_6/ephsilon_mult_in_context.xdc] for cell 'square_eph'
Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_6/ephsilon_mult_in_context.xdc] for cell 'mult_eph'
Finished Parsing XDC File [D:/mygit/CG_Project/project_cg/project_cg.runs/synth_2/.Xil/Vivado-18704-/dcp_6/ephsilon_mult_in_context.xdc] for cell 'mult_eph'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 633.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'i_valid_vect_mult_1_reg' into 'i_valid_scalar_mult_1_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:328]
INFO: [Synth 8-4471] merging register 'i_ready_mult_1_reg' into 'i_valid_scalar_mult_1_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:329]
INFO: [Synth 8-4471] merging register 'i_data_scalar_mult_2_reg[31:0]' into 'i_data_scalar_mult_1_reg[31:0]' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:331]
INFO: [Synth 8-4471] merging register 'i_valid_scalar_mult_2_reg' into 'i_valid_scalar_mult_1_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:332]
INFO: [Synth 8-4471] merging register 'i_valid_vect_mult_2_reg' into 'i_valid_scalar_mult_1_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:333]
INFO: [Synth 8-4471] merging register 'i_ready_mult_2_reg' into 'i_valid_scalar_mult_1_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:334]
INFO: [Synth 8-4471] merging register 'i_valid_vect_2_add_reg' into 'i_valid_vect_1_add_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:343]
INFO: [Synth 8-4471] merging register 'i_ready_add_reg' into 'i_valid_vect_1_add_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:344]
INFO: [Synth 8-4471] merging register 'i_valid_vect_1_sub_reg' into 'i_valid_vect_2_sub_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:353]
INFO: [Synth 8-4471] merging register 'i_ready_sub_reg' into 'i_valid_vect_2_sub_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:354]
INFO: [Synth 8-4471] merging register 'i_valid_2_division_2_reg' into 'i_valid_1_division_2_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:390]
INFO: [Synth 8-4471] merging register 'i_ready_result_division_2_reg' into 'i_valid_1_division_2_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:391]
INFO: [Synth 8-4471] merging register 'i_valid_scalar_mult_3_reg' into 'i_valid_vect_mult_3_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:401]
INFO: [Synth 8-4471] merging register 'i_ready_mult_3_reg' into 'i_valid_vect_mult_3_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:402]
INFO: [Synth 8-4471] merging register 'i_valid_vect_2_add_2_reg' into 'i_valid_vect_1_add_2_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:411]
INFO: [Synth 8-4471] merging register 'i_ready_add_2_reg' into 'i_valid_vect_1_add_2_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:412]
INFO: [Synth 8-4471] merging register 'i_valid_2_division_reg' into 'i_valid_1_division_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:316]
INFO: [Synth 8-4471] merging register 'i_ready_result_division_reg' into 'i_valid_1_division_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:317]
INFO: [Synth 8-4471] merging register 'main_i_valid_2_reg' into 'main_i_valid_1_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:291]
INFO: [Synth 8-4471] merging register 'i_ready_result_reg' into 'main_i_valid_1_reg' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:293]
INFO: [Synth 8-5545] ROM "sel_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "main_i_valid_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 18    
	               32 Bit    Registers := 26    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cg_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module vector_by_vector 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
Module cg_vector_subtractor 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module cg_vector_adder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module cg_scalar_mult 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'i_data_vect_mult_2_reg' and it is trimmed from '128' to '64' bits. [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_top.v:330]
INFO: [Synth 8-5545] ROM "sel_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "main_i_valid_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design cg_top has port final_solution[127] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[126] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[125] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[124] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[123] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[122] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[121] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[120] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[119] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[118] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[117] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[116] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[115] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[114] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[113] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[112] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[111] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[110] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[109] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[108] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[107] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[106] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[105] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[104] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[103] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[102] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[101] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[100] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[99] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[98] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[97] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[96] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[95] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[94] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[93] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[92] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[91] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[90] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[89] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[88] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[87] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[86] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[85] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[84] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[83] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[82] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[81] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[80] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[79] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[78] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[77] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[76] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[75] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[74] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[73] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[72] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[71] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[70] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[69] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[68] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[67] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[66] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[65] driven by constant 0
WARNING: [Synth 8-3917] design cg_top has port final_solution[64] driven by constant 0
WARNING: [Synth 8-3331] design cg_top has unconnected port b[127]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[126]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[125]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[124]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[123]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[122]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[121]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[120]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[119]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[118]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[117]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[116]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[115]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[114]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[113]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[112]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[111]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[110]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[109]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[108]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[107]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[106]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[105]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[104]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[103]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[102]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[101]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[100]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[99]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[98]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[97]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[96]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[95]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[94]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[93]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[92]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[91]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[90]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[89]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[88]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[87]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[86]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[85]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[84]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[83]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[82]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[81]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[80]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[79]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[78]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[77]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[76]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[75]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[74]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[73]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[72]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[71]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[70]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[69]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[68]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[67]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[66]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[65]
WARNING: [Synth 8-3331] design cg_top has unconnected port b[64]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 633.035 ; gain = 461.828

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_valid_1_division_2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scalar_mult_instnce_3/i_ready_result_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_valid_vect_mult_3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\adder_instnce_2/i_ready_result_reg )
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_ready_result_reg ' (FDSE) to '\scalar_mult_instnce_1/i_ready_result_reg '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[0] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[0] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[1] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[1] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[2] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[2] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[3] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[3] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[4] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[4] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[5] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[5] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[6] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[6] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[7] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[7] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[8] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[8] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[9] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[9] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[10] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[10] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[11] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[11] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[12] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[12] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[13] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[13] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[14] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[14] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[15] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[15] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[16] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[16] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[17] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[17] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[18] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[18] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[19] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[19] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[20] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[20] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[21] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[21] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[22] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[22] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[23] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[23] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[24] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[24] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[25] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[25] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[26] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[26] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[27] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[27] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[28] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[28] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[29] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[29] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[30] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[30] '
INFO: [Synth 8-3886] merging instance '\scalar_mult_instnce_2/i_data_2_reg[31] ' (FDE) to '\scalar_mult_instnce_1/i_data_2_reg[31] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_valid_vect_1_add_2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_valid_1_division_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\scalar_mult_instnce_1/i_ready_result_reg )
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[0] ' (FDE) to '\adder_instnce_2/o_data_reg[32] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[0] ' (FDE) to '\sub_instnce/o_data_reg[32] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[1] ' (FDE) to '\adder_instnce_2/o_data_reg[33] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[1] ' (FDE) to '\sub_instnce/o_data_reg[33] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[2] ' (FDE) to '\adder_instnce_2/o_data_reg[34] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[2] ' (FDE) to '\sub_instnce/o_data_reg[34] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[3] ' (FDE) to '\adder_instnce_2/o_data_reg[35] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[3] ' (FDE) to '\sub_instnce/o_data_reg[35] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[4] ' (FDE) to '\adder_instnce_2/o_data_reg[36] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[4] ' (FDE) to '\sub_instnce/o_data_reg[36] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[5] ' (FDE) to '\adder_instnce_2/o_data_reg[37] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[5] ' (FDE) to '\sub_instnce/o_data_reg[37] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[6] ' (FDE) to '\adder_instnce_2/o_data_reg[38] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[6] ' (FDE) to '\sub_instnce/o_data_reg[38] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[7] ' (FDE) to '\adder_instnce_2/o_data_reg[39] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[7] ' (FDE) to '\sub_instnce/o_data_reg[39] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[8] ' (FDE) to '\adder_instnce_2/o_data_reg[40] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[8] ' (FDE) to '\sub_instnce/o_data_reg[40] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[9] ' (FDE) to '\adder_instnce_2/o_data_reg[41] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[9] ' (FDE) to '\sub_instnce/o_data_reg[41] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[10] ' (FDE) to '\adder_instnce_2/o_data_reg[42] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[10] ' (FDE) to '\sub_instnce/o_data_reg[42] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[11] ' (FDE) to '\adder_instnce_2/o_data_reg[43] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[11] ' (FDE) to '\sub_instnce/o_data_reg[43] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[12] ' (FDE) to '\adder_instnce_2/o_data_reg[44] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[12] ' (FDE) to '\sub_instnce/o_data_reg[44] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[13] ' (FDE) to '\adder_instnce_2/o_data_reg[45] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[13] ' (FDE) to '\sub_instnce/o_data_reg[45] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[14] ' (FDE) to '\adder_instnce_2/o_data_reg[46] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[14] ' (FDE) to '\sub_instnce/o_data_reg[46] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[15] ' (FDE) to '\adder_instnce_2/o_data_reg[47] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[15] ' (FDE) to '\sub_instnce/o_data_reg[47] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[16] ' (FDE) to '\adder_instnce_2/o_data_reg[48] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[16] ' (FDE) to '\sub_instnce/o_data_reg[48] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[17] ' (FDE) to '\adder_instnce_2/o_data_reg[49] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[17] ' (FDE) to '\sub_instnce/o_data_reg[49] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[18] ' (FDE) to '\adder_instnce_2/o_data_reg[50] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[18] ' (FDE) to '\sub_instnce/o_data_reg[50] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[19] ' (FDE) to '\adder_instnce_2/o_data_reg[51] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[19] ' (FDE) to '\sub_instnce/o_data_reg[51] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[20] ' (FDE) to '\adder_instnce_2/o_data_reg[52] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[20] ' (FDE) to '\sub_instnce/o_data_reg[52] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[21] ' (FDE) to '\adder_instnce_2/o_data_reg[53] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[21] ' (FDE) to '\sub_instnce/o_data_reg[53] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[22] ' (FDE) to '\adder_instnce_2/o_data_reg[54] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[22] ' (FDE) to '\sub_instnce/o_data_reg[54] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[23] ' (FDE) to '\adder_instnce_2/o_data_reg[55] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[23] ' (FDE) to '\sub_instnce/o_data_reg[55] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[24] ' (FDE) to '\adder_instnce_2/o_data_reg[56] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[24] ' (FDE) to '\sub_instnce/o_data_reg[56] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[25] ' (FDE) to '\adder_instnce_2/o_data_reg[57] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[25] ' (FDE) to '\sub_instnce/o_data_reg[57] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[26] ' (FDE) to '\adder_instnce_2/o_data_reg[58] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[26] ' (FDE) to '\sub_instnce/o_data_reg[58] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[27] ' (FDE) to '\adder_instnce_2/o_data_reg[59] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[27] ' (FDE) to '\sub_instnce/o_data_reg[59] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[28] ' (FDE) to '\adder_instnce_2/o_data_reg[60] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[28] ' (FDE) to '\sub_instnce/o_data_reg[60] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[29] ' (FDE) to '\adder_instnce_2/o_data_reg[61] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[29] ' (FDE) to '\sub_instnce/o_data_reg[61] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[30] ' (FDE) to '\adder_instnce_2/o_data_reg[62] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[30] ' (FDE) to '\sub_instnce/o_data_reg[62] '
INFO: [Synth 8-3886] merging instance '\adder_instnce_2/o_data_reg[31] ' (FDE) to '\adder_instnce_2/o_data_reg[63] '
INFO: [Synth 8-3886] merging instance '\sub_instnce/o_data_reg[31] ' (FDE) to '\sub_instnce/o_data_reg[63] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_valid_scalar_mult_1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sub_instnce/i_ready_result_reg )
INFO: [Synth 8-3886] merging instance '\d_reg[0] ' (FDE) to '\d_reg[32] '
INFO: [Synth 8-3886] merging instance '\r_reg[0] ' (FDE) to '\r_reg[32] '
INFO: [Synth 8-3886] merging instance '\d_reg[1] ' (FDE) to '\d_reg[33] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sel_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\adder_instnce/i_ready_result_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_valid_vect_2_sub_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (main_i_valid_1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_valid_vect_1_add_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_new_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_data_1_division_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_data_1_division_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_data_2_division_2_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[31] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[30] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[29] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[28] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[27] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[26] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[25] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[24] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[23] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[22] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[21] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[20] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[19] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[18] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[17] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[16] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[15] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[14] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[13] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[12] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[11] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[10] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[9] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[8] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[7] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[6] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[5] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[4] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[3] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[2] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[1] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/o_data_reg[0] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\sub_instnce/i_ready_result_reg ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[31] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[30] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[29] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[28] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[27] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[26] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[25] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[24] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[23] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[22] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[21] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[20] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[19] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[18] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[17] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[16] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[15] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[14] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[13] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[12] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[11] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[10] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[9] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[8] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[7] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[6] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[5] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[4] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[3] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[2] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[1] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/o_data_reg[0] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce/i_ready_result_reg ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[31] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[30] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[29] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[28] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[27] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[26] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[25] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[24] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[23] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[22] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[21] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[20] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[19] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[18] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[17] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[16] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[15] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[14] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[13] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[12] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[11] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[10] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[9] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[8] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[7] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[6] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[5] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[4] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[3] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[2] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[1] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/o_data_reg[0] ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\adder_instnce_2/i_ready_result_reg ) is unused and will be removed from module cg_top.
WARNING: [Synth 8-3332] Sequential element (\scalar_mult_instnce_1/o_data_reg[63] ) is unused and will be removed from module cg_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 633.035 ; gain = 461.828

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 633.035 ; gain = 461.828

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \sub_instnce/vect_sub  has unconnected pin s_axis_a_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module matrix_fifo has unconnected pin rd_en
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net main_o_ready_1 with 1st driver pin 'vect_by_vect_inst/xs[0].instnce.ys[1].my_mult_instance/float_mult/s_axis_a_tready' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:14]
CRITICAL WARNING: [Synth 8-3352] multi-driven net main_o_ready_1 with 2nd driver pin 'vect_by_vect_inst/xs[0].instnce.ys[0].my_mult_instance/float_mult/s_axis_a_tready' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:14]
CRITICAL WARNING: [Synth 8-3352] multi-driven net main_o_ready_2 with 1st driver pin 'vect_by_vect_inst/xs[0].instnce.ys[1].my_mult_instance/float_mult/s_axis_b_tready' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:14]
CRITICAL WARNING: [Synth 8-3352] multi-driven net main_o_ready_2 with 2nd driver pin 'vect_by_vect_inst/xs[0].instnce.ys[0].my_mult_instance/float_mult/s_axis_b_tready' [D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v:14]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |fifo_matrix_A         |         1|
|2     |ephsilon_mult         |         2|
|3     |floating_point_1      |         3|
|4     |scalar_float_division |         2|
|5     |floating_point_0      |         5|
|6     |vect_float_sub        |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |ephsilon_mult            |     1|
|2     |ephsilon_mult__1         |     1|
|3     |fifo_matrix_A            |     1|
|4     |floating_point_0         |     1|
|5     |floating_point_0__5      |     1|
|6     |floating_point_0__6      |     1|
|7     |floating_point_0__7      |     1|
|8     |floating_point_0__8      |     1|
|9     |floating_point_1         |     1|
|10    |floating_point_1__3      |     1|
|11    |floating_point_1__4      |     1|
|12    |scalar_float_division    |     1|
|13    |scalar_float_division__2 |     1|
|14    |vect_float_sub           |     1|
|15    |BUFG                     |     1|
|16    |CARRY4                   |    28|
|17    |LUT1                     |    65|
|18    |LUT2                     |   106|
|19    |LUT3                     |     3|
|20    |LUT4                     |    12|
|21    |LUT5                     |     6|
|22    |LUT6                     |   146|
|23    |FDRE                     |  1196|
|24    |IBUF                     |   226|
|25    |OBUF                     |   128|
+------+-------------------------+------+

Report Instance Areas: 
+------+--------------------------------------------+---------------------+------+
|      |Instance                                    |Module               |Cells |
+------+--------------------------------------------+---------------------+------+
|1     |top                                         |                     |  3398|
|2     |  adder_instnce                             |cg_vector_adder      |   102|
|3     |    scalar_adder_instance                   |adder_9              |    36|
|4     |  adder_instnce_2                           |cg_vector_adder_0    |   101|
|5     |    scalar_adder_instance                   |adder_8              |    35|
|6     |  division_instnce                          |cg_scalar_division   |    39|
|7     |  division_instnce_2                        |cg_scalar_division_1 |    35|
|8     |  scalar_mult_instnce_1                     |cg_scalar_mult       |   101|
|9     |    scalar_mult_instance                    |my_mult_7            |    36|
|10    |  scalar_mult_instnce_2                     |cg_scalar_mult_2     |   100|
|11    |    scalar_mult_instance                    |my_mult_6            |    35|
|12    |  scalar_mult_instnce_3                     |cg_scalar_mult_3     |   102|
|13    |    scalar_mult_instance                    |my_mult_5            |    36|
|14    |  sub_instnce                               |cg_vector_subtractor |   140|
|15    |  vect_by_vect_inst                         |vector_by_vector     |   400|
|16    |    \xs[0].instnce.ys[0].my_mult_instance   |my_mult              |    35|
|17    |    \xs[0].instnce.ys[1].my_mult_instance   |my_mult_4            |    35|
|18    |    \xs[1].instnce.zs[0].my_adder_instance  |adder                |    35|
+------+--------------------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 633.035 ; gain = 461.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 1170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 633.035 ; gain = 95.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 633.035 ; gain = 461.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 259 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 633.035 ; gain = 427.379
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 633.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 20:10:48 2017...
