#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 16 14:28:34 2020
# Process ID: 610
# Current directory: /home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1
# Command line: vivado -log mandel_bd_video_mandelbrot_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mandel_bd_video_mandelbrot_gen_0_0.tcl
# Log file: /home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1/mandel_bd_video_mandelbrot_gen_0_0.vds
# Journal file: /home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mandel_bd_video_mandelbrot_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/dev/myelect/video_mandel_gen/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top mandel_bd_video_mandelbrot_gen_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 682 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1686.559 ; gain = 153.688 ; free physical = 2290 ; free virtual = 26341
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mandel_bd_video_mandelbrot_gen_0_0' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ip/mandel_bd_video_mandelbrot_gen_0_0/synth/mandel_bd_video_mandelbrot_gen_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'video_mandelbrot_generator' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/video_mandelbrot_generator.v:12]
	Parameter C_S_AXI_CMD_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CMD_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CMD_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'video_mandelbrot_generator_cmd_s_axi' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/video_mandelbrot_generator_cmd_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_RE_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_RE_V_CTRL bound to: 6'b010100 
	Parameter ADDR_IM_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_IM_V_CTRL bound to: 6'b011100 
	Parameter ADDR_ZOOM_FACTOR_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_ZOOM_FACTOR_V_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/video_mandelbrot_generator_cmd_s_axi.v:208]
INFO: [Synth 8-6155] done synthesizing module 'video_mandelbrot_generator_cmd_s_axi' (1#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/video_mandelbrot_generator_cmd_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'Loop_out_proc24' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Loop_out_proc24.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Loop_out_proc24.v:66]
INFO: [Synth 8-6155] done synthesizing module 'Loop_out_proc24' (2#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Loop_out_proc24.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Mat2AXIvideo.v:252]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Mat2AXIvideo.v:278]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Mat2AXIvideo.v:304]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Mat2AXIvideo.v:366]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (3#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (4#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (5#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIvideo_U0' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/start_for_Mat2AXIvideo_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIvideo_U0_shiftReg' [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/start_for_Mat2AXIvideo_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIvideo_U0_shiftReg' (6#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/start_for_Mat2AXIvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIvideo_U0' (7#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/start_for_Mat2AXIvideo_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'video_mandelbrot_generator' (8#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ipshared/9061/hdl/verilog/video_mandelbrot_generator.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mandel_bd_video_mandelbrot_gen_0_0' (9#1) [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ip/mandel_bd_video_mandelbrot_gen_0_0/synth/mandel_bd_video_mandelbrot_gen_0_0.v:58]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design video_mandelbrot_generator_cmd_s_axi has unconnected port WDATA[18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1741.309 ; gain = 208.438 ; free physical = 2311 ; free virtual = 26363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1744.277 ; gain = 211.406 ; free physical = 2293 ; free virtual = 26345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1744.277 ; gain = 211.406 ; free physical = 2293 ; free virtual = 26345
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ip/mandel_bd_video_mandelbrot_gen_0_0/constraints/video_mandelbrot_generator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.srcs/sources_1/bd/mandel_bd/ip/mandel_bd_video_mandelbrot_gen_0_0/constraints/video_mandelbrot_generator_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.965 ; gain = 0.000 ; free physical = 2159 ; free virtual = 26211
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1928.902 ; gain = 6.938 ; free physical = 2156 ; free virtual = 26208
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2252 ; free virtual = 26307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2252 ; free virtual = 26307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2251 ; free virtual = 26306
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'video_mandelbrot_generator_cmd_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'video_mandelbrot_generator_cmd_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'video_mandelbrot_generator_cmd_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'video_mandelbrot_generator_cmd_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2230 ; free virtual = 26286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 38    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module video_mandelbrot_generator_cmd_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Loop_out_proc24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIvideo_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIvideo_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[31]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[30]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[29]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[28]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[27]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[26]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[25]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[24]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[23]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[22]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[21]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[20]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[19]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WDATA[18]
WARNING: [Synth 8-3331] design video_mandelbrot_generator has unconnected port s_axi_cmd_WSTRB[3]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Loop_out_proc24_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[18]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[19]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[20]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[21]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[22]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[23]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[24]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[25]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[26]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[27]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[28]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[29]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[30]' (FDE) to 'inst/video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\video_mandelbrot_generator_cmd_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_0_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[8]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[8]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[9]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[9]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[10]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[10]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[11]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[11]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[12]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[12]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[13]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[13]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[14]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[14]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[16]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[16]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[17]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[17]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[18]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[18]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[19]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[19]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[20]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[20]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[21]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[21]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[22]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[22]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[15]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[15]' (FDE) to 'inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_B_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_payload_A_reg[23] )
WARNING: [Synth 8-3332] Sequential element (video_mandelbrot_generator_cmd_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module video_mandelbrot_generator.
WARNING: [Synth 8-3332] Sequential element (video_mandelbrot_generator_cmd_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module video_mandelbrot_generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2182 ; free virtual = 26240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2203 ; free virtual = 26258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2715 ; free virtual = 26771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2715 ; free virtual = 26770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2697 ; free virtual = 26753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2697 ; free virtual = 26753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2697 ; free virtual = 26753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2697 ; free virtual = 26753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2697 ; free virtual = 26753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2697 ; free virtual = 26753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     8|
|2     |LUT2  |    13|
|3     |LUT3  |    88|
|4     |LUT4  |    48|
|5     |LUT5  |    47|
|6     |LUT6  |    63|
|7     |MUXF7 |     2|
|8     |FDRE  |   230|
|9     |FDSE  |    10|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------------------+-------------------------------------+------+
|      |Instance                                   |Module                               |Cells |
+------+-------------------------------------------+-------------------------------------+------+
|1     |top                                        |                                     |   509|
|2     |  inst                                     |video_mandelbrot_generator           |   509|
|3     |    Loop_out_proc24_U0                     |Loop_out_proc24                      |    71|
|4     |    Mat2AXIvideo_U0                        |Mat2AXIvideo                         |   176|
|5     |    img_0_data_stream_0_U                  |fifo_w8_d2_A                         |    32|
|6     |      U_fifo_w8_d2_A_ram                   |fifo_w8_d2_A_shiftReg                |    24|
|7     |    img_0_data_stream_1_U                  |fifo_w8_d2_A_0                       |     8|
|8     |    img_0_data_stream_2_U                  |fifo_w8_d2_A_1                       |     9|
|9     |    start_for_Mat2AXIvideo_U0_U            |start_for_Mat2AXIvideo_U0            |    10|
|10    |    video_mandelbrot_generator_cmd_s_axi_U |video_mandelbrot_generator_cmd_s_axi |   203|
+------+-------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2697 ; free virtual = 26753
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1928.902 ; gain = 211.406 ; free physical = 2745 ; free virtual = 26800
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1928.902 ; gain = 396.031 ; free physical = 2745 ; free virtual = 26800
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1928.902 ; gain = 0.000 ; free physical = 2696 ; free virtual = 26752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1928.902 ; gain = 540.352 ; free physical = 2798 ; free virtual = 26854
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1928.902 ; gain = 0.000 ; free physical = 2798 ; free virtual = 26854
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1/mandel_bd_video_mandelbrot_gen_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mandel_bd_video_mandelbrot_gen_0_0, cache-ID = ca86b1d59bbfe185
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1952.914 ; gain = 0.000 ; free physical = 2797 ; free virtual = 26853
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/myelect/video_mandel_gen/proj_1/proj_1.runs/mandel_bd_video_mandelbrot_gen_0_0_synth_1/mandel_bd_video_mandelbrot_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mandel_bd_video_mandelbrot_gen_0_0_utilization_synth.rpt -pb mandel_bd_video_mandelbrot_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 14:29:03 2020...
