#Library	DTJX_DS	1	04/18/2023	17:48:48	specs	DTJX TD/DS Lab Algorithm Created by Andy Since 2022/10/26
#Algorithm	Vt	1	09/19/2003	13:38:09	wat	Threshold voltage at specified Vd. Vt is defined as a Vg when Id reaches \nspecified target.\n
#Algorithm	Bvd	1	03/26/2019	11:44:07	keysight	Drain to source punchthrough voltage with gate and well grounded\n
#Algorithm	Isubmax	1	05/25/2022	16:06:33	keysight	Maximum hot-carrier substrate current (Returns Vgs, Ids, M-factor)
#Algorithm	Ileak	1	10/22/2003	15:55:15	wat	Gate leakage current measurement\n
#Algorithm	Cap_tox	1	05/28/2003	15:18:28	wat	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
#Algorithm	Vt_gm	1	03/26/2003	15:07:46	wat	Linear extrapolated threshold voltage measurement.\nMaximum gm is also measured.
#Algorithm	R2t_fi	1	08/06/2002	16:28:32	wat	Res=Vm/If\n
#Algorithm	Fisv	1	10/28/2002	14:21:59	wat	Force Id, measure Vd\n
#Algorithm	Fvsi	1	08/06/2002	10:20:58	wat	force Vd, measure Id.\n
#Algorithm	Gamma	1	08/07/2002	22:41:17	wat	Gamma=ABS(Vt(Vb)-Vt(Vb=0))/[(ABS(VB=2.7)+2*phi)^0.5-(2*phi)^0.5]\n phi=0.443744
#Algorithm	DIBL	1	03/14/2002	19:12:31	wat	Calculate DIBL=(Vtlin-Vtsat)/(Vdsat-Vdlin)
#Algorithm	R2t_ctm	1	05/27/2003	08:53:16	wat	Res=(Vf/Im-(count/2)*Rs*SQR)/count\n
#Algorithm	PROG	1	08/19/2002	12:11:38	specs	
#Algorithm	Erase	1	08/20/2002	14:29:35	wat	Send EE cell erase pulse
#Algorithm	QRvbd	1	03/21/2019	11:27:15	keysight	
#Algorithm	DUMMY	1	01/15/2003	14:41:25	wat	Output to data file
#Algorithm	ABS	1	11/05/2003	13:29:15	wat	Calculate ABS(A)*T/D
#Algorithm	BETAPNP	1	03/29/2005	12:16:52	wat	PNP Ic Ib Beta current measurement at specified bias point.
#Algorithm	In_out	1	05/31/2002	16:11:26	wat	How to save an hidden parameter. Out = In * Ratio.
#Algorithm	LOG	1	11/05/2003	13:29:15	wat	Calculate ABS(A)*T/D
#Algorithm	DISCHARGE_PC	1	11/19/2004	14:30:41	wat	Description for this Algorithm spec.
#Algorithm	MAX_ABS	1	03/21/2019	11:27:00	keysight	MAX(abs(A),abs(B),abs(C),abs(D))
#Algorithm	Min	1	06/07/2012	09:25:50	wat	Calculate Min
#Algorithm	Isubmax_TB	1	10/09/2014	13:20:35	wat	Maximum hot-carrier substrate current (Returns Vgs, Ids, M-factor)\n2014 base on Isubmax set up TB alg
#Algorithm	PROG_TB	1	05/15/2019	17:33:09	keysight	
#Algorithm	BETAPNP_TB	1	05/15/2019	17:33:09	keysight	PNP Ic Ib Beta current measurement at specified bias point. Base on BETAPNP_QCT
#Algorithm	Erase_TB	1	08/20/2002	14:29:35	wat	Send EE cell erase pulse
#Algorithm	VT_TB	1	03/21/2019	11:26:40	keysight	Threshold voltage at specified Vd. Vt is defined as a Vg when Id reaches specified target.\n2014 base on Vt set TB alg
#Algorithm	Fisv_TB	1	09/01/2014	14:40:17	wat	Force Id, measure Vd\n
#Algorithm	VT_GM_TB	1	11/07/2014	15:49:30	wat	Linear extrapolated threshold voltage measurement.\nMaximum gm is also measured\n2014 base on Vt_gm set up TB alg
#Algorithm	Gamma_TB	1	08/07/2002	22:41:17	wat	Gamma=ABS(Vt(Vb)-Vt(Vb=0))/[(ABS(VB=2.7)+2*phi)^0.5-(2*phi)^0.5]\nphi=0.443744
#Algorithm	Fvsi_TB	1	12/11/2014	08:41:38	wat	Force V, measure I\n2014 base on Fvsi set up TB alg\n
#Algorithm	DIBL_TB	1	03/14/2002	19:12:31	wat	Calculate DIBL=(Vtlin-Vtsat)/(Vdsat-Vdlin)
#Algorithm	Cap_tox_TB	1	11/07/2014	16:22:11	wat	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.\n2014 base on Cap_tox set up TB alg
#Algorithm	R2t_fv	1	03/25/2003	15:49:59	wat	Res=Vf/Im\n
#Algorithm	R3t_fv_TB	1	10/09/2014	13:20:35	wat	Res=Vf/Im\n2014 base on R2t_fv  set up TB alg
#Algorithm	R3t_fi_TB	1	10/09/2014	13:20:35	wat	Res=Vf/Im\nBase on R2t_fv fine tune TJ M\n2014 base on R2t_fi set up TB alg
#Algorithm	RKV	1	07/06/2006	16:28:28	wat	Measure resistance using a Kelvin structur
#Algorithm	BVDS	1	09/26/2006	09:23:41	wat	Measure the source to drain punch-through/ breakdown voltage
#Algorithm	VBK	1	09/28/2006	09:46:05	wat	Measure the junction breakdown voltage
#Algorithm	Idsat_TB	1	11/07/2014	18:17:57	wat	Drain current measurement at specified bias point.\n2014 base on Idsat set up TB alg
#Algorithm	VSF_IBIAS	1	05/29/2013	14:46:16	wat	PNP Ic Ib Beta current measurement at specified bias point.
#Algorithm	VSF_IBIAS_6T	1	05/29/2013	15:19:40	wat	For CIS CTM testkey test 6T.
#Algorithm	Fisv_CIS	1	08/06/2013	16:57:02	wat	Force Id, measure Vd\n
#Algorithm	Fisv_CIS_SWP	1	08/06/2013	16:57:02	wat	Force Id, measure Vd\n
#Algorithm	Bvd_TB	1	11/07/2014	15:45:24	wat	Drain to source punchthrough voltage with gate and well grounded\n2002/3/18\n2014 TB alg base on Bvd
#Algorithm	TTR_Cap_tox	1	07/24/2006	14:39:34	wat	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
#Algorithm	TTR_R2t_ctm	1	05/15/2019	17:33:09	keysight	Res=(R_average-(count/2)*Rs*SQR)/count,RCFV 999 count point function\n
#Algorithm	TTR_R2t_fi	1	08/06/2002	16:28:32	wat	Res=Vm/If\n
#Algorithm	TTR_R2t_fv	1	03/25/2003	15:49:59	wat	Res=Vf/Im\n
#Algorithm	Bvox	1	06/20/2003	10:13:04	wat	Oxide breakdown voltage measurement, use search to seach value\n
#Algorithm	Idsat	1	10/17/2003	15:49:50	wat	Drain current measurement at specified bias point.
#Algorithm	Ileak_PN	1	05/23/2011	16:08:22	wat	ESD PN leakage current measurement with 3 terminal\n
#Algorithm	R4t_Vm	1	05/23/2011	15:39:34	wat	4 terminals resistance measurement\n
#Algorithm	Vth_lin	1	01/21/2003	13:07:17	wat	Description for this Algorithm spec.
#Algorithm	BETAPNP_QCT	1	09/01/2008	13:05:33	wat	PNP Ic Ib Beta current measurement at specified bias point.
#Algorithm	R4t	1	11/24/2022	19:01:33	wat	wat_standard 4 terminals resistance measurement\n
#Algorithm	Bvdb	1	01/15/2010	15:34:33	wat	include s1 and s2. wat_standard QD Drain to source punchthrough voltage with gate and well grounded\n2002/3/18
#Algorithm	DISCHARGE_I	1	10/15/2010	15:32:05	wat	Discharge device for V compliance
#Algorithm	R2t_fi_3T	1	03/01/2010	10:28:21	wat	Res=Vm/If\n
#Algorithm	R2t_fi_all	1	08/06/2002	16:28:32	wat	Res=Vm/If\n
#Algorithm	BETAPNP_VA	1	09/01/2008	13:05:33	wat	PNP Ic Ib Beta current measurement at specified bias point.
#Algorithm	TD_AL_STD	1	01/13/2009	13:03:08	wat	for sram test
#Algorithm	CALC_LOG10	1	09/03/2003	11:28:44	wat	IFD logarithm of base 10 of one absolute value of one parameter
#Algorithm	Rc_fv	1	09/27/2002	16:30:13	wat	Description for this Algorithm spec.
#Algorithm	Vt5	1	10/09/2002	12:13:31	wat	Threshold voltage at specified Vd. Vt is defined as a Vg when Id reaches \nspecified target.\n
#Algorithm	Idsat5	1	08/14/2002	21:56:10	wat	Drain current measurement at specified bias point.
#Algorithm	VTH_GM_TTR	1	07/29/2006	11:00:30	wat	Extract the threshold voltage from Gmax at linear region\n1.modified for initial driving on 9/28\n2.revised GmMax on 12/25
#Algorithm	Idoff_TB	1	11/07/2014	16:00:41	wat	Drain current measurement at specified bias point.\n2014 base on Idoff set up TB alg
#Algorithm	Idsat_updown	1	06/15/2004	08:57:35	wat	Drain current measurement at specified bias point.
#Algorithm	Curve_4I_Vd	1	11/25/2022	12:59:30	wat	Id vs Vd curve
#Algorithm	Curve_4I_Vg	1	10/13/2008	17:17:41	wat	Id vs Vd curve
#Algorithm	Curve_CV84	1	06/11/2009	11:16:08	elt	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
#Algorithm	Curve_sweep_Vd	1	12/16/2005	13:47:32	wat	Sweep Vd, measeure Id,Ig,Is,Ib curve, Vd connect FNPORT(0,3) which is HPSMU.
#Algorithm	Curve_sweep_Vg	1	12/16/2005	13:47:32	wat	Sweep Vg, measeure Id,Ig,Is,Ib curve, Vg connect FNPORT(0,3) which is HPSMU.
#Algorithm	MIN_ABS	1	12/15/2010	10:18:33	wat	MIN(abs(A),abs(B),abs(C),abs(D))
#Algorithm	CV_R4t	1	12/14/2010	09:23:43	wat	wat_standard 4 terminals resistance measurement\n
#Algorithm	Idoff	1	11/23/2022	13:07:17	wat	Ids measurement at Vg=0 and specified Vds
#Algorithm	Idsat_NoUpDw	1	11/06/2007	16:50:17	wat	Drain current measurement at specified bias point.
#Algorithm	Calculation	1	09/03/2003	11:28:44	wat	IFD This algorithm only checks the input againts inh and inl and returns the value
#Algorithm	R2t_fv_3T	1	03/01/2010	10:28:21	wat	Res=Vf/Im\n
#Algorithm	Idsgb_TB	1	09/04/2014	14:11:56	wat	Drain current measurement at specified bias point.
#Algorithm	Ileak_HV	1	10/14/2013	13:10:22	wat	Gate leakage current measurement\n
#Algorithm	Cap_tox_bias	1	10/18/2009	19:52:39	wat	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
#Algorithm	Idsat_updown_hv	1	09/08/2003	20:42:25	wat	wat_standard QD Drain current measurement at specified bias point.
#Algorithm	TTR_Cap_tox_3T	1	03/14/2011	16:25:15	wat	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
#Algorithm	BVDS_V_3T	1	11/10/2004	08:35:18	wat	Drain to source punchthrough voltage with gate and well grounded\n2002/3/18
#Algorithm	TD_BVDS	1	11/22/2011	14:35:44	wat	Measure the source to drain punch-through/ breakdown voltage
#Algorithm	Radius	1	03/22/2019	11:09:16	keysight	distance from current testing position to wafer center
#Algorithm	SRAM_read	1	09/24/2021	21:30:51	specs	Description for this Algorithm spec.
#Algorithm	SRAM_write	1	09/24/2021	21:30:51	specs	Description for this Algorithm spec.
#Algorithm	bvceo_std	1	02/16/2005	16:14:44	specs	Description for this Algorithm spec.
#Algorithm	vth_gm_std	1	08/16/2004	10:06:50	pcm02	Description for this Algorithm spec.
#Algorithm	Swing	1	02/07/2012	16:17:49	wat	Swing=1000*Vstep/slope ,(slope~subthresheld); Add Mcl1 & Mcl2
#Algorithm	Cap_tox_mos	1	04/06/2023	15:31:33	specs	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
#Algorithm	Curve_CV84_MOS	1	04/06/2023	16:30:59	specs	Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
#Algorithm	bvcbo_std	1	11/24/2022	18:37:49	wat	Description for this Algorithm spec.
#Algorithm	bvebo_std	1	11/24/2022	18:56:13	wat	Description for this Algorithm spec.
#Algorithm	Curve_4I_V_R	1	02/06/2023	15:39:32	wat	Id vs Vd curve
#Algorithm	Id_Vd_loop	1	04/06/2023	16:30:59	specs	Id vs Vd curve
#Algorithm	RING_5T	1	12/19/2022	18:31:58	wat	Description for this Algorithm spec.
#Algorithm	Bvs	1	12/19/2022	18:11:55	wat	Drain to source punchthrough voltage with gate and well grounded\n
#Algorithm	Isoff	1	02/06/2023	14:57:50	wat	Ids measurement at Vg=0 and specified Vds
#Algorithm	Id_Vg_loop	1	11/25/2022	18:29:37	wat	Id vs Vd curve
#Algorithm	bvceo_spot	1	02/06/2023	19:08:24	wat	Description for this Algorithm spec.
#Algorithm	R4t_fv	1	04/06/2023	15:38:48	specs	wat_standard 4 terminals resistance measurement\n
#Algorithm	Curve_I_V_R_4T	1	04/06/2023	18:25:28	specs	wat_standard 4 terminals resistance measurement\n
#Algorithm	I_V_DIODE	1	04/18/2023	17:47:23	specs	Id vs Vd curve

$Type: Algorithm
$Name: Vt
$Vers: 1
$Desc: Threshold voltage at specified Vd. Vt is defined as a Vg when Id reaches \nspecified target.\n
$Date: 09/19/2003
$Time: 13:38:09
$User: wat
$-------- --------------- ---- -------- - --------------------------------------------------------------
 INPUT                                                                                                  
          VD=REAL,"V"     .1   -100~100   DRAIN TO SOURCE BIAS                                          
          VB=REAL,"V"     0    -100~100   BULK TO SOURCE BIAS                                           
          IDTARG=REAL,"A" 1u   -.1~.1     DRAIN CURRENT AT VT                                           
          VGMIN=REAL,"V"  0    -100~100   START GATE VOLTAGE                                            
          VGMAX=REAL,"V"  10   -100~100   STOP GATE VOLTAGE                                             
                                                                                                        
 OUTPUT                                                                                                 
          VT=REAL,"V"                     THRESHOLD VOLTAGE                                             
                                                                                                        
 DEVICE                                                                                                 
          ADC=INTEGER     0    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL         1    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER   0    0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          VGSTEP=REAL,"V" .005 -100~100   STEP GATE VOLTAGE                                             
          VGSKIP=INTEGER  3    1~20000    NUMBER OF STEPS TO SKIP IN THE FIRST PART OF SWEEP MEASUREMENT
          VBMOD=INTEGER   0    0,1        VB MODE (0:FORCE VOTAGE,1:FLOATING)                           
                                                                                                        
 TERMINAL                                                                                               
          DRAIN                           DRAIN TERMINAL                                                
          GATE                            GATE TERMINAL                                                 
          SOURCE                          SOURCE TERMINAL                                               
          BULK                            WELL OR BULK                                                  
$-------- --------------- ---- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Bvd
$Vers: 1
$Desc: Drain to source punchthrough voltage with gate and well grounded\n
$Date: 03/26/2019
$Time: 11:44:07
$User: keysight
$-------- --------------- ------------- -------- - ---------------------------------------------------------
 INPUT                                                                                                      
          VG=REAL,"V"     0             -100~100   BIAS VOLTAGE ON GATE                                     
          VDMIN=REAL,"V"  0             -100~100   START DRAIN VOLTAGE                                      
          VDMAX=REAL,"V"  10            -100~100   STOP DRAIN VOLTAGE                                       
          VDSTEP=REAL,"V" .1            -100~100   STEP DRAIN VOLTAGE                                       
          IDTARG=REAL,"A" 1E-6          -.1~.1     TARGET DRAIN CURRENT                                     
          Icomp=REAL,"V"  0.001                    Compliance of Vg                                         
                                                                                                            
                                                                                                            
 OUTPUT                                                                                                     
          BV=REAL,"V"                              DRAIN TO SOURCE PUNCHTHROUGH VOLTAGE                     
 DEVICE                                                                                                     
          ADC=INTEGER     0             0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL         1             0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER   0             0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          VDSKIP=INTEGER  3             0~20000    FOR CALCULATING THE LARGE STEP                           
          RSEARCH=INTEGER 0             0,1        0: OFF, 1:ON                                             
          D_path=STRING   "/tmp"                   SAVE FILE PATH                                           
          D_file=STRING   "rsearch_bvd"            SAVE FILE NAME                                           
                                                                                                            
 TERMINAL                                                                                                   
          DRAIN                                    DRAIN TERMINAL                                           
          GATE                                     GATE TERMINAL                                            
          SOURCE                                   SOURCE TERMINAL                                          
          BULK                                     WELL OR BULK                                             
$-------- --------------- ------------- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Isubmax
$Vers: 1
$Desc: Maximum hot-carrier substrate current (Returns Vgs, Ids, M-factor)
$Date: 05/25/2022
$Time: 16:06:33
$User: keysight
$-------- --------------- -- --------- - --------------------------------------------------------
 INPUT                                                                                           
          VD=REAL,"V"     .1 -100~100    DRAIN TO SOURCE BIAS                                    
          VB=REAL,"V"     0  -100~100    BULK TO SOURCE BIAS                                     
          VGMIN=REAL,"V"  0  -100~100    START GATE VOLTAGE                                      
          VGMAX=REAL,"V"  10 -100~100    STOP GATE VOLTAGE                                       
          VGSTEP=REAL,"V" .1 -100~100    STEP GATE VOLTAGE                                       
          UNIT=INTEGER    0  0,1,2,3,4   0: MKS, 1:pA, 2:uA, 3:mA, 4:nA                          
          T=REAL          1              Isbmx * T                                               
          D=REAL          1              Isbmx / D                                               
                                                                                                 
                                                                                                 
                                                                                                 
                                                                                                 
                                                                                                 
                                                                                                 
                                                                                                 
 OUTPUT                                                                                          
          ISBMX=REAL,"A"                 MAXIMUM VALUE OF ISUB                                   
          VG=REAL,"A"                    GATE VOLTAGE @ISBMX                                     
                                                                                                 
 DEVICE                                                                                          
          ADC=INTEGER     1  0,1         ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5  0~4096      SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2  0,1,2,3     INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                 
                                                                                                 
 TERMINAL                                                                                        
          DRAIN                          DRAIN TERMINAL                                          
          GATE                           GATE TERMINAL                                           
          SOURCE                         SOURCE TERMINAL                                         
          BULK                           WELL OR BULK                                            
$-------- --------------- -- --------- - --------------------------------------------------------

$Type: Algorithm
$Name: Ileak
$Vers: 1
$Desc: Gate leakage current measurement\n
$Date: 10/22/2003
$Time: 15:55:15
$User: wat
$-------- -------------- --- -------- - --------------------------------------------------------------
 INPUT                                                                                                
          VH=REAL,"V"    3.5 -20~20     APPLIED VOLTAGE                                               
          UNIT=INTEGER   0   0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                      
          T=REAL         1              Ig * T                                                        
          D=REAL         1              Ig / D                                                        
 OUTPUT                                                                                               
          ILEAK=REAL,"A"                GATE LEAKAGE CURRENT                                          
 DEVICE                                                                                               
          ADC=INTEGER    1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL        16  0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER  3   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          HOLD=REAL,"S"  .5  0~655.35   HOLD TIME                                                     
          IRNG=REAL,"A"  1n  -.1~.1     GATE CURRENT MEASUREMENT RANGE (0: AUTO, OTHERS: LIMITED AUTO)
          MODE=INTEGER   0   0,1        0:LOW CONNECT GNDU 1:LOW CONNECT SUM FORCE 0V                 
          FLAG=INTEGER   0   0,1        1:output abs(Ileak)                                           
 TERMINAL                                                                                             
          H                             Gate (for Gate leak) / Drain (for juntion leak)               
          L                             Bulk or substract                                             
$-------- -------------- --- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Cap_tox
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
$Date: 05/28/2003
$Time: 15:18:28
$User: wat
$-------- ---------------------- ----------- ------------------- - --------------------------------------
 INPUT                                                                                                   
          VF=REAL,"V"            0           -40~40                VOLTAGE TO APPLY                      
          AREA=REAL,"um^2"       1000                              AREA OF ACTIVE REGION                 
          C0=REAL,"pF"           0                                 offset capacitance of probe-card      
          Darea=REAL             1                                 Cap/Darea for pf/um2                  
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
 OUTPUT                                                                                                  
          TOX=REAL,"Angstrom"                                      OXIDE THICKNESS                       
          CAP=REAL,"pF"                                            OXIDE CAPACITANCE                     
          G=REAL                                                   OXIDE CONDUCTANCE                     
 DEVICE                                                                                                  
          SL=REAL,"V"            30m         0~20                  TEST SIGNAL LEVEL                     
          FREQ=REAL,"Hz"         100k        1E+3,1E+4,1E+5,1E+6   MEASUREMENT FREQUENCY                 
          INTEG=INTEGER          3           1,2,3                 INTEGRATION TIME (1:S, 2:M, 3:L)      
          E0=REAL                8.85418E-14                       Permitivity of free space ( F/cm^2)   
          ED=REAL                3.9                               DIELECTRIC CONSTANT OF INSULATOR      
          Offset=REAL,"Angstrom" 0                                                                       
                                                                                                         
 TERMINAL                                                                                                
          H                                                        CMH ( recommend to bulk/sub or chuck )
          L                                                        CML ( recommend to gate/drain )       
$-------- ---------------------- ----------- ------------------- - --------------------------------------

$Type: Algorithm
$Name: Vt_gm
$Vers: 1
$Desc: Linear extrapolated threshold voltage measurement.\nMaximum gm is also measured.
$Date: 03/26/2003
$Time: 15:07:46
$User: wat
$-------- --------------- -- -------- - --------------------------------------------------------------
 INPUT                                                                                                
          VGMIN=REAL,"V"  0  -100~100   START GATE VOLTAGE                                            
          VGMAX=REAL,"V"  10 -100~100   STOP GATE VOLTAGE                                             
          VGSTEP=REAL,"V" .1 -100~100   STEP GATE VOLTAGE                                             
          VD=REAL,"V"     .1 -100~100   DRAIN TO SOURCE BIAS                                          
          VB=REAL,"V"     0  -100~100   BULK TO SOURCE BIAS                                           
          CHTYP=INTEGER   1  -1,1       1: N-CHANNEL, -1: P-CHANNEL                                   
 OUTPUT                                                                                               
          VT=REAL,"V"                   LINEAR EXTRAPOLATED THRESHOLD VOLTAGE                         
          GM=REAL,"S"                   TRANSCONDUCTANCE                                              
 DEVICE                                                                                               
          ADC=INTEGER     0  0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL         1  0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER   0  0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          NUM=INTEGER     3  2~100      NUMBER OF POINTS TO TAKE INTO CALCULATION OF REGRESSION LINE  
          VGSKIP=INTEGER  3  1~20000    NUMBER OF STEPS TO SKIP IN THE FIRST PART OF SWEEP MEASUREMENT
          IDST=REAL,"A"   1u -.1~.1     CURRENT VALUE WHERE FINE SWEEP IS STARTED                     
          Mode=INTEGER    0             1 for sqr ID                                                  
 TERMINAL                                                                                             
          DRAIN                         DRAIN TERMINAL                                                
          GATE                          GATE TERMINAL                                                 
          SOURCE                        SOURCE TERMINAL                                               
          BULK                          WELL OR BULK                                                  
$-------- --------------- -- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: R2t_fi
$Vers: 1
$Desc: Res=Vm/If\n
$Date: 08/06/2002
$Time: 16:28:32
$User: wat
$-------- --------------- ---- -------- - --------------------------------------------------------
 INPUT                                                                                            
          IFORCE=REAL,"A" 0.1m -0.1~0.1   CURRENT TO APPLY                                        
          FLG=INTEGER     0    0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1    0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1               VIA COUNTS                                              
          UNIT=INTEGER    0    0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL          1               R * T                                                   
          D=REAL          1               R / D                                                   
 OUTPUT                                                                                           
          RES=REAL,"ohm"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER     1    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2    0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"V"  20   -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"   .01  0~655.35   HOLD TIME                                               
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
$-------- --------------- ---- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Fisv
$Vers: 1
$Desc: Force Id, measure Vd\n
$Date: 10/28/2002
$Time: 14:21:59
$User: wat
$-------- --------------- --- -------- - ------------------------------------------------------------
 INPUT                                                                                               
          IH=REAL,"A"     1u  -0.1~0.1   FORCE CURRENT TO DRAIN                                      
                                                                                                     
                                                                                                     
 OUTPUT                                                                                              
          VH=REAL,"V"                    DRAIN VOLTAGE                                               
 DEVICE                                                                                              
          ADC=INTEGER     1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                      
          IV=REAL         5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED    
          INTEG=INTEGER   2   0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                     
          VHCOMP=REAL,"A" 20  -100~100   DRAIN VOLTAGE COMPLIANCE                                    
          HOLD=REAL,"S"   .01 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                   
                                                                                                     
 TERMINAL                                                                                            
          H                                                                                          
          L                                                                                          
          Bulk                           For three terminal measurement, if Bulk=0 then Bulk floating
$-------- --------------- --- -------- - ------------------------------------------------------------

$Type: Algorithm
$Name: Fvsi
$Vers: 1
$Desc: force Vd, measure Id.\n
$Date: 08/06/2002
$Time: 10:20:58
$User: wat
$-------- --------------- --- ---------- - --------------------------------------------------------
 INPUT                                                                                             
          VH=REAL,"V"     0   -100~100     FORCE CURRENT TO DRAIN                                  
                                                                                                   
                                                                                                   
 OUTPUT                                                                                            
          IH=REAL,"A"                      DRAIN VOLTAGE                                           
 DEVICE                                                                                            
          ADC=INTEGER     1   0,1          ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5   0~4096       SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2   0,1,2,3      INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                 
          IHCOMP=REAL,"A" .1  -1E-1~1E-1   DRAIN VOLTAGE COMPLIANCE                                
          HOLD=REAL,"S"   .01 0~655.35     HOLD TIME BEFORE STARTS SWEEP MEASUREMENT               
                                                                                                   
 TERMINAL                                                                                          
          H                                                                                        
          L                                                                                        
$-------- --------------- --- ---------- - --------------------------------------------------------

$Type: Algorithm
$Name: Gamma
$Vers: 1
$Desc: Gamma=ABS(Vt(Vb)-Vt(Vb=0))/[(ABS(VB=2.7)+2*phi)^0.5-(2*phi)^0.5]\n phi=0.443744
$Date: 08/07/2002
$Time: 22:41:17
$User: wat
$-------- --------------- --------- - - --------------------
 INPUT                                                      
          VT_VB0=REAL,"V"               Vtlin at Vb=0       
          VT_VB=REAL,"V"                Vtlin at bias Vb    
          VB=REAL,"V"                   Bias voltage on Bulk
                                                            
 OUTPUT                                                     
          GAMMA=REAL                                        
 DEVICE                                                     
          PHI=REAL        0.4437444                         
 TERMINAL                                                   
$-------- --------------- --------- - - --------------------

$Type: Algorithm
$Name: DIBL
$Vers: 1
$Desc: Calculate DIBL=(Vtlin-Vtsat)/(Vdsat-Vdlin)
$Date: 03/14/2002
$Time: 19:12:31
$User: wat
$-------- --------------- - - - -
 INPUT                           
          VD_LIN=REAL,"V" 0      
          VT_LIN=REAL,"V" 0      
          VD_SAT=REAL,"V" 0      
          VT_SAT=REAL,"V" 0      
                                 
 OUTPUT                          
          DIBL=REAL              
 DEVICE                          
 TERMINAL                        
$-------- --------------- - - - -

$Type: Algorithm
$Name: R2t_ctm
$Vers: 1
$Desc: Res=(Vf/Im-(count/2)*Rs*SQR)/count\n
$Date: 05/27/2003
$Time: 08:53:16
$User: wat
$-------- -------------- --- -------- - --------------------------------------------------------
 INPUT                                                                                          
          VF=REAL,"V"    2   -100~100   VOLTAGE TO APPLY                                        
          R0=REAL,"OHM"  0              Rs                                                      
          SQR=REAL       1              Sqr=(L/W)                                               
          COUNT=REAL     1              VIA COUNTS                                              
          UNIT=INTEGER   0   0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL         1              R * T                                                   
          D=REAL         1              R / D                                                   
 OUTPUT                                                                                         
          RES=REAL,"V"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                         
          ADC=INTEGER    1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL        5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER  2   0,1,2,3    0:RES, 1: R/sqr or R/count)                             
          ICOMP=REAL,"A" .1  -.1~.1     CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"  .01 0~655.35   HOLD TIME                                               
 TERMINAL                                                                                       
          H                             HIGH TERMINAL                                           
          L                             LOW TERMINAL                                            
$-------- -------------- --- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: PROG
$Vers: 1
$Desc: 
$Date: 08/19/2002
$Time: 12:11:38
$User: specs
$-------- ------------------- -------- ------------ - --------------
 INPUT                                                              
          VSG=REAL,"V"        15.5     -100~100                     
          VCG=REAL,"V"        0        -100~100                     
          VB=REAL,"V"         0        -100~100                     
          VD=REAL,"V"         15.5     -100~100       AMPLITUDE1    
          WIDTH=REAL,"SEC"    0.001                                 
          DELAY=REAL,"SEC"    0.1                                   
          LEADING=REAL,"SEC"  0.00001                               
          TRAILING=REAL,"SEC" 0.00001                               
                                                                    
                                                                    
                                                                    
                                                                    
 OUTPUT                                                             
                                                                    
                                                                    
                                                                    
                                                                    
                                                                    
                                                                    
 DEVICE                                                             
          TYPE=INTEGER        1        1,-1                         
          AMPLITUDE2=REAL                                           
          BASE=REAL,"V"                -19.0~19.0                   
          LOAD=REAL           999000.0 2.5~999000.0                 
          PNO=REAL            1.0                                   
          PERIOD=REAL         0.15                                  
 TERMINAL                                                           
          DRAIN                                       DRAIN TERMINAL
          SGATE                                       SELECT GATE   
          CGATE                                       CONTROL GATE  
          SOURCE                                      SOURCE        
          BULK                                        WELL OR BULK  
$-------- ------------------- -------- ------------ - --------------

$Type: Algorithm
$Name: Erase
$Vers: 1
$Desc: Send EE cell erase pulse
$Date: 08/20/2002
$Time: 14:29:35
$User: wat
$-------- ------------------- -------- ------------ - ----------------------------
 INPUT                                                                            
          VD=REAL,"V"         0        -100~100                                   
          VSG=REAL,"V"        15.5     -100~100                                   
          VCG=REAL,"V"        15.5     -19.9~19.9     AMPLITUDE1                  
          VS=REAL,"V"         0        -100~100                                   
          VB=REAL,"V"         0        -100~100                                   
          WIDTH=REAL          0.001                                               
          DELAY=REAL          0.1                                                 
          LEADING=REAL        0.00001                                             
          TRAILING=REAL       0.00001                                             
                                                                                  
                                                                                  
 OUTPUT                                                                           
 DEVICE                                                                           
          FLOATING=INTEGER    1        1,-1           -1 for floating and 1 for 0v
          TYPE=INTEGER        1        1,-1                                       
          AMPLITUDE2=REAL,"V"                                                     
          BASE=REAL,"V"                -19.0~19.0                                 
          LOAD=REAL,"SEC"     999000.0 2.5~999000.0                               
          PNO=REAL,"SEC"      1.0                                                 
          PERIOD=REAL,"SEC"   0.5                                                 
 TERMINAL                                                                         
          DRAIN                                       DRAIN TERMINAL              
          SGATE                                       SELECT GATE                 
          CGATE                                       CONTROL GATE                
          SOURCE                                      SOURCE                      
          BULK                                        WELL OR BULK                
$-------- ------------------- -------- ------------ - ----------------------------

$Type: Algorithm
$Name: QRvbd
$Vers: 1
$Desc: 
$Date: 03/21/2019
$Time: 11:27:15
$User: keysight
$-------- ------------------ ----- - - -----------------
 INPUT                                                  
          Type=REAL          -1                         
          Tox=REAL,"Ang"     120       Oxide thickness  
          Vstep=REAL,"V"     -0.19     Step voltage     
          Vstop=REAL,"V"     -30       Stop voltage     
          Tstress=REAL,"Sec" 0.03      Stress time      
          V_test=REAL,"V"    -1.5      Test voltage     
          R_stop=REAL,"Ohm"  1.E5      Isolation spec   
          Vstress=REAL       0                          
 OUTPUT                                                 
          Vbd=REAL,"V"                 Breakdown voltage
 DEVICE                                                 
                                                        
 TERMINAL                                               
          Hi                           Hi pin           
          Lo                           Lo pin           
          Bulk                         Bulk pin         
$-------- ------------------ ----- - - -----------------

$Type: Algorithm
$Name: DUMMY
$Vers: 1
$Desc: Output to data file
$Date: 01/15/2003
$Time: 14:41:25
$User: wat
$-------- ----------- - - - -
 INPUT                       
          Input=REAL         
          Offset=REAL        
                             
 OUTPUT                      
          Output=REAL        
 DEVICE                      
                             
 TERMINAL                    
$-------- ----------- - - - -

$Type: Algorithm
$Name: ABS
$Vers: 1
$Desc: Calculate ABS(A)*T/D
$Date: 11/05/2003
$Time: 13:29:15
$User: wat
$-------- ------ - - - ------------
 INPUT                             
          A=REAL 1     ABS(A)      
          T=REAL 1     ABS(A)*T    
          D=REAL 1     ABS(A)/D    
 OUTPUT                            
          C=REAL       C=ABS(A)*T/D
 DEVICE                            
 TERMINAL                          
$-------- ------ - - - ------------

$Type: Algorithm
$Name: BETAPNP
$Vers: 1
$Desc: PNP Ic Ib Beta current measurement at specified bias point.
$Date: 03/29/2005
$Time: 12:16:52
$User: wat
$-------- -------------- ---- -------- - ---------------------------------------------------------
 INPUT                                                                                            
          VBE=REAL,"V"   -0.7 -100~100   Base TO Emitter BIAS                                     
          VCE=REAL,"V"   -1.4 -100~100   Collector TO Emitter BIAS                                
          UNIT=INTEGER   0    0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          T=REAL         1               *T                                                       
          D=REAL         1               /D                                                       
                                                                                                  
                                                                                                  
 OUTPUT                                                                                           
          IB=REAL,"A"                    Base CURRENT                                             
          IC=REAL,"A"                    Collector CURRENT                                        
          BETAPNP=REAL                   Ic/Ib                                                    
 DEVICE                                                                                           
          ADC=INTEGER    0    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL        1    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER  0    0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"  0.02 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IBRNG=REAL,"A" 0    -.1~.1     Bias CURRENT MEASUREMENT RANGE (0:AUTO RANGE)            
          ICRNG=REAL,"A" 0    -.1~.1     Collet CURRENT MEASUREMENT RANGE (0:AUTO RANGE)          
                                                                                                  
 TERMINAL                                                                                         
          B                              Base TERMINAL                                            
          C                              Collector TERMINAL                                       
          E                              Emitter TERMINAL                                         
$-------- -------------- ---- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: In_out
$Vers: 1
$Desc: How to save an hidden parameter. Out = In * Ratio.
$Date: 05/31/2002
$Time: 16:11:26
$User: wat
$-------- ------------------- - - - -
 INPUT                               
          In=REAL                    
          Ratio=REAL,"number" 1      
                                     
 OUTPUT                              
          Out                        
 DEVICE                              
                                     
 TERMINAL                            
$-------- ------------------- - - - -

$Type: Algorithm
$Name: LOG
$Vers: 1
$Desc: Calculate ABS(A)*T/D
$Date: 11/05/2003
$Time: 13:29:15
$User: wat
$-------- ------ - - - ------------
 INPUT                             
          A=REAL 1     ABS(A)      
          T=REAL 1     ABS(A)*T    
          D=REAL 1     ABS(A)/D    
 OUTPUT                            
          C=REAL       C=ABS(A)*T/D
 DEVICE                            
 TERMINAL                          
$-------- ------ - - - ------------

$Type: Algorithm
$Name: DISCHARGE_PC
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 11/19/2004
$Time: 14:30:41
$User: wat
$-------- - - - - -
 INPUT             
 OUTPUT            
 DEVICE            
 TERMINAL          
$-------- - - - - -

$Type: Algorithm
$Name: MAX_ABS
$Vers: 1
$Desc: MAX(abs(A),abs(B),abs(C),abs(D))
$Date: 03/21/2019
$Time: 11:27:00
$User: keysight
$-------- ------------ - ------------ - -
 INPUT                                   
          A=REAL       0 -1E+36~1E+36    
          B=REAL       0 -1E+36~1E+36    
          C=REAL       0 -1E+36~1E+36    
          D=REAL       0 -1E+36~1E+36    
 OUTPUT                                  
          MAX_ABS=REAL                   
                                         
 DEVICE                                  
 TERMINAL                                
$-------- ------------ - ------------ - -

$Type: Algorithm
$Name: Min
$Vers: 1
$Desc: Calculate Min
$Date: 06/07/2012
$Time: 09:25:50
$User: wat
$-------- ------ ---- ------------ - --------------
 INPUT                                             
          A=REAL 1E12 -1E+12~1E+12   Data A        
          B=REAL 1E12 -1E+12~1E+12   Data B        
          C=REAL 1E12 -1E+12~1E+12   Data C        
          D=REAL 1E12 -1E+12~1E+12   Data D        
 OUTPUT                                            
          E=REAL                     D=Min(A,B,C,D)
 DEVICE                                            
 TERMINAL                                          
$-------- ------ ---- ------------ - --------------

$Type: Algorithm
$Name: Isubmax_TB
$Vers: 1
$Desc: Maximum hot-carrier substrate current (Returns Vgs, Ids, M-factor)\n2014 base on Isubmax set up TB alg
$Date: 10/09/2014
$Time: 13:20:35
$User: wat
$-------- --------------- -- ----------- - --------------------------------------------------------
 INPUT                                                                                             
          TYPE=REAL       1  1,-1          1:Nmos;-1:Pmos                                          
          VD=REAL,"V"     1  -100~100      DRAIN TO SOURCE BIAS default Vd=1                       
          VB=REAL,"V"     0  -100~100      BULK TO SOURCE BIAS default Vb=0                        
          VGMIN=REAL,"V"  0  -100~100      START GATE VOLTAGE Default Vgmin=0                      
          VGMAX=REAL,"V"  10 -100~100      STOP GATE VOLTAGE  Default Vgmax=10                     
          VGSTEP=REAL,"V" .1 -100~100      STEP GATE VOLTAGE   Default Vgstep=0.1                  
          UNIT=INTEGER    0  0,1,2,3,4,5   0: A, 1:pA, 2:nA, 3:uA, 4:mA, 5:Log10                   
          T=REAL          1                Isbmx * T                                               
          D=REAL          1                Isbmx / D                                               
                                                                                                   
                                                                                                   
                                                                                                   
                                                                                                   
                                                                                                   
                                                                                                   
                                                                                                   
 OUTPUT                                                                                            
          ISBMX=REAL,"A"                   MAXIMUM VALUE OF ISUB                                   
                                                                                                   
 DEVICE                                                                                            
          ADC=INTEGER     0  0,1           ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5  0~4096        SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   0  0,1,2,3       INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                 
                                                                                                   
 TERMINAL                                                                                          
          DRAIN                            DRAIN TERMINAL                                          
          GATE                             GATE TERMINAL                                           
          SOURCE                           SOURCE TERMINAL                                         
          BULK                             WELL OR BULK                                            
$-------- --------------- -- ----------- - --------------------------------------------------------

$Type: Algorithm
$Name: PROG_TB
$Vers: 1
$Desc: 
$Date: 05/15/2019
$Time: 17:33:09
$User: keysight
$-------- ------------------- -------- ------------ - ------------------
 INPUT                                                                  
          VSG=REAL,"V"        1        -100~100       Default  1V       
          VCG=REAL,"V"        0        -100~100       Default  0V       
          VB=REAL,"V"         0        -100~100       Default  0V       
          VD=REAL,"V"         1        -100~100       Default  0V       
          WIDTH=REAL,"SEC"    0.001                   Default  0.001sec 
          DELAY=REAL,"SEC"    0.1                     Default 0.1sec    
          LEADING=REAL,"SEC"  0.00001                 Default 0.00001sec
          TRAILING=REAL,"SEC" 0.00001                 Default 0.00001sec
                                                                        
                                                                        
                                                                        
                                                                        
 OUTPUT                                                                 
                                                                        
                                                                        
                                                                        
                                                                        
                                                                        
                                                                        
 DEVICE                                                                 
          TYPE=INTEGER        1        1,-1                             
          AMPLITUDE2=REAL                                               
          BASE=REAL,"V"                -19.0~19.0                       
          LOAD=REAL           999000.0 2.5~999000.0                     
          PNO=REAL            1.0                                       
          PERIOD=REAL         0.15                                      
 TERMINAL                                                               
          DRAIN                                       DRAIN TERMINAL    
          SGATE                                       SELECT GATE       
          CGATE                                       CONTROL GATE      
          SOURCE                                      SOURCE            
          BULK                                        WELL OR BULK      
$-------- ------------------- -------- ------------ - ------------------

$Type: Algorithm
$Name: BETAPNP_TB
$Vers: 1
$Desc: PNP Ic Ib Beta current measurement at specified bias point. Base on BETAPNP_QCT
$Date: 05/15/2019
$Time: 17:33:09
$User: keysight
$-------- ---------------- ---- --------- - ---------------------------------------------------------
 INPUT                                                                                               
          VBE=REAL,"V"     -0.7 -100~100    Base TO Emitter BIAS                                     
          VCE=REAL,"V"     -1.4 -100~100    Collector TO Emitter BIAS                                
          UNIT=INTEGER     0    0,1,2,3,4   0: A, 1:pA, 2:uA, 3:mA,4:LOG10                           
          IE=REAL,"A"      1E-6             Current forced in Emitter                                
          VELIMIT=REAL,"V" 20               Voltage limit in measuring Emitter                       
          W=REAL           1                *W                                                       
          L=REAL           1                /L                                                       
                                                                                                     
                                                                                                     
 OUTPUT                                                                                              
          IB=REAL,"A"                       Base CURRENT                                             
          IC=REAL,"A"                       Collector CURRENT                                        
          BETAPNP=REAL                      Ic/Ib                                                    
          VE=REAL,"V"                       Emitter Voltage                                          
 DEVICE                                                                                              
          ADC=INTEGER      0    0,1         ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL          1    0~4096      SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER    0    0,1,2,3     INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"    0.02 0~655.35    HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IBRNG=REAL,"A"   0    -.1~.1      Bias CURRENT MEASUREMENT RANGE (0:AUTO RANGE)            
          ICRNG=REAL,"A"   0    -.1~.1      Collet CURRENT MEASUREMENT RANGE (0:AUTO RANGE)          
          VERNG=REAL,"V"   0    -20~20      Emitter voltage measurement range (0:AUTO RANGE)         
                                                                                                     
 TERMINAL                                                                                            
          B                                 Base TERMINAL                                            
          C                                 Collector TERMINAL                                       
          E                                 Emitter TERMINAL                                         
          Psub                              Substrate TERMINAL                                       
$-------- ---------------- ---- --------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Erase_TB
$Vers: 1
$Desc: Send EE cell erase pulse
$Date: 08/20/2002
$Time: 14:29:35
$User: wat
$-------- ------------------- -------- ------------ - ----------------------------
 INPUT                                                                            
          VD=REAL,"V"         0        -100~100                                   
          VSG=REAL,"V"        15.5     -100~100                                   
          VCG=REAL,"V"        15.5     -19.9~19.9     AMPLITUDE1                  
          VS=REAL,"V"         0        -100~100                                   
          VB=REAL,"V"         0        -100~100                                   
          WIDTH=REAL          0.001                                               
          DELAY=REAL          0.1                                                 
          LEADING=REAL        0.00001                                             
          TRAILING=REAL       0.00001                                             
                                                                                  
                                                                                  
 OUTPUT                                                                           
 DEVICE                                                                           
          FLOATING=INTEGER    1        1,-1           -1 for floating and 1 for 0v
          TYPE=INTEGER        1        1,-1                                       
          AMPLITUDE2=REAL,"V"                                                     
          BASE=REAL,"V"                -19.0~19.0                                 
          LOAD=REAL,"SEC"     999000.0 2.5~999000.0                               
          PNO=REAL,"SEC"      1.0                                                 
          PERIOD=REAL,"SEC"   0.5                                                 
 TERMINAL                                                                         
          DRAIN                                       DRAIN TERMINAL              
          SGATE                                       SELECT GATE                 
          CGATE                                       CONTROL GATE                
          SOURCE                                      SOURCE                      
          BULK                                        WELL OR BULK                
$-------- ------------------- -------- ------------ - ----------------------------

$Type: Algorithm
$Name: VT_TB
$Vers: 1
$Desc: Threshold voltage at specified Vd. Vt is defined as a Vg when Id reaches specified target.\n2014 base on Vt set TB alg
$Date: 03/21/2019
$Time: 11:26:40
$User: keysight
$-------- --------------- ----- -------- - --------------------------------------------------------------
 INPUT                                                                                                   
          Type=INTEGER    1     1,-1       1:NMOS;-1 PMOS                                                
          VD=REAL,"V"     .1    -100~100   DRAIN TO SOURCE BIAS                                          
          VB=REAL,"V"     0     -100~100   BULK TO SOURCE BIAS                                           
          IDTARG=REAL,"A" 1.E-6 -.1~.1     DRAIN CURRENT AT VT                                           
          Vgstart=REAL    1     1,-1       -1: Nmos sweep from "-"Vgmin,and Pmos from "+"Vgmin; 1: Normal
          VGMIN=REAL,"V"  0     -100~100   START GATE VOLTAGE                                            
          VGMAX=REAL,"V"  10    -100~100   STOP GATE VOLTAGE                                             
          VGSTEP=REAL,"V" .005  -100~100   STEP GATE VOLTAGE                                             
          W=REAL          1                *W                                                            
          L=REAL          1                /L                                                            
                                                                                                         
 OUTPUT                                                                                                  
          VT=REAL,"V"                      THRESHOLD VOLTAGE                                             
                                                                                                         
 DEVICE                                                                                                  
          ADC=INTEGER     0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL         1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER   0     0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          VGSKIP=INTEGER  3     1~20000    NUMBER OF STEPS TO SKIP IN THE FIRST PART OF SWEEP MEASUREMENT
          VBMOD=INTEGER   0     0,1        VB MODE (0:FORCE VOTAGE,1:FLOATING)                           
                                                                                                         
 TERMINAL                                                                                                
          DRAIN                            DRAIN TERMINAL                                                
          GATE                             GATE TERMINAL                                                 
          SOURCE                           SOURCE TERMINAL                                               
          BULK                             WELL OR BULK                                                  
$-------- --------------- ----- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Fisv_TB
$Vers: 1
$Desc: Force Id, measure Vd\n
$Date: 09/01/2014
$Time: 14:40:17
$User: wat
$-------- --------------- ---- -------- - ------------------------------------------------------------
 INPUT                                                                                                
          IH=REAL,"A"     1u   -0.1~0.1   FORCE CURRENT TO DRAIN                                      
                                                                                                      
                                                                                                      
 OUTPUT                                                                                               
          VH=REAL,"V"                     H VOLTAGE                                                   
 DEVICE                                                                                               
          ADC=INTEGER     0    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                      
          IV=REAL         5    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED    
          INTEG=INTEGER   1    0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                     
          VHCOMP=REAL,"A" 20   -100~100   H  VOLTAGE COMPLIANCE                                       
          HOLD=REAL,"S"   .005 0~655.35   HOLD TIME BEFORE STARTS  MEASUREMENT                        
          MODE=REAL       0    0,1        0: SMU+GROUND; 1:SMU+SMU                                    
                                                                                                      
 TERMINAL                                                                                             
          H                               Current force terminal                                      
          L                               SMU or GROUND                                               
          Bulk                            For three terminal measurement, if Bulk=0 then Bulk floating
$-------- --------------- ---- -------- - ------------------------------------------------------------

$Type: Algorithm
$Name: VT_GM_TB
$Vers: 1
$Desc: Linear extrapolated threshold voltage measurement.\nMaximum gm is also measured\n2014 base on Vt_gm set up TB alg
$Date: 11/07/2014
$Time: 15:49:30
$User: wat
$-------- --------------- ----- -------- - --------------------------------------------------------------
 INPUT                                                                                                   
          Type=INTEGER    1     -1,1       1: Nmos, -1: Pmos                                             
          Vstart=REAL     1     1,-1       -1: Nmos sweep from "-"Vgmin,and Pmos from "+"Vgmin; 1: Normal
          VGMIN=REAL,"V"  0.1   -100~100   START GATE VOLTAGE                                            
          VGMAX=REAL,"V"  10    -100~100   STOP GATE VOLTAGE                                             
          VGSTEP=REAL,"V" .001  -100~100   STEP GATE VOLTAGE                                             
          VD=REAL,"V"     .05   -100~100   DRAIN TO SOURCE BIAS                                          
          VB=REAL,"V"     0     -100~100   BULK TO SOURCE BIAS                                           
          IDST=REAL,"A"   1E-06 -.1~.1     CURRENT VALUE WHERE FINE SWEEP IS STARTED                     
          Hold=REAL,"S"   0.05  0~625      Hold time for measure                                         
 OUTPUT                                                                                                  
          VT=REAL,"V"                      LINEAR EXTRAPOLATED THRESHOLD VOLTAGE                         
          GM=REAL,"S"                      TRANSCONDUCTANCE                                              
 DEVICE                                                                                                  
          ADC=INTEGER     0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL         1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER   0     0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          NUM=INTEGER     3     2~100      NUMBER OF POINTS TO TAKE INTO CALCULATION OF REGRESSION LINE  
          VGSKIP=INTEGER  3     1~20000    NUMBER OF STEPS TO SKIP IN THE FIRST PART OF SWEEP MEASUREMENT
          Mode=INTEGER    0                0: Linear region; 1: Sturated region                          
 TERMINAL                                                                                                
          DRAIN                            DRAIN TERMINAL                                                
          GATE                             GATE TERMINAL                                                 
          SOURCE                           SOURCE TERMINAL                                               
          BULK                             WELL OR BULK                                                  
$-------- --------------- ----- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Gamma_TB
$Vers: 1
$Desc: Gamma=ABS(Vt(Vb)-Vt(Vb=0))/[(ABS(VB=2.7)+2*phi)^0.5-(2*phi)^0.5]\nphi=0.443744
$Date: 08/07/2002
$Time: 22:41:17
$User: wat
$-------- --------------- --------- - - --------------------
 INPUT                                                      
          VT_VB0=REAL,"V"               Vtlin at Vb=0       
          VT_VB=REAL,"V"                Vtlin at bias Vb    
          VB=REAL,"V"                   Bias voltage on Bulk
                                                            
 OUTPUT                                                     
          GAMMA=REAL                                        
 DEVICE                                                     
          PHI=REAL        0.4437444                         
 TERMINAL                                                   
$-------- --------------- --------- - - --------------------

$Type: Algorithm
$Name: Fvsi_TB
$Vers: 1
$Desc: Force V, measure I\n2014 base on Fvsi set up TB alg\n
$Date: 12/11/2014
$Time: 08:41:38
$User: wat
$-------- --------------- ---- --------- - --------------------------------------------------------------------
 INPUT                                                                                                         
          VH=REAL,"V"     0    -100~100    H FORCE VOLTAGE                                                     
          VL=REAL,"V"     0    -100~100    L FORCE VOLTAGE                                                     
          UNIT=INTEGER    0    0,1,2,3,4   0 A; 1 mA; 2 uA; 3 pA; 4 LOG10                                      
          WD=REAL         1                Ih*WD                                                               
          LN=REAL         1                Ih/LN                                                               
          BRIDGE=REAL     0    0,1         0: in device leakage ; 1: Two device Iso test                       
                                                                                                               
                                                                                                               
 OUTPUT                                                                                                        
          IH=REAL                          H CURRENT                                                           
 DEVICE                                                                                                        
          ADC=INTEGER     0    0,1         ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                              
          IV=REAL         5    0~4096      SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED            
          INTEG=INTEGER   1    0,1,2,3     INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                             
          IHCOMP=REAL,"A" .1   -.1~.1      H CURRENT COMPLANCE                                                 
          HOLD=REAL,"S"   .005 0~655.35    HOLD TIME BEFORE STARTS  MEASUREMENT                                
          MODE=REAL       0    0,1         0: SMU+GROUND; 1:SMU+SMU                                            
          IRNG=REAL       1E-9 0~0.1       CURRENT MEASURE RINGE                                               
          MODE1=REAL      0    0,1,-1      0 Auto measure Ih=Ih*Wd/Ln; 1 Ih=ABS(Ih)*Wd/Ln; -1 Ih=-ABS(Ih)*Wd/Ln
                                                                                                               
 TERMINAL                                                                                                      
          H                                H terminal V force                                                  
          L                                L terminal V force                                                  
          Bulk                             For three terminal measurement, if Bulk=0 then Bulk floating        
$-------- --------------- ---- --------- - --------------------------------------------------------------------

$Type: Algorithm
$Name: DIBL_TB
$Vers: 1
$Desc: Calculate DIBL=(Vtlin-Vtsat)/(Vdsat-Vdlin)
$Date: 03/14/2002
$Time: 19:12:31
$User: wat
$-------- --------------- - - - -
 INPUT                           
          VD_LIN=REAL,"V" 0      
          VT_LIN=REAL,"V" 0      
          VD_SAT=REAL,"V" 0      
          VT_SAT=REAL,"V" 0      
                                 
 OUTPUT                          
          DIBL=REAL              
 DEVICE                          
 TERMINAL                        
$-------- --------------- - - - -

$Type: Algorithm
$Name: Cap_tox_TB
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.\n2014 base on Cap_tox set up TB alg
$Date: 11/07/2014
$Time: 16:22:11
$User: wat
$-------- ---------------------- ----------- ------ - --------------------------------------
 INPUT                                                                                      
          VF=REAL,"V"            0           -40~40   VOLTAGE TO APPLY                      
          AREA=REAL,"um^2"       1000                 AREA OF ACTIVE REGION                 
          C0=REAL,"pF"           0                    offset capacitance of probe-card      
          Darea=REAL             1                    Cap/Darea for pf/um2                  
          hold=REAL,"sec"        0.05                 Delay time before measure             
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
 OUTPUT                                                                                     
          TOX=REAL,"Angstrom"                         OXIDE THICKNESS                       
          CAP=REAL,"pF"                               OXIDE CAPACITANCE                     
          G=REAL                                      OXIDE CONDUCTANCE                     
 DEVICE                                                                                     
          SL=REAL,"V"            30m         0~20     TEST SIGNAL LEVEL                     
          FREQ=REAL,"Hz"         100k                 MEASUREMENT FREQUENCY                 
          INTEG=INTEGER          2           1,2,3    INTEGRATION TIME (1:S, 2:M, 3:L)      
          E0=REAL                8.85418E-14          Permitivity of free space ( F/cm^2)   
          ED=REAL                3.9                  DIELECTRIC CONSTANT OF INSULATOR      
          Offset=REAL,"Angstrom" 0                                                          
                                                                                            
 TERMINAL                                                                                   
          H                                           CMH ( recommend to bulk/sub or chuck )
          L                                           CML ( recommend to gate/drain )       
$-------- ---------------------- ----------- ------ - --------------------------------------

$Type: Algorithm
$Name: R2t_fv
$Vers: 1
$Desc: Res=Vf/Im\n
$Date: 03/25/2003
$Time: 15:49:59
$User: wat
$-------- ---------------- --- -------- - --------------------------------------------------------
 INPUT                                                                                            
          VF=REAL,"V"      2   -100~100   VOLTAGE TO APPLY                                        
          FLG=INTEGER      0   0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL         1   0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL       1              VIA COUNTS                                              
          UNIT=INTEGER     0   0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL           1              R * T                                                   
          D=REAL           1              R / D                                                   
 OUTPUT                                                                                           
          RES=REAL,"ohm"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER      1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL          5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER    2   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          ICOMP=REAL,"A"   .1  -.1~.1     CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"    .01 0~655.35   HOLD TIME                                               
          WAIT_TH=REAL,"S" .1  0~655.35   HOLD TIME AFTER DISCHARGE                               
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
$-------- ---------------- --- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: R3t_fv_TB
$Vers: 1
$Desc: Res=Vf/Im\n2014 base on R2t_fv  set up TB alg
$Date: 10/09/2014
$Time: 13:20:35
$User: wat
$-------- -------------- --- -------- - --------------------------------------------------------
 INPUT                                                                                          
          VF=REAL,"V"    2   -100~100   VOLTAGE TO APPLY                                        
          FLG=INTEGER    0   0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL       1   0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL     1              VIA COUNTS                                              
          UNIT=INTEGER   0   0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          Ln=REAL        1              R * L                                                   
          Wn=REAL        1              R / W                                                   
 OUTPUT                                                                                         
          RES=REAL                      RESISTANCE OR RHO                                       
 DEVICE                                                                                         
          ADC=INTEGER    0   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL        5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER  1   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          ICOMP=REAL,"A" .1  -.1~.1     CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"  .01 0~655.35   HOLD TIME                                               
          MODE=REAL      0   0,1        0:Ground ;  1:SMU  Mode . Default=0                     
 TERMINAL                                                                                       
          H                             HIGH TERMINAL                                           
          L                             LOW TERMINAL                                            
          SUB                           SUB TERMINAL                                            
$-------- -------------- --- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: R3t_fi_TB
$Vers: 1
$Desc: Res=Vf/Im\nBase on R2t_fv fine tune TJ M\n2014 base on R2t_fi set up TB alg
$Date: 10/09/2014
$Time: 13:20:35
$User: wat
$-------- --------------- ---- -------- - --------------------------------------------------------
 INPUT                                                                                            
          Iforce=REAL,"A" 0.1m -0.1~0.1   CURRENT TO APPLY                                        
          FLG=INTEGER     0    0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1    0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1               VIA COUNTS                                              
          UNIT=INTEGER    0    0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          Ln=REAL         1               R * L                                                   
          Wn=REAL         1               R / W                                                   
 OUTPUT                                                                                           
          RES=REAL                        RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER     0    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   1    0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"A"  20   -20~20     CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"   .01  0~655.35   HOLD TIME                                               
          MODE=REAL       0    0,1        0:Ground ;  1:SMU  Mode . Default=0                     
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
          SUB                             SUB TERMINAL                                            
$-------- --------------- ---- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: RKV
$Vers: 1
$Desc: Measure resistance using a Kelvin structur
$Date: 07/06/2006
$Time: 16:28:28
$User: wat
$-------- ----------------- - - - ---------------------------
 INPUT                                                       
          W=REAL,"um"             Line width                 
          N0=REAL           1     Squares of sheet resistance
          ITEST=REAL,"A"    0     Force current              
          VBS=REAL,"volts"        Bulk voltage               
 OUTPUT                                                      
          RKV=REAL,"ohm/sq"                                  
#         VM1=REAL,"VOLT"                                    
#         VM2=REAL,"VOLT"                                    
#         ITEST_AC=REAL,"A"                                  
 DEVICE                                                      
                                                             
 TERMINAL                                                    
          IFORCE                  Iforce                     
          VMEA1                   Vmea1                      
          VMEA2                   Vmea2                      
          COM                     Com                        
          BULK                    Bulk                       
$-------- ----------------- - - - ---------------------------

$Type: Algorithm
$Name: BVDS
$Vers: 1
$Desc: Measure the source to drain punch-through/ breakdown voltage
$Date: 09/26/2006
$Time: 09:23:41
$User: wat
$-------- -------------------- - --------- - ----------------------------------------------------------------
 INPUT                                                                                                       
          P=INTEGER            1             1:NMOS, -1:PMOS                                                 
          W=REAL,"um"          0             Channel Width                                                   
          L=REAL,"um"          0             Channel Length                                                  
          IDCRI=REAL,"A/um"    0             Test current density                                            
          VDSTART=REAL,"volts" 0             Drain start voltage                                             
          VBS=REAL,"volts"     0             Body voltage                                                    
          FLAG=INTEGER         1             Normalize flag, 1: IDCRI is current density, 0: IDCRI is current
          MODE=INTEGER         0 0,1         Measurement Mode, 0: Force current, 1: Sweep voltage            
 OUTPUT                                                                                                      
          BVDS=REAL,"V"          -9~-7~7~9   Source/Drain Punch-Through Breakdown Voltage                    
 DEVICE                                                                                                      
 TERMINAL                                                                                                    
          D                                  Drain terminal                                                  
          G                                  Gate Terminal                                                   
          S                                  Source terminal                                                 
          B                                  Bulk terminal                                                   
$-------- -------------------- - --------- - ----------------------------------------------------------------

$Type: Algorithm
$Name: VBK
$Vers: 1
$Desc: Measure the junction breakdown voltage
$Date: 09/28/2006
$Time: 09:46:05
$User: wat
$-------- --------------- - ---- - ----------------------------------------------------
 INPUT                                                                                 
          P=INTEGER       1 1,-1   1: NMOS, -1: PMOS                                   
          AR=REAL,"um^2"  0        Area of junction in um^2                            
          PE=REAL,"um"    0        Peripheral length of diode in um                    
          N=INTEGER                Finger numbers of AA                                
          IJTEST=REAL,"A"          Force current btw Hi & Lo in uA                     
          MODE=INTEGER    0 0,1    Measurement Mode, 0: Force current, 1: Sweep voltage
                                                                                       
                                                                                       
                                                                                       
                                                                                       
 OUTPUT                                                                                
          VJBK=REAL,"V"            Reverse bias junction voltage at Ijtest             
 DEVICE                                                                                
                                                                                       
 TERMINAL                                                                              
          FORCE                    Force terminal                                      
          COM                      Sence terminal                                      
$-------- --------------- - ---- - ----------------------------------------------------

$Type: Algorithm
$Name: Idsat_TB
$Vers: 1
$Desc: Drain current measurement at specified bias point.\n2014 base on Idsat set up TB alg
$Date: 11/07/2014
$Time: 18:17:57
$User: wat
$-------- ------------------- ----- --------- - ---------------------------------------------------------
 INPUT                                                                                                   
          Type=REAL           1     1,-1        1:Nmos -1Pmos                                            
          VD=REAL,"V"         1.8   -100~100    DRAIN TO SOURCE BIAS                                     
          VG=REAL,"V"         1.8               GATE TO SOURCE BIAS                                      
          VB=REAL,"V"         0     -100~100    BULK TO SOURCE BIAS                                      
          UNIT=INTEGER        0     0,1,2,3,4   0: MKS, 1:pA, 2:uA, 3:mA,4:LOG10                         
          D=REAL              1                 Idsat / D                                                
                                                                                                         
                                                                                                         
                                                                                                         
 OUTPUT                                                                                                  
          ID=REAL,"A"                           DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                                  
          ADC=INTEGER         0     0,1         ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL             1     0~4096      SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER       0     0,1,2,3     INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"       0.002 0~655.35    HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          CHUCK_HOLD=REAL,"S" 0.001 0~655.35    HOLD TIME BETWEEN CHECK DOWN AND UP                      
          IDRNG=REAL,"A"      0     -.1~.1      DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
          MODE=INTEGER        0     0,1         0:SOURCE CONNECT GND 1:SOURCE CONNECT SMU FORCE 0V       
          CONNECT=REAL        0     0,1         Connect=1 double contact                                 
          ICOMP=REAL          0.1               Id, Ig, Ib, Icomp                                        
                                                                                                         
 TERMINAL                                                                                                
          DRAIN                                 DRAIN TERMINAL                                           
          GATE                                  GATE TERMINAL                                            
          SOURCE                                SOURCE TERMINAL                                          
          BULK                                  WELL OR BULK                                             
$-------- ------------------- ----- --------- - ---------------------------------------------------------

$Type: Algorithm
$Name: VSF_IBIAS
$Vers: 1
$Desc: PNP Ic Ib Beta current measurement at specified bias point.
$Date: 05/29/2013
$Time: 14:46:16
$User: wat
$-------- ---------------- ----- -------- - ---------------------------------------------------------
 INPUT                                                                                               
          VBE=REAL,"V"     -0.7  -100~100   Base TO Emitter BIAS                                     
          VCE=REAL,"V"     -1.4  -100~100   Collector TO Emitter BIAS                                
          VSUB=REAL,"V"    0     -100~100                                                            
          UNIT=INTEGER     0     0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          IE=REAL,"A"      -2E-6            Current forced in Emitter                                
          VELIMIT=REAL,"V" 20               Voltage limit in measuring Emitter                       
          T=REAL           1                *T                                                       
          D=REAL           1                /D                                                       
                                                                                                     
                                                                                                     
 OUTPUT                                                                                              
          IB=REAL,"A"                       Base CURRENT                                             
          IC=REAL,"A"                       Collector CURRENT                                        
          BETAPNP=REAL                      Ic/Ib                                                    
          VE=REAL,"V"                       Emitter Voltage                                          
 DEVICE                                                                                              
          ADC=INTEGER      0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL          1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER    0     0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"    0.02  0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IBRNG=REAL,"A"   0     -.1~.1     Bias CURRENT MEASUREMENT RANGE (0:AUTO RANGE)            
          ICRNG=REAL,"A"   0     -.1~.1     Collet CURRENT MEASUREMENT RANGE (0:AUTO RANGE)          
          VERNG=REAL,"V"   0     -20~20     Emitter voltage measurement range (0:AUTO RANGE)         
                                                                                                     
 TERMINAL                                                                                            
          B                                 Base TERMINAL                                            
          C                                 Collector TERMINAL                                       
          E                                 Emitter TERMINAL                                         
          Psub                              Substrate TERMINAL                                       
$-------- ---------------- ----- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: VSF_IBIAS_6T
$Vers: 1
$Desc: For CIS CTM testkey test 6T.
$Date: 05/29/2013
$Time: 15:19:40
$User: wat
$-------- ---------------- ----- -------- - ---------------------------------------------------------
 INPUT                                                                                               
          VBE=REAL,"V"     -0.7  -100~100   Base TO Emitter BIAS                                     
          VCE=REAL,"V"     -1.4  -100~100   Collector TO Emitter BIAS                                
          VSUB=REAL,"V"    0     -100~100                                                            
          UNIT=INTEGER     0     0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          IE=REAL,"A"      -2E-6            Current forced in Emitter                                
          VELIMIT=REAL,"V" 20               Voltage limit in measuring Emitter                       
          VH=REAL,"V"      0     -100~100                                                            
          VG=REAL,"V"      0     -100~100                                                            
                                                                                                     
                                                                                                     
 OUTPUT                                                                                              
          IB=REAL,"A"                       Base CURRENT                                             
          IC=REAL,"A"                       Collector CURRENT                                        
          BETAPNP=REAL                      Ic/Ib                                                    
          VE=REAL,"V"                       Emitter Voltage                                          
 DEVICE                                                                                              
          ADC=INTEGER      0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL          1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER    0     0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"    0.02  0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IBRNG=REAL,"A"   0     -.1~.1     Bias CURRENT MEASUREMENT RANGE (0:AUTO RANGE)            
          ICRNG=REAL,"A"   0     -.1~.1     Collet CURRENT MEASUREMENT RANGE (0:AUTO RANGE)          
          VERNG=REAL,"V"   0     -20~20     Emitter voltage measurement range (0:AUTO RANGE)         
                                                                                                     
 TERMINAL                                                                                            
          B                                 Base TERMINAL                                            
          C                                 Collector TERMINAL                                       
          E                                 Emitter TERMINAL                                         
          Psub                              Substrate TERMINAL                                       
          H                                 H TERMINAL                                               
          G                                 G TERMINAL                                               
$-------- ---------------- ----- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Fisv_CIS
$Vers: 1
$Desc: Force Id, measure Vd\n
$Date: 08/06/2013
$Time: 16:57:02
$User: wat
$-------- --------------- --- -------- - ------------------------------------------------------------
 INPUT                                                                                               
          IL=REAL,"A"     1u  -0.1~0.1   FORCE CURRENT TO DRAIN                                      
          VH=REAL,"V"     2.5 -20~20     FORCE VOLT TO HIGH                                          
          VB=REAL,"V"     0   -20~20     FORCE VOLT TO HIGH                                          
                                                                                                     
                                                                                                     
 OUTPUT                                                                                              
          VL=REAL,"V"                    DRAIN VOLTAGE                                               
 DEVICE                                                                                              
          ADC=INTEGER     1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                      
          IV=REAL         5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED    
          INTEG=INTEGER   2   0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                     
          VHCOMP=REAL,"A" 20  -100~100   DRAIN VOLTAGE COMPLIANCE                                    
          HOLD=REAL,"S"   .01 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                   
                                                                                                     
                                                                                                     
 TERMINAL                                                                                            
          H                                                                                          
          L                                                                                          
          Bulk                           For three terminal measurement, if Bulk=0 then Bulk floating
$-------- --------------- --- -------- - ------------------------------------------------------------

$Type: Algorithm
$Name: Fisv_CIS_SWP
$Vers: 1
$Desc: Force Id, measure Vd\n
$Date: 08/06/2013
$Time: 16:57:02
$User: wat
$-------- --------------- --- -------- - ------------------------------------------------------------
 INPUT                                                                                               
          IL=REAL,"A"     1u  -0.1~0.1   FORCE CURRENT TO DRAIN                                      
          VH=REAL,"V"     2.5 -20~20     FORCE VOLT TO HIGH                                          
          VB=REAL,"V"     0   -20~20     FORCE VOLT TO HIGH                                          
                                                                                                     
                                                                                                     
 OUTPUT                                                                                              
          VL=REAL,"V"                    DRAIN VOLTAGE                                               
 DEVICE                                                                                              
          ADC=INTEGER     1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                      
          IV=REAL         5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED    
          INTEG=INTEGER   2   0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                     
          VHCOMP=REAL,"A" 20  -100~100   DRAIN VOLTAGE COMPLIANCE                                    
          HOLD=REAL,"S"   .01 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                   
                                                                                                     
                                                                                                     
 TERMINAL                                                                                            
          H                                                                                          
          L                                                                                          
          Bulk                           For three terminal measurement, if Bulk=0 then Bulk floating
$-------- --------------- --- -------- - ------------------------------------------------------------

$Type: Algorithm
$Name: Bvd_TB
$Vers: 1
$Desc: Drain to source punchthrough voltage with gate and well grounded\n2002/3/18\n2014 TB alg base on Bvd
$Date: 11/07/2014
$Time: 15:45:24
$User: wat
$-------- ---------------- ----- -------- - ----------------------------------------------------------------
 INPUT                                                                                                      
          MODE=REAL        0     0,1        0: for drain ; 1 for gate                                       
          Type=REAL        1     1,-1       1:Nmos;  -1:Pmos                                                
          VG=REAL,"V"      0     -100~100   BIAS VOLTAGE ON GATE WHEN MEASURE DRAIN TO SOURCE BVD           
          Vfstart=REAL     1     1,-1       -1: Nmos Vfstart from "-" and Pmos Vfstart from "+"; 1: normal  
          VFMIN=REAL,"V"   0     -100~100   START DRAIN  OR GATE VOLTAGE                                    
          VFMAX=REAL,"V"   10    -100~100   STOP DRAIN OR GATE VOLTAGE                                      
          VFSTEP=REAL,"V"  .1    -100~100   STEP DRAIN OR GATE VOLTAGE                                      
          HOLD=REAL        0.001 0~100      WAIT TIME BEFORE MEASURE                                        
          ITARGET=REAL,"A" 1E-6  -.1~.1     TARGET CURRENT                                                  
          SP=REAL          0     0,1        SP=0 then Itarget=Type*ABS(Itarget)*W;SP=1,then Itargert=Itarget
          W=REAL           1                TARGET*W                                                        
                                                                                                            
                                                                                                            
 OUTPUT                                                                                                     
          BV=REAL,"V"                       DRAIN TO SOURCE PUNCHTHROUGH VOLTAGE or GATE to SUB PUNCHTHROUGH
 DEVICE                                                                                                     
          ADC=INTEGER      0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                          
          IV=REAL          1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.       
          INTEG=INTEGER    0     0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                         
          VFSKIP=INTEGER   3     0~20000    FOR CALCULATING THE LARGE STEP                                  
          ICOMP=REAL,"A"   0.001            Compliance of Ig or Id                                          
                                                                                                            
 TERMINAL                                                                                                   
          DRAIN                             DRAIN TERMINAL                                                  
          GATE                              GATE TERMINAL                                                   
          SOURCE                            SOURCE TERMINAL                                                 
          BULK                              WELL OR BULK                                                    
$-------- ---------------- ----- -------- - ----------------------------------------------------------------

$Type: Algorithm
$Name: TTR_Cap_tox
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
$Date: 07/24/2006
$Time: 14:39:34
$User: wat
$-------- ---------------------- ----------- ------ - --------------------------------------
 INPUT                                                                                      
          VF=REAL,"V"            0           -40~40   VOLTAGE TO APPLY                      
          AREA=REAL,"um^2"       1000                 AREA OF ACTIVE REGION                 
          C0=REAL,"pF"           0                    offset capacitance of probe-card      
          Darea=REAL             1                    Cap/Darea for pf/um2                  
          De=REAL,"sec"          0.1                  Delay time before measure             
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
 OUTPUT                                                                                     
          TOX=REAL,"Angstrom"                         OXIDE THICKNESS                       
          CAP=REAL,"pF"                               OXIDE CAPACITANCE                     
          G=REAL                                      OXIDE CONDUCTANCE                     
 DEVICE                                                                                     
          SL=REAL,"V"            30m         0~20     TEST SIGNAL LEVEL                     
          FREQ=REAL,"Hz"         100k                 MEASUREMENT FREQUENCY                 
          INTEG=INTEGER          3           1,2,3    INTEGRATION TIME (1:S, 2:M, 3:L)      
          E0=REAL                8.85418E-14          Permitivity of free space ( F/cm^2)   
          ED=REAL                3.9                  DIELECTRIC CONSTANT OF INSULATOR      
          Offset=REAL,"Angstrom" 0                                                          
                                                                                            
 TERMINAL                                                                                   
          H                                           CMH ( recommend to bulk/sub or chuck )
          L                                           CML ( recommend to gate/drain )       
$-------- ---------------------- ----------- ------ - --------------------------------------

$Type: Algorithm
$Name: TTR_R2t_ctm
$Vers: 1
$Desc: Res=(R_average-(count/2)*Rs*SQR)/count,RCFV 999 count point function\n
$Date: 05/15/2019
$Time: 17:33:09
$User: keysight
$-------- -------------- --- -------- - --------------------------------------------------------
 INPUT                                                                                          
          VF=REAL,"V"    2   -100~100   VOLTAGE TO APPLY                                        
          R0=REAL,"OHM"  0              Rs                                                      
          SQR=REAL       1              Sqr=(L/W)                                               
          COUNT=REAL     1              VIA COUNTS                                              
          UNIT=INTEGER   0   0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL         1              R * T                                                   
          D=REAL         1              R / D                                                   
 OUTPUT                                                                                         
          RES=REAL,"V"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                         
          ADC=INTEGER    1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL        5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER  2   0,1,2,3    0:RES, 1: R/sqr or R/count)                             
          ICOMP=REAL,"A" .1  -.1~.1     CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"  .01 0~655.35   HOLD TIME                                               
 TERMINAL                                                                                       
          H                             HIGH TERMINAL                                           
          L                             LOW TERMINAL                                            
$-------- -------------- --- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: TTR_R2t_fi
$Vers: 1
$Desc: Res=Vm/If\n
$Date: 08/06/2002
$Time: 16:28:32
$User: wat
$-------- --------------- ---- -------- - --------------------------------------------------------
 INPUT                                                                                            
          IFORCE=REAL,"A" 0.1m -0.1~0.1   CURRENT TO APPLY                                        
          FLG=INTEGER     0    0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1    0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1               VIA COUNTS                                              
          UNIT=INTEGER    0    0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL          1               R * T                                                   
          D=REAL          1               R / D                                                   
 OUTPUT                                                                                           
          RES=REAL,"ohm"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER     1    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2    0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"V"  20   -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"   .01  0~655.35   HOLD TIME                                               
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
$-------- --------------- ---- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: TTR_R2t_fv
$Vers: 1
$Desc: Res=Vf/Im\n
$Date: 03/25/2003
$Time: 15:49:59
$User: wat
$-------- ---------------- --- -------- - --------------------------------------------------------
 INPUT                                                                                            
          VF=REAL,"V"      2   -100~100   VOLTAGE TO APPLY                                        
          FLG=INTEGER      0   0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL         1   0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL       1              VIA COUNTS                                              
          UNIT=INTEGER     0   0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL           1              R * T                                                   
          D=REAL           1              R / D                                                   
 OUTPUT                                                                                           
          RES=REAL,"ohm"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER      1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL          5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER    2   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          ICOMP=REAL,"A"   .1  -.1~.1     CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"    .01 0~655.35   HOLD TIME                                               
          WAIT_TH=REAL,"S" .1  0~655.35   HOLD TIME AFTER DISCHARGE                               
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
$-------- ---------------- --- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Bvox
$Vers: 1
$Desc: Oxide breakdown voltage measurement, use search to seach value\n
$Date: 06/20/2003
$Time: 10:13:04
$User: wat
$-------- --------------- --- -------- - --------------------------------------------------------
 INPUT                                                                                           
          VGMIN=REAL,"V"  0   -100~100   VG START VOLTAGE                                        
          VGMAX=REAL,"V"  20  -100~100   VG STOP VOLTAGE                                         
          VGSTEP=REAL,"V" .5  -100~100   VG STEP VOLTAGE                                         
          IGTARG=REAL,"A" 1u  -.1~.1     IG TARGET CURRENT                                       
 OUTPUT                                                                                          
          BV=REAL,"V"                    BREAKDOWN VOLTAGE                                       
 DEVICE                                                                                          
          ADC=INTEGER     0   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         1   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   0   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VGSKIP=INTEGER  3              FOR CALCULATING THE LARGE STEP                          
          MODE=INTEGER    8              SEARCH MODE                                             
          WAIT=REAL       0.1            WAIT TIME                                               
                                                                                                 
 TERMINAL                                                                                        
          DRAIN                                                                                  
          GATE                           GATE TERMINAL                                           
          SOURCE                                                                                 
          BULK                           WELL OR BULK                                            
$-------- --------------- --- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Idsat
$Vers: 1
$Desc: Drain current measurement at specified bias point.
$Date: 10/17/2003
$Time: 15:49:50
$User: wat
$-------- -------------- --- -------- - ---------------------------------------------------------
 INPUT                                                                                           
          VD=REAL,"V"    .1  -100~100   DRAIN TO SOURCE BIAS                                     
          VG=REAL,"V"    3.3 -100~100   GATE TO SOURCE BIAS                                      
          VB=REAL,"V"    0   -100~100   BULK TO SOURCE BIAS                                      
          UNIT=INTEGER   0   0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          T=REAL         1              Idsat * T                                                
          D=REAL         1              Idsat / D                                                
                                                                                                 
                                                                                                 
 OUTPUT                                                                                          
          ID=REAL,"A"                   DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                          
          ADC=INTEGER    0   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL        1   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER  0   0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"  0   0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IDRNG=REAL,"A" 0   -.1~.1     DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
          MODE=INTEGER   0   0,1        0:SOURCE CONNECT GND 1:SOURCE CONNECT SMU FORCE 0V       
          FLAG=INTEGER   0   0,1        1:compute common logrithm(must set T=D=1,UNIT=0)         
          FLAG2=INTEGER  0   0,1        1:measure Isource(must set MODE=1), and output ID=Isource
                                                                                                 
 TERMINAL                                                                                        
          DRAIN                         DRAIN TERMINAL                                           
          GATE                          GATE TERMINAL                                            
          SOURCE                        SOURCE TERMINAL                                          
          BULK                          WELL OR BULK                                             
$-------- -------------- --- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Ileak_PN
$Vers: 1
$Desc: ESD PN leakage current measurement with 3 terminal\n
$Date: 05/23/2011
$Time: 16:08:22
$User: wat
$-------- -------------- ----- -------- - --------------------------------------------------------------
 INPUT                                                                                                  
          VSSA=REAL,"V"  -2    -20~20     APPLIED VOLTAGE                                               
          VPAD=REAL,"V"  -2    -20~20     APPLIED VOLTAGE                                               
          VDDA=REAL,"V"  0     -20~20     APPLIED VOLTAGE                                               
          Ilim=REAL,"A"  0.001            current limitation                                            
          UNIT=INTEGER   0     0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                      
          T=REAL         1                Ig * T                                                        
          D=REAL         1                Ig / D                                                        
 OUTPUT                                                                                                 
          ILEAK=REAL,"A"                  ESD LEAKAGE CURRENT                                           
 DEVICE                                                                                                 
          ADC=INTEGER    1     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL        16    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER  3     0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          HOLD=REAL,"S"  .5    0~655.35   HOLD TIME                                                     
          IRNG=REAL,"A"  1n    -.1~.1     GATE CURRENT MEASUREMENT RANGE (0: AUTO, OTHERS: LIMITED AUTO)
          MODE=INTEGER   0     0,1        0:LOW CONNECT GNDU 1:LOW CONNECT SUM FORCE 0V                 
          FLAG=INTEGER   0     0,1        1:compute common logrithm(must set T=D=1,UNIT=0)              
 TERMINAL                                                                                               
          Ssa                             SSA Terminal                                                  
          Pad                             PAD Terminal                                                  
          Dda                             DDA Terminal                                                  
$-------- -------------- ----- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: R4t_Vm
$Vers: 1
$Desc: 4 terminals resistance measurement\n
$Date: 05/23/2011
$Time: 15:39:34
$User: wat
$-------- --------------- ----- -------- - --------------------------------------------------------
 INPUT                                                                                             
          IFORCE=REAL,"A" 0.001 -0.1~0.1   CURRENT TO FORCE                                        
          FLG=INTEGER     0     0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1     0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1                VIA COUNTS                                              
          UNIT=INTEGER    0     0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL          1                R * T                                                   
          D=REAL          1                R / D                                                   
 OUTPUT                                                                                            
          RES=REAL,"Ohm"                   RESISTANCE OR RHO                                       
          Vm=REAL,"V"                      Vm=|Vhi-Vlo|                                            
 DEVICE                                                                                            
          ADC=INTEGER     1     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2     0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"A"  20    -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"   1E-2  0~655.35   HOLD TIME                                               
 TERMINAL                                                                                          
          FH                               Force high                                              
          FL                               Force low                                               
          SH                               Sense high                                              
          SL                               Sense low                                               
$-------- --------------- ----- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Vth_lin
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 01/21/2003
$Time: 13:07:17
$User: wat
$-------- ------------- - ------- - --------------------------------------------------------
 INPUT                                                                                      
          FLAG                      CURRENT MEASURED FOR PMOS                               
          VBS                       Body voltage                                            
          VGSTART                   START VOLTAGE FOR VTH SEARCH                            
 OUTPUT                                                                                     
          VTHI=REAL                 THESHOLD VOLTAGE FROM CONSTANT CURRENT                  
 DEVICE                                                                                     
          ADC=INTEGER   0 0,1       ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL       5 0~4096    SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER 2 0,1,2,3   INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          P=INTEGER     1 1,-1      1: NMOS, -1: PMOS                                       
          W=REAL                    CHANNEL WITH                                            
          L=REAL                    CHANNEL LENGTH                                          
 TERMINAL                                                                                   
          DRAIN                     DRAIN TERMINAL                                          
          GATE                      GATE TERMINAL                                           
          SOURCE                    SOURCE TERMINAL                                         
          BULK                      BULK TERMINAL                                           
$-------- ------------- - ------- - --------------------------------------------------------

$Type: Algorithm
$Name: BETAPNP_QCT
$Vers: 1
$Desc: PNP Ic Ib Beta current measurement at specified bias point.
$Date: 09/01/2008
$Time: 13:05:33
$User: wat
$-------- ---------------- ---- -------- - ---------------------------------------------------------
 INPUT                                                                                              
          VBE=REAL,"V"     -0.7 -100~100   Base TO Emitter BIAS                                     
          VCE=REAL,"V"     -1.4 -100~100   Collector TO Emitter BIAS                                
          UNIT=INTEGER     0    0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          IE=REAL,"A"      1E-6            Current forced in Emitter                                
          VELIMIT=REAL,"V" 20              Voltage limit in measuring Emitter                       
          T=REAL           1               *T                                                       
          D=REAL           1               /D                                                       
                                                                                                    
                                                                                                    
 OUTPUT                                                                                             
          IB=REAL,"A"                      Base CURRENT                                             
          IC=REAL,"A"                      Collector CURRENT                                        
          BETAPNP=REAL                     Ic/Ib                                                    
          VE=REAL,"V"                      Emitter Voltage                                          
 DEVICE                                                                                             
          ADC=INTEGER      0    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL          1    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER    0    0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"    0.02 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IBRNG=REAL,"A"   0    -.1~.1     Bias CURRENT MEASUREMENT RANGE (0:AUTO RANGE)            
          ICRNG=REAL,"A"   0    -.1~.1     Collet CURRENT MEASUREMENT RANGE (0:AUTO RANGE)          
          VERNG=REAL,"V"   0    -20~20     Emitter voltage measurement range (0:AUTO RANGE)         
                                                                                                    
 TERMINAL                                                                                           
          B                                Base TERMINAL                                            
          C                                Collector TERMINAL                                       
          E                                Emitter TERMINAL                                         
          Psub                             Substrate TERMINAL                                       
$-------- ---------------- ---- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: R4t
$Vers: 1
$Desc: wat_standard 4 terminals resistance measurement\n
$Date: 11/24/2022
$Time: 19:01:33
$User: wat
$-------- --------------- ----- -------- - --------------------------------------------------------
 INPUT                                                                                             
          IFORCE=REAL,"A" 0.001 -0.1~0.1   CURRENT TO FORCE                                        
          FLG=INTEGER     0     0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1     0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1                VIA COUNTS                                              
          UNIT=INTEGER    0     0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL          1                R * T                                                   
          D=REAL          1                R / D                                                   
 OUTPUT                                                                                            
          RES=REAL,"Ohm"                   RESISTANCE OR RHO                                       
 DEVICE                                                                                            
          ADC=INTEGER     1     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2     0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"A"  20    -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"   1E-2  0~655.35   HOLD TIME                                               
 TERMINAL                                                                                          
          FH                               Force high                                              
          FL                               Force low                                               
          SH                               Sense high                                              
          SL                               Sense low                                               
          B                                BULK                                                    
$-------- --------------- ----- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Bvdb
$Vers: 1
$Desc: include s1 and s2. wat_standard QD Drain to source punchthrough voltage with gate and well grounded\n2002/3/18
$Date: 01/15/2010
$Time: 15:34:33
$User: wat
$-------- --------------- ----- -------- - ---------------------------------------------------------
 INPUT                                                                                              
          VG=REAL,"V"     0     -100~100   BIAS VOLTAGE ON GATE                                     
          VDMIN=REAL,"V"  0     -100~100   START DRAIN VOLTAGE                                      
          VDMAX=REAL,"V"  10    -100~100   STOP DRAIN VOLTAGE                                       
          VDSTEP=REAL,"V" .1    -100~100   STEP DRAIN VOLTAGE                                       
          VB=REAL,"V"     0     -100~100   BIAS VOLTAGE ON BULK                                     
          IDTARG=REAL,"A" 1E-6  -.1~.1     TARGET DRAIN CURRENT                                     
          Icomp=REAL,"V"  0.001            Compliance of Vg                                         
                                                                                                    
                                                                                                    
 OUTPUT                                                                                             
          BV=REAL,"V"                      DRAIN TO SOURCE PUNCHTHROUGH VOLTAGE                     
 DEVICE                                                                                             
          ADC=INTEGER     0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL         1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER   0     0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          VDSKIP=INTEGER  3     0~20000    FOR CALCULATING THE LARGE STEP                           
                                                                                                    
 TERMINAL                                                                                           
          DRAIN                            DRAIN TERMINAL                                           
          GATE                             GATE TERMINAL                                            
          SOURCE                           SOURCE TERMINAL                                          
          BULK                             WELL OR BULK                                             
          SOURCE1                          SOURCE TERMINAL1                                         
$-------- --------------- ----- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: DISCHARGE_I
$Vers: 1
$Desc: Discharge device for V compliance
$Date: 10/15/2010
$Time: 15:32:05
$User: wat
$-------- -------------- ---- -------- - -------------------
 INPUT                                                      
          VDCOM=REAL,"V" 0.01 -0.1~0.1   DRAIN V COMPLIANCE 
          VGCOM=REAL,"V" 0.01 -0.1~0.1   GATE V COMPLIANCE  
          VSCOM=REAL,"V" 0.01 -0.1~0.1   SOURCE V COMPLIANCE
          VBCOM=REAL,"V" 0.01 -0.1~0.1   BULK V COMPLIANCE  
          HOLD=REAL,"S"  0.2  0~10       HOLD TIME          
                                                            
                                                            
 OUTPUT                                                     
 DEVICE                                                     
                                                            
                                                            
                                                            
                                                            
                                                            
                                                            
                                                            
 TERMINAL                                                   
          DRAIN                          DRAIN TERMINAL     
          GATE                           GATE TERMINAL      
          SOURCE                         SOURCE TERMINAL    
          BULK                           WELL OR BULK       
$-------- -------------- ---- -------- - -------------------

$Type: Algorithm
$Name: R2t_fi_3T
$Vers: 1
$Desc: Res=Vm/If\n
$Date: 03/01/2010
$Time: 10:28:21
$User: wat
$-------- --------------- ---- -------- - --------------------------------------------------------
 INPUT                                                                                            
          IFORCE=REAL,"A" 0.1m -0.1~0.1   CURRENT TO APPLY                                        
          FLG=INTEGER     0    0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1    0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1               VIA COUNTS                                              
          UNIT=INTEGER    0    0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL          1               R * T                                                   
          D=REAL          1               R / D                                                   
 OUTPUT                                                                                           
          RES=REAL,"ohm"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER     1    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2    0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"V"  20   -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"   .01  0~655.35   HOLD TIME                                               
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
          SUB                             SUB                                                     
$-------- --------------- ---- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: R2t_fi_all
$Vers: 1
$Desc: Res=Vm/If\n
$Date: 08/06/2002
$Time: 16:28:32
$User: wat
$-------- --------------- ---- -------- - --------------------------------------------------------
 INPUT                                                                                            
          IFORCE=REAL,"A" 0.1m -0.1~0.1   CURRENT TO APPLY                                        
          FLG=INTEGER     0    0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1    0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1               VIA COUNTS                                              
          UNIT=INTEGER    0    0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL          1               R * T                                                   
          D=REAL          1               R / D                                                   
 OUTPUT                                                                                           
          RES=REAL,"ohm"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER     1    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2    0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"V"  20   -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"   .01  0~655.35   HOLD TIME                                               
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
$-------- --------------- ---- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: BETAPNP_VA
$Vers: 1
$Desc: PNP Ic Ib Beta current measurement at specified bias point.
$Date: 09/01/2008
$Time: 13:05:33
$User: wat
$-------- -------------- ---- -------- - ---------------------------------------------------------
 INPUT                                                                                            
          IB=REAL,"A"    1E-6 -1~1       Current forced in Base                                   
          VC=REAL,"V"    0    -100~100   Collector TO Emitter BIAS                                
          VE=REAL,"V"    0    -100~100   Emitter Bias                                             
          UNIT=INTEGER   0    0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          T=REAL         1               *T                                                       
          D=REAL         1               /D                                                       
                                                                                                  
                                                                                                  
 OUTPUT                                                                                           
          IC=REAL,"A"                    Collector CURRENT                                        
 DEVICE                                                                                           
          ADC=INTEGER    0    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL        1    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER  0    0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"  0.02 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          ICRNG=REAL,"A" 0    -.1~.1     Collet CURRENT MEASUREMENT RANGE (0:AUTO RANGE)          
                                                                                                  
 TERMINAL                                                                                         
          B                              Base TERMINAL                                            
          C                              Collector TERMINAL                                       
          E                              Emitter TERMINAL                                         
          PSub                           Substrate TERMINAL                                       
$-------- -------------- ---- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: TD_AL_STD
$Vers: 1
$Desc: for sram test
$Date: 01/13/2009
$Time: 13:03:08
$User: wat
$-------- -------------------- - - - --------
 INPUT                                       
          VD=REAL,"V"                SRAM VCC
          N0=REAL                            
          NORM=INTEGER                       
#         VSTART=REAL,"V"                    
#         VSTOP=REAL,"V"                     
#         NUMBERS=INTEGER                    
#         ILIMIT=REAL,"A"                    
#         VLIMIT=REAL,"V"                    
#         VWL=REAL,"V"                       
 OUTPUT                                      
          IDD=REAL,"pA"                      
          ISS=REAL,"pA"                      
          IBL_IBLB=REAL,"pA"                 
          IWL=REAL,"pA"                      
#         IDD_2=REAL,"pA"                    
#         ISS_2=REAL,"pA"                    
#         IBL_IBLB_2=REAL,"pA"               
#         IWL_2=REAL,"pA"                    
                                             
 DEVICE                                      
 TERMINAL                                    
          VDD                                
          VSS                                
          BL_BLB                             
          WL                                 
$-------- -------------------- - - - --------

$Type: Algorithm
$Name: CALC_LOG10
$Vers: 1
$Desc: IFD logarithm of base 10 of one absolute value of one parameter
$Date: 09/03/2003
$Time: 11:28:44
$User: wat
$-------- ----------- ----- - - ------------------------
 INPUT                                                  
          Input=REAL            Input Variable          
          Inh=REAL    1E32      Input high limit        
          Inl=REAL    -1E32     Input low limit         
 OUTPUT                                                 
          Output=REAL           Output variable of LOG10
 DEVICE                                                 
                                                        
 TERMINAL                                               
$-------- ----------- ----- - - ------------------------

$Type: Algorithm
$Name: Rc_fv
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 09/27/2002
$Time: 16:30:13
$User: wat
$-------- ---------------- --- ------- - --------------------------------------------------------
 INPUT                                                                                           
          V_force=REAL,"V" 1                                                                     
          COUNT=INTEGER    360                                                                   
          Rs=REAL,"ohm"                                                                          
          UNIT=INTEGER     0   0,1,2,3   0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL           1             R * T                                                   
          D=REAL           1             R / D                                                   
 OUTPUT                                                                                          
          Rc=REAL,"ohm"                                                                          
 DEVICE                                                                                          
          L=REAL           1                                                                     
          W=REAL           1                                                                     
          Icomp=REAL,"A"   0.1                                                                   
          Hold=REAL,"S"    0.1                                                                   
          ADC=INTEGER      1                                                                     
          IV=REAL          5   0~4096    SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER    2   0,1,2,3   INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
 TERMINAL                                                                                        
          High                                                                                   
          Low                                                                                    
          Bulk                                                                                   
$-------- ---------------- --- ------- - --------------------------------------------------------

$Type: Algorithm
$Name: Vt5
$Vers: 1
$Desc: Threshold voltage at specified Vd. Vt is defined as a Vg when Id reaches \nspecified target.\n
$Date: 10/09/2002
$Time: 12:13:31
$User: wat
$-------- --------------- --- -------- - --------------------------------------------------------------
 INPUT                                                                                                 
          VD=REAL,"V"     .1  -100~100   DRAIN TO SOURCE BIAS                                          
          VSG=REAL,"V"    3.3 -100~100   SELECT GATE VOLTAGE                                           
          VB=REAL,"V"     0   -100~100   BULK TO SOURCE BIAS                                           
          IDTARG=REAL,"A" 1u  -.1~.1     DRAIN CURRENT AT VT                                           
          VCGMIN=REAL,"V" 0   -100~100   START GATE VOLTAGE                                            
          VCGMAX=REAL,"V" 10  -100~100   STOP GATE VOLTAGE                                             
                                                                                                       
 OUTPUT                                                                                                
          VT=REAL,"V"                    THRESHOLD VOLTAGE                                             
                                                                                                       
 DEVICE                                                                                                
          ADC=INTEGER     0   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL         1   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER   0   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          VGSTEP=REAL,"V" .1  -100~100   STEP GATE VOLTAGE                                             
          VGSKIP=INTEGER  3   1~20000    NUMBER OF STEPS TO SKIP IN THE FIRST PART OF SWEEP MEASUREMENT
                                                                                                       
 TERMINAL                                                                                              
          DRAIN                          DRAIN TERMINAL                                                
          SGATE                          SELECT GATE TERMINAL                                          
          CGATE                          CONTROL GATE                                                  
          SOURCE                         SOURCE TERMINAL                                               
          BULK                           WELL OR BULK                                                  
$-------- --------------- --- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Idsat5
$Vers: 1
$Desc: Drain current measurement at specified bias point.
$Date: 08/14/2002
$Time: 21:56:10
$User: wat
$-------- -------------- --- -------- - ---------------------------------------------------------
 INPUT                                                                                           
          VD=REAL,"V"    .1  -100~100   DRAIN TO SOURCE BIAS                                     
          VCG=REAL,"V"   2.5 -100~100   CONTROL GATE TO SOURCE BIAS                              
          VSG=REAL,"V"   3.3 -100~100   SELECT GATE TO SOURCE BIAS                               
          VB=REAL,"V"    0   -100~100   BULK TO SOURCE BIAS                                      
          UNIT=INTEGER   0   0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          T=REAL         1              Idsat * T                                                
          D=REAL         1              Idsat / D                                                
                                                                                                 
                                                                                                 
 OUTPUT                                                                                          
          ID=REAL,"A"                   DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                          
          ADC=INTEGER    0   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL        1   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER  0   0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"  0   0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IDRNG=REAL,"A" 0   -.1~.1     DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
                                                                                                 
 TERMINAL                                                                                        
          DRAIN                         DRAIN TERMINAL                                           
          SGATE                         SELECT GATE TERMINAL                                     
          CGATE                         CONTROL GATE TERMINAL                                    
          SOURCE                        SOURCE TERMINAL                                          
          BULK                          WELL OR BULK TERMINAL                                    
$-------- -------------- --- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: VTH_GM_TTR
$Vers: 1
$Desc: Extract the threshold voltage from Gmax at linear region\n1.modified for initial driving on 9/28\n2.revised GmMax on 12/25
$Date: 07/29/2006
$Time: 11:00:30
$User: wat
$-------- -------------------- --- ------ - ---------------------------------
 INPUT                                                                       
          P=INTEGER            1   1,-1     1: NMOS, -1: PMOS                
          W=REAL,"um"          0            Channel Width                    
          L=REAL,"um"          0            Channel Length                   
          VBS=REAL,"volts"     0   -10~10   Body voltage                     
          VGSTART=REAL,"volts" 0.1          Start voltage for Vth search     
          FLAG_VOLT=INTEGER    0   0,1      FLAG:0 vdd=0.1v, FLAG:1 vdd=0.05v
 OUTPUT                                                                      
          VTH=REAL,"V"                      Theshold voltage from Gm maximun 
 DEVICE                                                                      
                                                                             
 TERMINAL                                                                    
          D                                 Drain terminal                   
          G                                 Gate terminal                    
          S                                 Source terminal                  
          B                                 Bulk terminal                    
$-------- -------------------- --- ------ - ---------------------------------

$Type: Algorithm
$Name: Idoff_TB
$Vers: 1
$Desc: Drain current measurement at specified bias point.\n2014 base on Idoff set up TB alg
$Date: 11/07/2014
$Time: 16:00:41
$User: wat
$-------- ------------------- ----- --------- - ---------------------------------------------------------
 INPUT                                                                                                   
          Type=REAL           1     1,-1        1:Nmos -1Pmos                                            
          VD=REAL,"V"         1.8   -100~100    DRAIN TO SOURCE BIAS                                     
          VG=REAL,"V"         0                 GATE TO SOURCE BIAS                                      
          VB=REAL,"V"         0     -100~100    BULK TO SOURCE BIAS                                      
          UNIT=INTEGER        0     0,1,2,3,4   0: MKS, 1:pA, 2:uA, 3:mA,4:LOG10                         
          D=REAL              1                 Ioff / D                                                 
          T=REAL              1                 Ioff*T                                                   
                                                                                                         
                                                                                                         
                                                                                                         
 OUTPUT                                                                                                  
          ID=REAL,"A"                           DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                                  
          ADC=INTEGER         1     0,1         ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL             16    0~4096      SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER       2     0,1,2,3     INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"       0.1   0~655.35    HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          CHUCK_HOLD=REAL,"S" 0.001 0~655.35    HOLD TIME BETWEEN CHECK DOWN AND UP                      
          IDRNG=REAL,"A"      1E-9  -.1~.1      DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
          MODE=INTEGER        0     0,1         0:SOURCE CONNECT GND 1:SOURCE CONNECT SMU FORCE 0V       
          CONNECT=REAL        0     0,1         Connect=1 double contact                                 
          ICOMP=REAL          0.1               Id, Ig, Ib, Icomp                                        
                                                                                                         
 TERMINAL                                                                                                
          DRAIN                                 DRAIN TERMINAL                                           
          GATE                                  GATE TERMINAL                                            
          SOURCE                                SOURCE TERMINAL                                          
          BULK                                  WELL OR BULK                                             
$-------- ------------------- ----- --------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Idsat_updown
$Vers: 1
$Desc: Drain current measurement at specified bias point.
$Date: 06/15/2004
$Time: 08:57:35
$User: wat
$-------- ------------------- ----- -------- - ---------------------------------------------------------
 INPUT                                                                                                  
          VD=REAL,"V"         .1    -100~100   DRAIN TO SOURCE BIAS                                     
          VG=REAL,"V"         3.3              GATE TO SOURCE BIAS                                      
          VB=REAL,"V"         0     -100~100   BULK TO SOURCE BIAS                                      
          UNIT=INTEGER        0     0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          T=REAL              1                Idsat * T                                                
          D=REAL              1                Idsat / D                                                
                                                                                                        
                                                                                                        
 OUTPUT                                                                                                 
          ID=REAL,"A"                          DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                                 
          ADC=INTEGER         0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL             1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER       0     0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"       0.002 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          CHUCK_HOLD=REAL,"S"                  HOLD TIME BETWEEN CHECK DOWN AND UP                      
          IDRNG=REAL,"A"      0     -.1~.1     DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
          MODE=INTEGER        0     0,1        0:SOURCE CONNECT GND 1:SOURCE CONNECT SMU FORCE 0V       
          ICOM=REAL,"A"       0.1   -0.1~0.1   Icompliance for Gate & Drain                             
                                                                                                        
 TERMINAL                                                                                               
          DRAIN                                DRAIN TERMINAL                                           
          GATE                                 GATE TERMINAL                                            
          SOURCE                               SOURCE TERMINAL                                          
          BULK                                 WELL OR BULK                                             
$-------- ------------------- ----- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Curve_4I_Vd
$Vers: 1
$Desc: Id vs Vd curve
$Date: 11/25/2022
$Time: 12:59:30
$User: wat
$-------- --------------- ------------- -------- - --------------------------------------------------------
 INPUT                                                                                                     
          VG=REAL,"V"     0.1                                                                              
          VDMIN=REAL,"V"  0             -100~100   START SWEEP VOLTAGE ON HIGH                             
          VDMAX=REAL,"V"  1.8           -100~100   END SWEEP VOLTAGE ON HIGH                               
          VDSTEP=REAL,"V" 0.01                                                                             
          VS=REAL,"V"     0             -100~100   VOLTAGE ON SOURCE                                       
          VB=REAL,"V"     0             -100~100   VOLTAGE ON BULK                                         
 OUTPUT                                                                                                    
                                                                                                           
 DEVICE                                                                                                    
          ADC=INTEGER     1             0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                
          IV=REAL         3             0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   3             0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)           
          HOLD=REAL,"S"   0.02          0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT               
          D_path=STRING   "/home"                                                                          
          D_file=STRING   "id_vd_curve"                                                                    
 TERMINAL                                                                                                  
          DRAIN                                                                                            
          GATE                                                                                             
          SOURCE                                                                                           
          BULK                                                                                             
$-------- --------------- ------------- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Curve_4I_Vg
$Vers: 1
$Desc: Id vs Vd curve
$Date: 10/13/2008
$Time: 17:17:41
$User: wat
$-------- --------------- ---- -------- - --------------------------------------------------------
 INPUT                                                                                            
          VD=REAL,"V"     0.1                                                                     
          VGMIN=REAL,"V"  0    -100~100   START SWEEP VOLTAGE ON HIGH                             
          VGMAX=REAL,"V"  1.8  -100~100   END SWEEP VOLTAGE ON HIGH                               
          VGSTEP=REAL,"V" 0.01                                                                    
          VS=REAL,"V"     0    -100~100   VOLTAGE ON SOURCE                                       
          VB=REAL,"V"     0    -100~100   VOLTAGE ON BULK                                         
 OUTPUT                                                                                           
                                                                                                  
 DEVICE                                                                                           
          ADC=INTEGER     1    0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                
          IV=REAL         3    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   3    0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)           
          HOLD=REAL,"S"   0.02 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT               
          D_path=STRING                                                                           
          D_file=STRING                                                                           
 TERMINAL                                                                                         
          DRAIN                                                                                   
          GATE                                                                                    
          SOURCE                                                                                  
          BULK                                                                                    
$-------- --------------- ---- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Curve_CV84
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
$Date: 06/11/2009
$Time: 11:16:08
$User: elt
$-------- ---------------------- ----------- ------ - --------------------------------------
 INPUT                                                                                      
          VF_START=REAL,"V"      0           -40~40   START SWEEP VOLTAGE                   
          VF_STOP=REAL,"V"       0           -40~40   STOP SWEEP VOLTAGE                    
          VF=REAL,"V"            0           -40~40   VOLTAGE for Measure C0                
          STEPS=INTEGER          10                   SWEEP STEPS COUNTS                    
          C0=REAL,"pF"           0                    offset capacitance of probe-card      
          De=REAL,"sec"          0.1                  Delay time before measure             
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
                                                                                            
 OUTPUT                                                                                     
 DEVICE                                                                                     
          SL=REAL,"V"            30m         0~20     TEST SIGNAL LEVEL                     
          FREQ=REAL,"Hz"         100k                 MEASUREMENT FREQUENCY                 
          INTEG=INTEGER          3           1,2,3    INTEGRATION TIME (1:S, 2:M, 3:L)      
          E0=REAL                8.85418E-14          Permitivity of free space ( F/cm^2)   
          ED=REAL                3.9                  DIELECTRIC CONSTANT OF INSULATOR      
          Offset=REAL,"Angstrom" 0                                                          
          D_path=STRING                                                                     
          D_file=STRING                                                                     
                                                                                            
 TERMINAL                                                                                   
          H                                           CMH ( recommend to bulk/sub or chuck )
          L                                           CML ( recommend to gate/drain )       
          Bulk                                        Bulk                                  
$-------- ---------------------- ----------- ------ - --------------------------------------

$Type: Algorithm
$Name: Curve_sweep_Vd
$Vers: 1
$Desc: Sweep Vd, measeure Id,Ig,Is,Ib curve, Vd connect FNPORT(0,3) which is HPSMU.
$Date: 12/16/2005
$Time: 13:47:32
$User: wat
$-------- ------------------- --------------- -------- - ---------------------------------------------------------------------------------
 INPUT                                                                                                                                    
          VG=REAL,"V"         0.1             -100~100   VOLTAGE ON GATE                                                                  
          VDMIN=REAL,"V"      0               -200~200   START SWEEP VOLTAGE ON HIGH                                                      
          VDMAX=REAL,"V"      1.8             -200~200   END SWEEP VOLTAGE ON HIGH                                                        
          VDSTEP=REAL,"V"     0.01                       STEP VOLTAGE                                                                     
          VB=REAL,"V"         0               -100~100   VOLTAGE ON BULK                                                                  
          D_path=STRING       "/WATSERV/tmp/"            SAVE FILE PATH                                                                   
          D_file=STRING       "sweep_vd"                 SAVE FILE NAME                                                                   
 OUTPUT                                                                                                                                   
                                                                                                                                          
 DEVICE                                                                                                                                   
          FILTER_MODE=INTEGER 0               0,1        0,HIGH SPEED MEASURE; 1, REDUCE OVERSHOOT VOLTAGE OR CURRENT IN THE OUTPUT OF SMU
          ADC=INTEGER         1               0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                                         
          IV=REAL             2               0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED                         
          INTEG=INTEGER       2               0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                                    
          HOLD=REAL,"S"       0.02            0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                                        
          DELAY=REAL,"S"      0               0~65       DELAY TIME EVERY STEP: RAMP RATE=VSTEP/(DELAY+MEASURE TIME),MEASURE TIME=0.07S   
          P_COMP=REAL,"W"     2               0~4        FOR NORMAL MPSMU, P_COMP=2 ; FOR HPSMU P_COMP=4                                  
          COMPLIANCE=REAL,"A" 0.1             0~1        COMPLIANCE *Vdmax<2 MPSMU; COMPLIANCE*Vdmax<4 HPSMU                              
 TERMINAL                                                                                                                                 
          DRAIN                                                                                                                           
          GATE                                                                                                                            
          SOURCE                                                                                                                          
          BULK                                                                                                                            
$-------- ------------------- --------------- -------- - ---------------------------------------------------------------------------------

$Type: Algorithm
$Name: Curve_sweep_Vg
$Vers: 1
$Desc: Sweep Vg, measeure Id,Ig,Is,Ib curve, Vg connect FNPORT(0,3) which is HPSMU.
$Date: 12/16/2005
$Time: 13:47:32
$User: wat
$-------- ------------------- --------------- -------- - ---------------------------------------------------------------------------------
 INPUT                                                                                                                                    
          VD=REAL,"V"         0.1             -100~100   VOLTAGE ON DRAIN                                                                 
          VGMIN=REAL,"V"      0               -200~200   START SWEEP VOLTAGE ON HIGH                                                      
          VGMAX=REAL,"V"      1.8             -200~200   END SWEEP VOLTAGE ON HIGH                                                        
          VGSTEP=REAL,"V"     0.01                       STEP VOLTAGE                                                                     
          VB=REAL,"V"         0               -100~100   VOLTAGE ON BULK                                                                  
          D_path=STRING       "/WATSERV/tmp/"            SAVE FILE PATH                                                                   
          D_file=STRING       "sweep_vg"                 SAVE FILE NAME                                                                   
 OUTPUT                                                                                                                                   
                                                                                                                                          
 DEVICE                                                                                                                                   
          FILTER_MODE=INTEGER 0               0,1        0,HIGH SPEED MEASURE; 1, REDUCE OVERSHOOT VOLTAGE OR CURRENT IN THE OUTPUT OF SMU
          ADC=INTEGER         1               0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                                         
          IV=REAL             2               0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED                         
          INTEG=INTEGER       2               0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                                    
          HOLD=REAL,"S"       0.02            0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                                        
          DELAY=REAL,"S"      0               0~65       DELAY TIME EVERY STEP: RAMP RATE=VSTEP/(DELAY+MEASURE TIME),MEASURE TIME=0.07S   
          P_COMP=REAL,"W"     2               0~4        FOR NORMAL MPSMU, P_COMP=2 ; FOR HPSMU P_COMP=4                                  
          COMPLIANCE=REAL,"A" 0.1             0~1        COMPLIANCE *Vdmax<2 MPSMU; COMPLIANCE*Vdmax<4 HPSMU                              
 TERMINAL                                                                                                                                 
          DRAIN                                                                                                                           
          GATE                                                                                                                            
          SOURCE                                                                                                                          
          BULK                                                                                                                            
$-------- ------------------- --------------- -------- - ---------------------------------------------------------------------------------

$Type: Algorithm
$Name: MIN_ABS
$Vers: 1
$Desc: MIN(abs(A),abs(B),abs(C),abs(D))
$Date: 12/15/2010
$Time: 10:18:33
$User: wat
$-------- ------------ - ------------ - -
 INPUT                                   
          A=REAL       0 -1E+12~1E+12    
          B=REAL       0 -1E+12~1E+12    
          C=REAL       0 -1E+12~1E+12    
          D=REAL       0 -1E+12~1E+12    
 OUTPUT                                  
          MIN_ABS=REAL                   
                                         
 DEVICE                                  
 TERMINAL                                
$-------- ------------ - ------------ - -

$Type: Algorithm
$Name: CV_R4t
$Vers: 1
$Desc: wat_standard 4 terminals resistance measurement\n
$Date: 12/14/2010
$Time: 09:23:43
$User: wat
$-------- --------------- ----- -------- - --------------------------------------------------------
 INPUT                                                                                             
          IFORCE=REAL,"A" 0.001 -0.1~0.1   CURRENT TO FORCE                                        
          SPEC=REAL       0.03  0~1        Resistor shift SPEC                                     
 OUTPUT                                                                                            
          Ro=REAL,"Ohm"                    RESISTANCE OR RHO                                       
          Istr=REAL,"mA"                   Istress                                                 
          TTF=REAL,"sec"                   fail time                                               
          Rf=REAL,"Ohm"                    fail RESISTANCE                                         
          R1=REAL,"Ohm"                    Istr 0s resistor                                        
 DEVICE                                                                                            
          ADC=INTEGER     1     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2     0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"V"  20    -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"   1E-2  0~655.35   HOLD TIME                                               
 TERMINAL                                                                                          
          FH                               Force high                                              
          FL                               Force low                                               
          SH                               Sense high                                              
          SL                               Sense low                                               
$-------- --------------- ----- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Idoff
$Vers: 1
$Desc: Ids measurement at Vg=0 and specified Vds
$Date: 11/23/2022
$Time: 13:07:17
$User: wat
$-------- -------------- --- -------- - --------------------------------------------------------------
 INPUT                                                                                                
          E=REAL         1              VD* E                                                         
          VD=REAL,"V"    5   -100~100   APPLIED VOLTAGE                                               
          UNIT=INTEGER   0   0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                      
          T=REAL         1              Idoff * T                                                     
          D=REAL         1              Idoff / D                                                     
                                                                                                      
                                                                                                      
 OUTPUT                                                                                               
          ID=REAL,"A"                   DRAIN CURRENT @VG=0                                           
                                                                                                      
 DEVICE                                                                                               
          ADC=INTEGER    1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL        16  0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.     
          INTEG=INTEGER  3   0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                       
          HOLD=REAL,"S"  .5  0~655.35   HOLD TIME                                                     
          IDRNG=REAL,"A" 1n  -.1~.1     GATE CURRENT MEASUREMENT RANGE (0: AUTO, OTHERS: LIMITED AUTO)
          MODE=INTEGER   0   0,1,-1     0:no abs 1:for NMOS -1:for PMOS                               
          FLAG=INTEGER   0   0,1        1:compute common logarithm(must set UNIT=0,T=D=1,MODE=1)      
          ICOM=REAL,"A"  0.1 -0.1~0.1   Icompliance for Drain                                         
                                                                                                      
 TERMINAL                                                                                             
          DRAIN                         DRAIN TERMINAL                                                
          GATE                          GATE TERMINAL                                                 
          SOURCE                        SOURCE TERMINAL                                               
          BULK                          WELL OR BULK                                                  
$-------- -------------- --- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Idsat_NoUpDw
$Vers: 1
$Desc: Drain current measurement at specified bias point.
$Date: 11/06/2007
$Time: 16:50:17
$User: wat
$-------- -------------- ----- -------- - ---------------------------------------------------------
 INPUT                                                                                             
          VD=REAL,"V"    .1    -100~100   DRAIN TO SOURCE BIAS                                     
          VG=REAL,"V"    3.3              GATE TO SOURCE BIAS                                      
          VB=REAL,"V"    0     -100~100   BULK TO SOURCE BIAS                                      
          UNIT=INTEGER   0     0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          T=REAL         1                Idsat * T                                                
          D=REAL         1                Idsat / D                                                
                                                                                                   
                                                                                                   
 OUTPUT                                                                                            
          ID=REAL,"A"                     DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                            
          ADC=INTEGER    0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL        1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER  0     0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"  0.002 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          IDRNG=REAL,"A" 0     -.1~.1     DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
          MODE=INTEGER   0     0,1        0:SOURCE CONNECT GND 1:SOURCE CONNECT SMU FORCE 0V       
          ICOM=REAL,"A"  0.1   -0.1~0.1   Icompliance for Gate & Drain                             
                                                                                                   
 TERMINAL                                                                                          
          DRAIN                           DRAIN TERMINAL                                           
          GATE                            GATE TERMINAL                                            
          SOURCE                          SOURCE TERMINAL                                          
          BULK                            WELL OR BULK                                             
$-------- -------------- ----- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Calculation
$Vers: 1
$Desc: IFD This algorithm only checks the input againts inh and inl and returns the value
$Date: 09/03/2003
$Time: 11:28:44
$User: wat
$-------- ----------- ----- - - ----------------
 INPUT                                          
          Input=REAL            Input Variable  
          Inh=REAL    1E32      Input high limit
          Inl=REAL    -1E32     Input low limit 
 OUTPUT                                         
          Output=REAL           Output variable 
 DEVICE                                         
                                                
 TERMINAL                                       
$-------- ----------- ----- - - ----------------

$Type: Algorithm
$Name: R2t_fv_3T
$Vers: 1
$Desc: Res=Vf/Im\n
$Date: 03/01/2010
$Time: 10:28:21
$User: wat
$-------- ---------------- --- -------- - --------------------------------------------------------
 INPUT                                                                                            
          VF=REAL,"V"      2   -100~100   VOLTAGE TO APPLY                                        
          FLG=INTEGER      0   0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL         1   0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL       1              VIA COUNTS                                              
          UNIT=INTEGER     0   0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL           1              R * T                                                   
          D=REAL           1              R / D                                                   
 OUTPUT                                                                                           
          RES=REAL,"ohm"                  RESISTANCE OR RHO                                       
 DEVICE                                                                                           
          ADC=INTEGER      1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL          5   0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER    2   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          ICOMP=REAL,"A"   .1  -.1~.1     CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"    .01 0~655.35   HOLD TIME                                               
          WAIT_TH=REAL,"S" .1  0~655.35   HOLD TIME AFTER DISCHARGE                               
 TERMINAL                                                                                         
          H                               HIGH TERMINAL                                           
          L                               LOW TERMINAL                                            
          SUB                             SUB                                                     
$-------- ---------------- --- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Idsgb_TB
$Vers: 1
$Desc: Drain current measurement at specified bias point.
$Date: 09/04/2014
$Time: 14:11:56
$User: wat
$-------- ------------------- ----- --------- - ---------------------------------------------------------
 INPUT                                                                                                   
          Type=REAL           1     1,-1        1:Nmos -1Pmos                                            
          VD=REAL,"V"         1.8   -100~100    DRAIN TO SOURCE BIAS                                     
          VG=REAL,"V"         1.8               GATE TO SOURCE BIAS                                      
          VB=REAL,"V"         0     -100~100    BULK TO SOURCE BIAS                                      
          UNIT=INTEGER        0     0,1,2,3,4   0: MKS, 1:pA, 2:uA, 3:mA,4:LOG10                         
          T=REAL              1                 Idsat * T                                                
          D=REAL              1                 Idsat / D                                                
          IOFF=REAL           0     0,1         0:Idsat; 1:Ioff                                          
                                                                                                         
                                                                                                         
 OUTPUT                                                                                                  
          ID=REAL,"A"                           DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                                  
          ADC=INTEGER         0     0,1         ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL             1     0~4096      SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER       0     0,1,2,3     INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"       0.002 0~655.35    HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          CHUCK_HOLD=REAL,"S" 0.001 0~655.35    HOLD TIME BETWEEN CHECK DOWN AND UP                      
          IDRNG=REAL,"A"      0     -.1~.1      DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
          MODE=INTEGER        0     0,1         0:SOURCE CONNECT GND 1:SOURCE CONNECT SMU FORCE 0V       
          CONNECT=REAL        0     0,1         Connect=1 double contact                                 
                                                                                                         
 TERMINAL                                                                                                
          DRAIN                                 DRAIN TERMINAL                                           
          GATE                                  GATE TERMINAL                                            
          SOURCE                                SOURCE TERMINAL                                          
          BULK                                  WELL OR BULK                                             
$-------- ------------------- ----- --------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Ileak_HV
$Vers: 1
$Desc: Gate leakage current measurement\n
$Date: 10/14/2013
$Time: 13:10:22
$User: wat
$-------- -------------- --- -------- - --------------------------------------------------------------
 INPUT                                                                                                
          VH=REAL,"V"    3.5 -40~40     APPLIED VOLTAGE                                               
          UNIT=INTEGER   0   0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                      
          T=REAL         1              Ig * T                                                        
          D=REAL         1              Ig / D                                                        
 OUTPUT                                                                                               
          ILEAK=REAL,"A"                GATE LEAKAGE CURRENT                                          
 DEVICE                                                                                               
          ADC=INTEGER    1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL        16  0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED      
          INTEG=INTEGER  3   0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                       
          HOLD=REAL,"S"  .5  0~655.35   HOLD TIME                                                     
          IRNG=REAL,"A"  1n  -.1~.1     GATE CURRENT MEASUREMENT RANGE (0: AUTO, OTHERS: LIMITED AUTO)
          MODE=INTEGER   0   0,1        0:LOW CONNECT GNDU 1:LOW CONNECT SUM FORCE 0V                 
          FLAG=INTEGER   0   0,1,-1     1:output abs(Ileak) -1:output -abs(Ileak)                     
 TERMINAL                                                                                             
          H                             Gate (for Gate leak) / Drain (for juntion leak)               
          L                             Bulk or substract                                             
$-------- -------------- --- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Cap_tox_bias
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
$Date: 10/18/2009
$Time: 19:52:39
$User: wat
$-------- ---------------------- ----------- ------------------- - --------------------------------------
 INPUT                                                                                                   
          VF=REAL,"V"            0           -40~40                VOLTAGE TO APPLY                      
          AREA=REAL,"um^2"       1000                              AREA OF ACTIVE REGION                 
          C0=REAL,"pF"           0                                 offset capacitance of probe-card      
          Darea=REAL             1                                 Cap/Darea for pf/um2                  
          VSUB=REAL,"V"          0           -40~40                VOLTAGE TO BIAS                       
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
 OUTPUT                                                                                                  
          TOX=REAL,"Angstrom"                                      OXIDE THICKNESS                       
          CAP=REAL,"pF"                                            OXIDE CAPACITANCE                     
          G=REAL                                                   OXIDE CONDUCTANCE                     
 DEVICE                                                                                                  
          SL=REAL,"V"            30m         0~20                  TEST SIGNAL LEVEL                     
          FREQ=REAL,"Hz"         100k        1E+3,1E+4,1E+5,1E+6   MEASUREMENT FREQUENCY                 
          INTEG=INTEGER          3           1,2,3                 INTEGRATION TIME (1:S, 2:M, 3:L)      
          E0=REAL                8.85418E-14                       Permitivity of free space ( F/cm^2)   
          ED=REAL                3.9                               DIELECTRIC CONSTANT OF INSULATOR      
          Offset=REAL,"Angstrom" 0                                                                       
                                                                                                         
 TERMINAL                                                                                                
          H                                                        CMH ( recommend to bulk/sub or chuck )
          L                                                        CML ( recommend to gate/drain )       
          SUB                                                      SUB                                   
$-------- ---------------------- ----------- ------------------- - --------------------------------------

$Type: Algorithm
$Name: Idsat_updown_hv
$Vers: 1
$Desc: wat_standard QD Drain current measurement at specified bias point.
$Date: 09/08/2003
$Time: 20:42:25
$User: wat
$-------- ------------------- ----- -------- - ---------------------------------------------------------
 INPUT                                                                                                  
          VD=REAL,"V"         .1    -100~100   DRAIN TO SOURCE BIAS                                     
          VG=REAL,"V"         3.3   -100~100   GATE TO SOURCE BIAS                                      
          VB=REAL,"V"         0     -100~100   BULK TO SOURCE BIAS                                      
          UNIT=INTEGER        0     0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                 
          T=REAL              1                Idsat * T                                                
          D=REAL              1                Idsat / D                                                
                                                                                                        
                                                                                                        
 OUTPUT                                                                                                 
          ID=REAL,"A"                          DRAIN SATURATION CURRENT                                 
 DEVICE                                                                                                 
          ADC=INTEGER         0     0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL             1     0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER       0     0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          HOLD=REAL,"S"       0.002 0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT                
          CHUCK_HOLD=REAL,"S"                  HOLD TIME BETWEEN CHECK DOWN AND UP                      
          IDRNG=REAL,"A"      0     -.1~.1     DRAIN CURRENT MEASUREMENT RANGE (0:AUTO RANGE)           
          MODE=INTEGER        0     0,1        0:SOURCE CONNECT GND 1:SOURCE CONNECT SMU FORCE 0V       
                                                                                                        
 TERMINAL                                                                                               
          DRAIN                                DRAIN TERMINAL                                           
          GATE                                 GATE TERMINAL                                            
          SOURCE                               SOURCE TERMINAL                                          
          BULK                                 WELL OR BULK                                             
$-------- ------------------- ----- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: TTR_Cap_tox_3T
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
$Date: 03/14/2011
$Time: 16:25:15
$User: wat
$-------- ---------------------- ----------- ------------------- - --------------------------------------
 INPUT                                                                                                   
          VF=REAL,"V"            0           -40~40                VOLTAGE TO APPLY                      
          AREA=REAL,"um^2"       1000                              AREA OF ACTIVE REGION                 
          C0=REAL,"pF"           0                                 offset capacitance of probe-card      
          Darea=REAL             1                                 Cap/Darea for pf/um2                  
          De=REAL,"s"            0           0~50                  delay time                            
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
                                                                                                         
 OUTPUT                                                                                                  
          TOX=REAL,"Angstrom"                                      OXIDE THICKNESS                       
          CAP=REAL,"pF"                                            OXIDE CAPACITANCE                     
          G=REAL                                                   OXIDE CONDUCTANCE                     
 DEVICE                                                                                                  
          SL=REAL,"V"            30m         0~20                  TEST SIGNAL LEVEL                     
          FREQ=REAL,"Hz"         100k        1E+3,1E+4,1E+5,1E+6   MEASUREMENT FREQUENCY                 
          INTEG=INTEGER          3           1,2,3                 INTEGRATION TIME (1:S, 2:M, 3:L)      
          E0=REAL                8.85418E-14                       Permitivity of free space ( F/cm^2)   
          ED=REAL                3.9                               DIELECTRIC CONSTANT OF INSULATOR      
          Offset=REAL,"Angstrom" 0                                                                       
                                                                                                         
 TERMINAL                                                                                                
          H                                                        CMH ( recommend to bulk/sub or chuck )
          L                                                        CML ( recommend to gate/drain )       
          Bulk                                                     BULK                                  
$-------- ---------------------- ----------- ------------------- - --------------------------------------

$Type: Algorithm
$Name: BVDS_V_3T
$Vers: 1
$Desc: Drain to source punchthrough voltage with gate and well grounded\n2002/3/18
$Date: 11/10/2004
$Time: 08:35:18
$User: wat
$-------- --------------- ---- -------- - ---------------------------------------------------------
 INPUT                                                                                             
          P=INTEGER       1               1:NMOS, -1:PMOS                                          
          VDMIN=REAL,"V"  0    -100~100   START DRAIN VOLTAGE                                      
          VDMAX=REAL,"V"  10   -100~100   STOP DRAIN VOLTAGE                                       
          VDSTEP=REAL,"V" .1   -100~100   STEP DRAIN VOLTAGE                                       
          IDCRI=REAL,"A"  1E-7 -.1~.1     TARGET DRAIN CURRENT                                     
          ICOMP=REAL,"V"  1E-6            Compliance of Vd                                         
                                                                                                   
                                                                                                   
 OUTPUT                                                                                            
          BV=REAL,"V"                     DRAIN TO SOURCE PUNCHTHROUGH VOLTAGE                     
 DEVICE                                                                                            
          ADC=INTEGER     0    0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL         1    0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER   2    0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          VDSKIP=INTEGER  3    0~20000    FOR CALCULATING THE LARGE STEP                           
                                                                                                   
 TERMINAL                                                                                          
          D                               DRAIN TERMINAL                                           
          G                               GATE TERMINAL                                            
          B                               WELL OR BULK                                             
$-------- --------------- ---- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: TD_BVDS
$Vers: 1
$Desc: Measure the source to drain punch-through/ breakdown voltage
$Date: 11/22/2011
$Time: 14:35:44
$User: wat
$-------- ----------------- -- --------- - ----------------------------------------------------------------
 INPUT                                                                                                     
          P=INTEGER         1              1:NMOS, -1:PMOS                                                 
          W=REAL,"um"       0              Channel Width                                                   
          L=REAL,"um"       0              Channel Length                                                  
          IDCRI=REAL,"A/um" 0              Test current density                                            
          VGS=REAL,"volts"  0              Gate voltage                                                    
          VS=REAL,"volts"   0              Source voltage                                                  
          VBS=REAL,"volts"  0              Body voltage                                                    
          FLAG=INTEGER      1              Normalize flag, 1: IDCRI is current density, 0: IDCRI is current
 OUTPUT                                                                                                    
          BVDS=REAL,"V"        -9~-7~7~9   Source/Drain Punch-Through Breakdown Voltage                    
 DEVICE                                                                                                    
          VCOMP=REAL,"V"    50             Drain Compliance Voltage                                        
          MODE=INTEGER      1  1,-1        1:Force Idcri,then force Vg; -1: Force Vg, then force Idcri     
                                                                                                           
 TERMINAL                                                                                                  
          D                                Drain terminal                                                  
          G                                Gate Terminal                                                   
          S                                Source terminal                                                 
          B                                Bulk terminal                                                   
$-------- ----------------- -- --------- - ----------------------------------------------------------------

$Type: Algorithm
$Name: Radius
$Vers: 1
$Desc: distance from current testing position to wafer center
$Date: 03/22/2019
$Time: 11:09:16
$User: keysight
$-------- ----------- - - - -
 INPUT                       
 OUTPUT                      
          Radius=REAL        
 DEVICE                      
 TERMINAL                    
$-------- ----------- - - - -

$Type: Algorithm
$Name: SRAM_read
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 09/24/2021
$Time: 21:30:51
$User: specs
$-------- ---------------- --- - - -
 INPUT                              
          v_high=REAL,"V"  1.1      
          v_low=REAL,"V"   0        
 OUTPUT                             
          SNF_min=REAL,"V"          
          SNT_min=REAL,"V"          
 DEVICE                             
 TERMINAL                           
          VDD                       
          GND                       
          BL                        
          BLB                       
          SNT                       
          SNF                       
          WL                        
          NWell                     
          PWell                     
          WLB                       
$-------- ---------------- --- - - -

$Type: Algorithm
$Name: SRAM_write
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 09/24/2021
$Time: 21:30:51
$User: specs
$-------- ---------------- --- - - -
 INPUT                              
          v_high=REAL,"V"  1.1      
          v_low=REAL,"V"   0        
 OUTPUT                             
          SNF_min=REAL,"V"          
          SNT_min=REAL,"V"          
 DEVICE                             
 TERMINAL                           
          VDD                       
          GND                       
          BL                        
          BLB                       
          SNT                       
          SNF                       
          WL                        
          NWell                     
          PWell                     
          WLB                       
$-------- ---------------- --- - - -

$Type: Algorithm
$Name: bvceo_std
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 02/16/2005
$Time: 16:14:44
$User: specs
$-------- ---------------- - - - -
 INPUT                            
          vbe=REAL                
          Ilimit=REAL             
          vc_start=REAL           
          vc_stop=REAL            
          vc_point=INTEGER        
          delay_s=REAL            
 OUTPUT                           
          bvceo=REAL              
 DEVICE                           
 TERMINAL                         
          collector               
          emitter                 
          base                    
          subst                   
$-------- ---------------- - - - -

$Type: Algorithm
$Name: vth_gm_std
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 08/16/2004
$Time: 10:06:50
$User: pcm02
$-------- ----------------- - - - -
 INPUT                             
          vds=REAL                 
          vbs=REAL                 
          vg_start=REAL            
          vg_stop=REAL             
          vg_points=INTEGER        
          delay_s=REAL             
 OUTPUT                            
          Vth=REAL,"V"             
          gm=REAL                  
 DEVICE                            
 TERMINAL                          
          drain                    
          gate                     
          source                   
          subst                    
$-------- ----------------- - - - -

$Type: Algorithm
$Name: Swing
$Vers: 1
$Desc: Swing=1000*Vstep/slope ,(slope~subthresheld); Add Mcl1 & Mcl2
$Date: 02/07/2012
$Time: 16:17:49
$User: wat
$-------- -------------------- ---- - - ---------------------------------------------
 INPUT                                                                               
          Vd=REAL,"Volt"       0.1      Drain voltage; common use Vd = 0.1 V for NMOS
          Vt=REAL,"Volt"       0.6      Input by Vton(Vtop),N,PMOS +                 
          Vbs=REAL,"Volt"      0        Back bias;default = 0 V                      
          Vstep=REAL,"Volt"    0.05     Vg step; default = 0.01 V                    
          Mcl1=REAL            0                                                     
          Mcl2=REAL            0                                                     
 OUTPUT                                                                              
          Swing=REAL,"mV/dec."          Swing at linear region                       
 DEVICE                                                                              
                                                                                     
 TERMINAL                                                                            
          D                             Drain                                        
          G                             Gate                                         
          S                             Source                                       
          B                             Bulk                                         
$-------- -------------------- ---- - - ---------------------------------------------

$Type: Algorithm
$Name: Cap_tox_mos
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
$Date: 04/06/2023
$Time: 15:31:33
$User: specs
$-------- ---------------------- ----------- ------------------- - -----------------------------------
 INPUT                                                                                                
          VG=REAL,"V"            0           -40~40                VOLTAGE TO GATE                    
          AREA=REAL,"um^2"       1000                              AREA OF ACTIVE REGION              
          C0=REAL,"pF"           0                                 offset capacitance of probe-card   
          Darea=REAL             1                                 Cap/Darea for pf/um2               
                                                                                                      
                                                                                                      
                                                                                                      
                                                                                                      
                                                                                                      
                                                                                                      
                                                                                                      
 OUTPUT                                                                                               
          TOX=REAL,"Angstrom"                                      OXIDE THICKNESS                    
          CAP=REAL,"pF"                                            OXIDE CAPACITANCE                  
          GO=REAL                                                  OXIDE CONDUCTANCE                  
 DEVICE                                                                                               
          SL=REAL,"V"            30m         0~20                  TEST SIGNAL LEVEL                  
          FREQ=REAL,"Hz"         100k        1E+3,1E+4,1E+5,1E+6   MEASUREMENT FREQUENCY              
          INTEG=INTEGER          3           1,2,3                 INTEGRATION TIME (1:S, 2:M, 3:L)   
          E0=REAL                8.85418E-14                       Permitivity of free space ( F/cm^2)
          ED=REAL                3.9                               DIELECTRIC CONSTANT OF INSULATOR   
          Offset=REAL,"Angstrom" 0                                                                    
                                                                                                      
 TERMINAL                                                                                             
          D                                                        DRAIN TERMINAL                     
          G                                                        GATE TERMINAL                      
          S                                                        SOURCE TERMINAL                    
          B                                                        WELL OR BULK                       
$-------- ---------------------- ----------- ------------------- - -----------------------------------

$Type: Algorithm
$Name: Curve_CV84_MOS
$Vers: 1
$Desc: Capacitance measurement at given bias. Returns capacitance, conductance and \noxide thickness.
$Date: 04/06/2023
$Time: 16:30:59
$User: specs
$-------- ---------------------- ----------- ------ - -----------------------------------
 INPUT                                                                                   
          VF_START=REAL,"V"      0           -40~40   START SWEEP VOLTAGE                
          VF_STOP=REAL,"V"       0           -40~40   STOP SWEEP VOLTAGE                 
          VF=REAL,"V"            0           -40~40   VOLTAGE for Measure C0             
          STEPS=INTEGER          10                   SWEEP STEPS COUNTS                 
          C0=REAL,"pF"           0                    offset capacitance of probe-card   
          De=REAL,"sec"          0.1                  Delay time before measure          
                                                                                         
                                                                                         
                                                                                         
                                                                                         
                                                                                         
                                                                                         
                                                                                         
 OUTPUT                                                                                  
 DEVICE                                                                                  
          SL=REAL,"V"            30m         0~20     TEST SIGNAL LEVEL                  
          FREQ=REAL,"Hz"         100k                 MEASUREMENT FREQUENCY              
          INTEG=INTEGER          3           1,2,3    INTEGRATION TIME (1:S, 2:M, 3:L)   
          E0=REAL                8.85418E-14          Permitivity of free space ( F/cm^2)
          ED=REAL                3.9                  DIELECTRIC CONSTANT OF INSULATOR   
          Offset=REAL,"Angstrom" 0                                                       
          D_path=STRING          "/home"                                                 
          D_file=STRING          "cv_curve"                                              
                                                                                         
 TERMINAL                                                                                
          D                                           DRAIN TERMINAL                     
          G                                           GATE TERMINAL                      
          S                                           SOURCE TERMINAL                    
          B                                           WELL OR BULK                       
$-------- ---------------------- ----------- ------ - -----------------------------------

$Type: Algorithm
$Name: bvcbo_std
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 11/24/2022
$Time: 18:37:49
$User: wat
$-------- ---------------- - - - -
 INPUT                            
          veb=REAL                
          Ilimit=REAL             
          vc_start=REAL           
          vc_stop=REAL            
          vc_point=INTEGER        
          delay_s=REAL            
 OUTPUT                           
          bvcbo=REAL              
 DEVICE                           
 TERMINAL                         
          collector               
          emitter                 
          base                    
          subst                   
$-------- ---------------- - - - -

$Type: Algorithm
$Name: bvebo_std
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 11/24/2022
$Time: 18:56:13
$User: wat
$-------- ---------------- - - - -
 INPUT                            
          vcb=REAL                
          Ilimit=REAL             
          ve_start=REAL           
          ve_stop=REAL            
          ve_point=INTEGER        
          delay_s=REAL            
 OUTPUT                           
          bvebo=REAL              
 DEVICE                           
 TERMINAL                         
          collector               
          emitter                 
          base                    
          subst                   
$-------- ---------------- - - - -

$Type: Algorithm
$Name: Curve_4I_V_R
$Vers: 1
$Desc: Id vs Vd curve
$Date: 02/06/2023
$Time: 15:39:32
$User: wat
$-------- -------------- ----------- -------- - --------------------------------------------------------
 INPUT                                                                                                  
          VMIN=REAL,"V"  0           -100~100   START SWEEP VOLTAGE ON HIGH                             
          VMAX=REAL,"V"  1.8         -100~100   END SWEEP VOLTAGE ON HIGH                               
          VSTEP=REAL,"V" 0.01                                                                           
 OUTPUT                                                                                                 
                                                                                                        
 DEVICE                                                                                                 
          ADC=INTEGER    1           0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                
          IV=REAL        3           0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER  3           0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)           
          HOLD=REAL,"S"  0.02        0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT               
          D_path=STRING  "/home"                                                                        
          D_file=STRING  "i_v_curve"                                                                    
 TERMINAL                                                                                               
          BULK                                                                                          
          H                                                                                             
          L                                                                                             
$-------- -------------- ----------- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Id_Vd_loop
$Vers: 1
$Desc: Id vs Vd curve
$Date: 04/06/2023
$Time: 16:30:59
$User: specs
$-------- --------------- ------------ -------- - --------------------------------------------------------
 INPUT                                                                                                    
          VGMIN=REAL,"V"  0.05         -100~100   START  VOLTAGE BIAS ON HIGH                             
          VGMAX=REAL,"V"  3.3          -100~100   END  VOLTAGE BIAS ON HIGH                               
          VGSTEP=REAL,"V" 0.01                                                                            
          VDMIN=REAL,"V"  0            -100~100   START SWEEP VOLTAGE ON HIGH                             
          VDMAX=REAL,"V"  1.8          -100~100   END SWEEP VOLTAGE ON HIGH                               
          VDSTEP=REAL,"V" 0.01                                                                            
          VS=REAL,"V"     0            -100~100   VOLTAGE ON SOURCE                                       
          VB=REAL,"V"     0            -100~100   VOLTAGE ON BULK                                         
 OUTPUT                                                                                                   
                                                                                                          
 DEVICE                                                                                                   
          ADC=INTEGER     1            0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                
          IV=REAL         3            0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   3            0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)           
          HOLD=REAL,"S"   0.02         0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT               
          D_path=STRING   "/home"                                                                         
          D_file=STRING   "id_vd_loop"                                                                    
 TERMINAL                                                                                                 
          DRAIN                                                                                           
          GATE                                                                                            
          SOURCE                                                                                          
          BULK                                                                                            
$-------- --------------- ------------ -------- - --------------------------------------------------------

$Type: Algorithm
$Name: RING_5T
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 12/19/2022
$Time: 18:31:58
$User: wat
$-------- --------------------------- - --- - ----------------------------
 INPUT                                                                    
          STAGE=REAL                          stage number                
          VFORCE=REAL                         Applied voltage at power bus
          FLAG=INTEGER                                                    
 OUTPUT                                                                   
          FREQUENCY=REAL,"MHz"                frequency                   
          DELAY_VDD=REAL,"psec/stage"   0~2   delay period at vdd         
                                                                          
 DEVICE                                                                   
 TERMINAL                                                                 
          VDD_RO                              PAD1                        
          VSS                                 PAD2                        
          VDD_IO                              PAD4                        
          OUT                                 PAD5                        
          RING_IO                             PAD6                        
$-------- --------------------------- - --- - ----------------------------

$Type: Algorithm
$Name: Bvs
$Vers: 1
$Desc: Drain to source punchthrough voltage with gate and well grounded\n
$Date: 12/19/2022
$Time: 18:11:55
$User: wat
$-------- --------------- ------------- -------- - ---------------------------------------------------------
 INPUT                                                                                                      
          VG=REAL,"V"     0             -100~100   BIAS VOLTAGE ON GATE                                     
          VSMIN=REAL,"V"  0             -100~100   START SOURCE VOLTAGE                                     
          VSMAX=REAL,"V"  10            -100~100   STOP SOURCE VOLTAGE                                      
          VSSTEP=REAL,"V" .1            -100~100   STEP SOURCE VOLTAGE                                      
          ISTARG=REAL,"A" 1E-6          -.1~.1     TARGET SOURCE CURRENT                                    
          Icomp=REAL,"V"  0.001                    Compliance of Vg                                         
                                                                                                            
                                                                                                            
 OUTPUT                                                                                                     
          BV=REAL,"V"                              DRAIN TO SOURCE PUNCHTHROUGH VOLTAGE                     
 DEVICE                                                                                                     
          ADC=INTEGER     0             0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                   
          IV=REAL         1             0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.
          INTEG=INTEGER   0             0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                  
          VSSKIP=INTEGER  3             0~20000    FOR CALCULATING THE LARGE STEP                           
          RSEARCH=INTEGER 0             0,1        0: OFF, 1:ON                                             
          D_path=STRING   "/tmp"                   SAVE FILE PATH                                           
          D_file=STRING   "rsearch_bvd"            SAVE FILE NAME                                           
                                                                                                            
 TERMINAL                                                                                                   
          DRAIN                                    DRAIN TERMINAL                                           
          GATE                                     GATE TERMINAL                                            
          SOURCE                                   SOURCE TERMINAL                                          
          BULK                                     WELL OR BULK                                             
$-------- --------------- ------------- -------- - ---------------------------------------------------------

$Type: Algorithm
$Name: Isoff
$Vers: 1
$Desc: Ids measurement at Vg=0 and specified Vds
$Date: 02/06/2023
$Time: 14:57:50
$User: wat
$-------- -------------- --- -------- - --------------------------------------------------------------
 INPUT                                                                                                
          E=REAL         1              VD* E                                                         
          VD=REAL,"V"    5   -100~100   APPLIED VOLTAGE                                               
          UNIT=INTEGER   0   0,1,2,3    0: MKS, 1:pA, 2:uA, 3:mA                                      
          T=REAL         1              Idoff * T                                                     
          D=REAL         1              Idoff / D                                                     
                                                                                                      
                                                                                                      
 OUTPUT                                                                                               
          IS=REAL,"A"                   SOURCE CURRENT @VG=0                                          
                                                                                                      
 DEVICE                                                                                               
          ADC=INTEGER    1   0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                        
          IV=REAL        16  0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED.     
          INTEG=INTEGER  3   0,1,2,3    INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)                       
          HOLD=REAL,"S"  .5  0~655.35   HOLD TIME                                                     
          ISRNG=REAL,"A" 1n  -.1~.1     GATE CURRENT MEASUREMENT RANGE (0: AUTO, OTHERS: LIMITED AUTO)
          MODE=INTEGER   0   0,1,-1     0:no abs 1:for NMOS -1:for PMOS                               
          FLAG=INTEGER   0   0,1        1:compute common logarithm(must set UNIT=0,T=D=1,MODE=1)      
          ICOM=REAL,"A"  0.1 -0.1~0.1   Icompliance for Drain                                         
                                                                                                      
 TERMINAL                                                                                             
          DRAIN                         DRAIN TERMINAL                                                
          GATE                          GATE TERMINAL                                                 
          SOURCE                        SOURCE TERMINAL                                               
          BULK                          WELL OR BULK                                                  
$-------- -------------- --- -------- - --------------------------------------------------------------

$Type: Algorithm
$Name: Id_Vg_loop
$Vers: 1
$Desc: Id vs Vd curve
$Date: 11/25/2022
$Time: 18:29:37
$User: wat
$-------- --------------- ------------ -------- - --------------------------------------------------------
 INPUT                                                                                                    
#         VG=REAL,"V"     0.1                                                                             
          VGMIN=REAL,"V"  0.05         -100~100   START  VOLTAGE BIAS ON HIGH                             
          VGMAX=REAL,"V"  3.3          -100~100   END  VOLTAGE BIAS ON HIGH                               
          VGSTEP=REAL,"V" 0.01                                                                            
          VDMIN=REAL,"V"  0            -100~100   START SWEEP VOLTAGE ON HIGH                             
          VDMAX=REAL,"V"  1.8          -100~100   END SWEEP VOLTAGE ON HIGH                               
          VDSTEP=REAL,"V" 0.01                                                                            
          VS=REAL,"V"     0            -100~100   VOLTAGE ON SOURCE                                       
          VB=REAL,"V"     0            -100~100   VOLTAGE ON BULK                                         
 OUTPUT                                                                                                   
                                                                                                          
 DEVICE                                                                                                   
          ADC=INTEGER     1            0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                
          IV=REAL         3            0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   3            0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)           
          HOLD=REAL,"S"   0.02         0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT               
          D_path=STRING   "/home"                                                                         
          D_file=STRING   "id_vd_loop"                                                                    
 TERMINAL                                                                                                 
          DRAIN                                                                                           
          GATE                                                                                            
          SOURCE                                                                                          
          BULK                                                                                            
$-------- --------------- ------------ -------- - --------------------------------------------------------

$Type: Algorithm
$Name: bvceo_spot
$Vers: 1
$Desc: Description for this Algorithm spec.
$Date: 02/06/2023
$Time: 19:08:24
$User: wat
$-------- ---------------- ---- - - -
 INPUT                               
          vbe=REAL                   
          Ilimit=REAL      1E-4      
          vc_start=REAL    0         
          vc_stop=REAL     1         
          vc_point=INTEGER 51        
          delay_s=REAL     0.01      
          vskip=INTEGER    1         
          itarget=REAL,"A" 1E-6      
 OUTPUT                              
          bvceo=REAL                 
 DEVICE                              
 TERMINAL                            
          collector                  
          emitter                    
          base                       
          subst                      
$-------- ---------------- ---- - - -

$Type: Algorithm
$Name: R4t_fv
$Vers: 1
$Desc: wat_standard 4 terminals resistance measurement\n
$Date: 04/06/2023
$Time: 15:38:48
$User: specs
$-------- --------------- ------ -------- - --------------------------------------------------------
 INPUT                                                                                              
          VFORCE=REAL,"A" 5                 VOLTAGE TO FORCE                                        
          FLG=INTEGER     0      0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL        1      0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL      1                 VIA COUNTS                                              
          UNIT=INTEGER    0      0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
          T=REAL          1                 R * T                                                   
          D=REAL          1                 R / D                                                   
 OUTPUT                                                                                             
          RES=REAL,"Ohm"                    RESISTANCE OR RHO                                       
 DEVICE                                                                                             
          ADC=INTEGER     1      0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL         5      0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   2      0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          ICOMP=REAL,"A"  0.0001            CURRENT COMPLIANCE                                      
          HOLD=REAL,"S"   1E-2   0~655.35   HOLD TIME                                               
 TERMINAL                                                                                           
          FH                                Force high                                              
          FL                                Force low                                               
          SH                                Sense high                                              
          SL                                Sense low                                               
$-------- --------------- ------ -------- - --------------------------------------------------------

$Type: Algorithm
$Name: Curve_I_V_R_4T
$Vers: 1
$Desc: wat_standard 4 terminals resistance measurement\n
$Date: 04/06/2023
$Time: 18:25:28
$User: specs
$-------- -------------- -------- -------- - --------------------------------------------------------
 INPUT                                                                                               
          IMIN=REAL,"A"  0                   CURRENT TO FORCE                                        
          IMAX=REAL,"A"  0.001               CURRENT TO FORCE                                        
          ISTEPS=INTEGER 5                                                                           
          FLG=INTEGER    0        0,1,2      unit flag (0: R 1: R/sqr 2: R/count)                    
          SQR=REAL       1        0~32767    SQR=(L/W), use to calculate R=R/SQR                     
          COUNT=REAL     1                   VIA COUNTS                                              
          UNIT=INTEGER   0        0,1,2,3    0:ohm, 1: Kohm, 2: mohm, 3: Mohm                        
#         T=REAL         1                   R * T                                                   
#         D=REAL         1                   R / D                                                   
 OUTPUT                                                                                              
 DEVICE                                                                                              
          ADC=INTEGER    1        0,1        ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                  
          IV=REAL        5        0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER  2        0,1,2,3    INTEGRATION TIME (0:MAN. 1:S, 2:M, 3:L)                 
          VCOMP=REAL,"A" 20       -100~100   VOLTAGE COMPLIANCE                                      
          HOLD=REAL,"S"  1E-2     0~655.35   HOLD TIME                                               
          DELAY=REAL,"S" 1E-2     0~655.35   DELAY TIME                                              
          D_path=STRING  "/home"                                                                     
          D_file=STRING  "I_V_4T"                                                                    
 TERMINAL                                                                                            
          FH                                 Force high                                              
          FL                                 Force low                                               
          SH                                 Sense high                                              
          SL                                 Sense low                                               
$-------- -------------- -------- -------- - --------------------------------------------------------

$Type: Algorithm
$Name: I_V_DIODE
$Vers: 1
$Desc: Id vs Vd curve
$Date: 04/18/2023
$Time: 17:47:23
$User: specs
$-------- --------------- ----------- -------- - --------------------------------------------------------
 INPUT                                                                                                   
          VMIN=REAL,"V"   0           -100~100   START SWEEP VOLTAGE ON HIGH                             
          VMAX=REAL,"V"   1.8         -100~100   END SWEEP VOLTAGE ON HIGH                               
          VSTEP=REAL,"V"  0.01                                                                           
 OUTPUT                                                                                                  
                                                                                                         
 DEVICE                                                                                                  
          ADC=INTEGER     1           0,1        1,ADC TYPE (0:HI-SPEED, 1:HI-RESOLUTION)                
          IV=REAL         3           0~4096     SAMPLING NUMBER WHEN MANUAL INTEGRATION TIME IS SELECTED
          INTEG=INTEGER   3           0,1,2,3    1,2,3,INTEGRATION TIME (0:MAN, 1:S, 2:M, 3:L)           
          HOLD=REAL,"S"   0.02        0~655.35   HOLD TIME BEFORE STARTS SWEEP MEASUREMENT               
          D_path=STRING   "/home"                                                                        
          D_file=STRING   "i_v_diode"                                                                    
 TERMINAL                                                                                                
          HIGH                                                                                           
          LOW                                                                                            
$-------- --------------- ----------- -------- - --------------------------------------------------------

