# Benchmark Edgelist Dumping (beta) "Multi2" written by ABC on Sun Apr 23 17:03:50 2023 (more at https://github.com/ycunxi/Verilog-to-PyG)
1 9 Pi 00
2 10 Pi 00
3 11 Pi 00
4 12 Pi 00
9 23 AIG 11
11 23 AIG 11
10 27 AIG 11
11 27 AIG 11
9 28 AIG 11
12 28 AIG 11
27 29 AIG 11
28 29 AIG 11
27 30 AIG 00
28 30 AIG 00
29 24 AIG 00
30 24 AIG 00
10 31 AIG 11
12 31 AIG 11
29 26 AIG 11
31 26 AIG 11
29 32 AIG 00
31 32 AIG 00
26 25 AIG 00
32 25 AIG 00
23 5 Po 00
24 6 Po 00
25 7 Po 00
26 8 Po 00
