CAPI=2:

name: Illusion:System:Memory:1.1
description: Set of memory blocks

filesets:
  RAM_1R_1W:
    files:
      - RAM_1R_1W.sv : {file_type : systemVerilogSource}
      
targets:
  default:
    filesets: [RAM_1R_1W]
