# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Demo_01.srcs/sources_1/new/One_Bit_Comparator.vhd" \
"../../../../Demo_01.srcs/sim_1/new/one_bit_comparator_tb.vhd" \

# Do not sort compile order
nosort
