
//Design files
$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/apb_subsystem_0.v

$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/gpio_veneer.v
$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/ttc_veneer.v
$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/smc_veneer.v
$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/apb_subsystem/rtl/power_ctrl_veneer.v

//for ahb2apb 
+incdir+$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/ahb2apb/rtl
-f $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/ahb2apb/rtl/ahb2apb.f

//for spi and uart
+incdir+$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/opencores
-f $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/opencores/oc_spi.f
-f $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/opencores/oc_uart.f

//for gpio
+incdir+$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/gpio/rtl
-f $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/gpio/rtl/gpio_lite.f


//for ttc
+incdir+$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/ttc/rtl
-f $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/ttc/rtl/ttc_lite.f

       

//for smc
+incdir+$UVM_REF_HOME/designs/socv/rtl/rtl_lpw/smc/rtl
-f $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/smc/rtl/smc_lite.f


//for power control
 $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl.v
 $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/power_ctrl/rtl/power_ctrl_sm.v




