#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fad99e00680 .scope module, "posit_adder_8bit_tb_v" "posit_adder_8bit_tb_v" 2 2;
 .timescale -9 -12;
P_0x7fad99e007e0 .param/l "Bs" 0 2 14, C4<00000000000000000000000000000011>;
P_0x7fad99e00820 .param/l "N" 0 2 13, +C4<00000000000000000000000000001000>;
P_0x7fad99e00860 .param/l "es" 0 2 15, +C4<00000000000000000000000000000100>;
v0x7fad99dd5770_0 .var "clk", 0 0;
v0x7fad99dd5800 .array "data1", 65536 1, 7 0;
v0x7fad99dd53a0 .array "data2", 65536 1, 7 0;
v0x7fad99dd5430_0 .var "diff", 7 0;
v0x7fad99dd3b70_0 .net "done", 0 0, L_0x7fad9c018b90;  1 drivers
v0x7fad99dd3c00_0 .var "i", 15 0;
v0x7fad99dae0a0_0 .var "in1", 7 0;
v0x7fad99dae130_0 .var "in2", 7 0;
v0x7fad99dadcf0_0 .net "inf", 0 0, L_0x7fad99d01630;  1 drivers
v0x7fad99dadd80_0 .net "out", 7 0, L_0x7fad9c0188b0;  1 drivers
v0x7fad99df9710_0 .var/i "outfile", 31 0;
v0x7fad99df97a0 .array "result", 65536 1, 7 0;
v0x7fad99dcce00_0 .var "start", 0 0;
v0x7fad99dcce90_0 .net "zero", 0 0, L_0x7fad99d24040;  1 drivers
E_0x7fad99e008a0 .event negedge, v0x7fad99dd5770_0;
E_0x7fad99e008d0 .event posedge, v0x7fad99dd5770_0;
S_0x7fad99e009c0 .scope function, "log2" "log2" 2 4, 2 4 0, S_0x7fad99e00680;
 .timescale -9 -12;
v0x7fad99e00b70_0 .var "log2", 31 0;
v0x7fad99e10c20_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.log2 ;
    %load/vec4 v0x7fad99e10c20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e10c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e00b70_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e10c20_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fad99e10c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e10c20_0, 0, 32;
    %load/vec4 v0x7fad99e00b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e00b70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fad99e10cc0 .scope module, "uut" "posit_adder" 2 30, 3 11 0, S_0x7fad99e00680;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in1"
    .port_info 1 /INPUT 8 "in2"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "inf"
    .port_info 5 /OUTPUT 1 "zero"
    .port_info 6 /OUTPUT 1 "done"
P_0x7fad99e10e70 .param/l "Bs" 0 3 23, C4<00000000000000000000000000000011>;
P_0x7fad99e10eb0 .param/l "N" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x7fad99e10ef0 .param/l "es" 0 3 24, +C4<00000000000000000000000000000100>;
L_0x7fad99df4470 .functor BUFZ 1, v0x7fad99dcce00_0, C4<0>, C4<0>, C4<0>;
L_0x7fad99dce9a0 .functor NOT 1, L_0x7fad99dd2230, C4<0>, C4<0>, C4<0>;
L_0x7fad99dbdd80 .functor AND 1, L_0x7fad99dbc200, L_0x7fad99dce9a0, C4<1>, C4<1>;
L_0x7fad9c004cf0 .functor NOT 1, L_0x7fad99dc5fd0, C4<0>, C4<0>, C4<0>;
L_0x7fad99ddefd0 .functor AND 1, L_0x7fad99dbc2a0, L_0x7fad9c004cf0, C4<1>, C4<1>;
L_0x7fad99df0570 .functor OR 1, L_0x7fad99dba340, L_0x7fad99dd2230, C4<0>, C4<0>;
L_0x7fad99d1b9f0 .functor NOT 1, L_0x7fad99df0570, C4<0>, C4<0>, C4<0>;
L_0x7fad99d01400 .functor OR 1, L_0x7fad99dba3e0, L_0x7fad99dc5fd0, C4<0>, C4<0>;
L_0x7fad99d016d0 .functor NOT 1, L_0x7fad99d01400, C4<0>, C4<0>, C4<0>;
L_0x7fad99d01630 .functor OR 1, L_0x7fad99ddefd0, L_0x7fad99dbdd80, C4<0>, C4<0>;
L_0x7fad99d24040 .functor AND 1, L_0x7fad99d016d0, L_0x7fad99d1b9f0, C4<1>, C4<1>;
L_0x7fad99d24310 .functor XNOR 1, L_0x7fad99dc9a70, L_0x7fad99dc9b10, C4<0>, C4<0>;
L_0x7fad9c00fea0 .functor BUFZ 3, L_0x7fad9c010000, C4<000>, C4<000>, C4<000>;
L_0x7fad9c011770 .functor OR 1, L_0x7fad9c0100a0, L_0x7fad9c0118b0, C4<0>, C4<0>;
L_0x7fad9c016250 .functor AND 1, L_0x7fad9c016070, L_0x7fad9c0161b0, C4<1>, C4<1>;
L_0x7fad9c016580 .functor NOT 1, L_0x7fad9c0166b0, C4<0>, C4<0>, C4<0>;
L_0x7fad9c0169d0 .functor AND 1, L_0x7fad9c016ac0, L_0x7fad9c016930, C4<1>, C4<1>;
L_0x7fad9c016bf0 .functor OR 1, L_0x7fad9c016580, L_0x7fad9c0169d0, C4<0>, C4<0>;
L_0x7fad9c016f20 .functor NOT 1, L_0x7fad9c016e80, C4<0>, C4<0>, C4<0>;
L_0x7fad9c0178c0 .functor OR 1, L_0x7fad99d01630, L_0x7fad99d24040, C4<0>, C4<0>;
L_0x7fad9c018560 .functor NOT 1, L_0x7fad9c017930, C4<0>, C4<0>, C4<0>;
L_0x7fad9c018680 .functor OR 1, L_0x7fad9c0178c0, L_0x7fad9c018560, C4<0>, C4<0>;
L_0x7fad9c018b90 .functor BUFZ 1, L_0x7fad99df4470, C4<0>, C4<0>, C4<0>;
v0x7fad99e3fe80_0 .net "DSR_e_diff", 2 0, L_0x7fad9c00fea0;  1 drivers
v0x7fad99e3ff30_0 .net "DSR_left_out", 7 0, L_0x7fad9c014cc0;  1 drivers
v0x7fad99e3ffd0_0 .net "DSR_left_out_t", 7 0, L_0x7fad9c014a90;  1 drivers
v0x7fad99e400a0_0 .net "DSR_right_in", 7 0, L_0x7fad99dcaf10;  1 drivers
v0x7fad99e40150_0 .net "DSR_right_out", 7 0, L_0x7fad9c010dc0;  1 drivers
v0x7fad99e40220_0 .net "LOD_in", 7 0, L_0x7fad9c011b40;  1 drivers
v0x7fad99e40300_0 .net "Lshift1", 2 0, L_0x7fad99db4750;  1 drivers
v0x7fad99e403d0_0 .net "Lshift2", 2 0, L_0x7fad99dc5d50;  1 drivers
v0x7fad99e404a0_0 .net *"_s101", 4 0, L_0x7fad9c00f5f0;  1 drivers
v0x7fad99e405b0_0 .net *"_s103", 0 0, L_0x7fad9c00fdc0;  1 drivers
L_0x10645cb90 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fad99e40640_0 .net/2u *"_s104", 2 0, L_0x10645cb90;  1 drivers
v0x7fad99e406d0_0 .net *"_s107", 2 0, L_0x7fad9c00fcb0;  1 drivers
v0x7fad99e40770_0 .net *"_s11", 6 0, L_0x7fad99dd2190;  1 drivers
v0x7fad99e40820_0 .net *"_s117", 0 0, L_0x7fad9c0100a0;  1 drivers
v0x7fad99e408d0_0 .net *"_s119", 0 0, L_0x7fad9c0118b0;  1 drivers
v0x7fad99e40980_0 .net *"_s120", 0 0, L_0x7fad9c011770;  1 drivers
v0x7fad99e40a30_0 .net *"_s123", 6 0, L_0x7fad9c011aa0;  1 drivers
v0x7fad99e40bc0_0 .net *"_s129", 0 0, L_0x7fad9c014c20;  1 drivers
v0x7fad99e40c50_0 .net *"_s131", 6 0, L_0x7fad9c011be0;  1 drivers
L_0x10645cf80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e40d00_0 .net/2u *"_s132", 0 0, L_0x10645cf80;  1 drivers
v0x7fad99e40db0_0 .net *"_s134", 7 0, L_0x7fad9c014e30;  1 drivers
L_0x10645cfc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e40e60_0 .net/2u *"_s138", 0 0, L_0x10645cfc8;  1 drivers
v0x7fad99e40f10_0 .net *"_s140", 3 0, L_0x7fad9c015050;  1 drivers
L_0x10645d010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e40fc0_0 .net/2u *"_s142", 0 0, L_0x10645d010;  1 drivers
v0x7fad99e41070_0 .net *"_s144", 3 0, L_0x7fad9c014ed0;  1 drivers
L_0x10645d058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e41120_0 .net *"_s146", 3 0, L_0x10645d058;  1 drivers
v0x7fad99e411d0_0 .net *"_s149", 3 0, L_0x7fad9c014f70;  1 drivers
v0x7fad99e41280_0 .net *"_s15", 0 0, L_0x7fad99dbc200;  1 drivers
L_0x10645d130 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e41330_0 .net/2u *"_s154", 4 0, L_0x10645d130;  1 drivers
v0x7fad99e413e0_0 .net *"_s16", 0 0, L_0x7fad99dce9a0;  1 drivers
v0x7fad99e41490_0 .net *"_s161", 0 0, L_0x7fad9c0158e0;  1 drivers
L_0x10645d1c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e41540_0 .net *"_s162", 8 0, L_0x10645d1c0;  1 drivers
v0x7fad99e415f0_0 .net *"_s165", 8 0, L_0x7fad9c015980;  1 drivers
v0x7fad99e40ae0_0 .net *"_s166", 8 0, L_0x7fad9c015df0;  1 drivers
v0x7fad99e41880_0 .net *"_s171", 0 0, L_0x7fad9c016070;  1 drivers
v0x7fad99e41910_0 .net *"_s173", 3 0, L_0x7fad9c016110;  1 drivers
v0x7fad99e419b0_0 .net *"_s175", 0 0, L_0x7fad9c0161b0;  1 drivers
v0x7fad99e41a50_0 .net *"_s176", 0 0, L_0x7fad9c016250;  1 drivers
v0x7fad99e41b00_0 .net *"_s179", 3 0, L_0x7fad9c016610;  1 drivers
v0x7fad99e41bb0_0 .net *"_s181", 3 0, L_0x7fad9c0163c0;  1 drivers
v0x7fad99e41c60_0 .net *"_s185", 0 0, L_0x7fad9c0166b0;  1 drivers
v0x7fad99e41d10_0 .net *"_s186", 0 0, L_0x7fad9c016580;  1 drivers
v0x7fad99e41dc0_0 .net *"_s189", 0 0, L_0x7fad9c016ac0;  1 drivers
v0x7fad99e41e70_0 .net *"_s191", 3 0, L_0x7fad9c016890;  1 drivers
v0x7fad99e41f20_0 .net *"_s193", 0 0, L_0x7fad9c016930;  1 drivers
v0x7fad99e41fc0_0 .net *"_s194", 0 0, L_0x7fad9c0169d0;  1 drivers
v0x7fad99e42070_0 .net *"_s196", 0 0, L_0x7fad9c016bf0;  1 drivers
v0x7fad99e42110_0 .net *"_s199", 2 0, L_0x7fad9c016ca0;  1 drivers
L_0x10645d208 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fad99e421c0_0 .net/2u *"_s200", 2 0, L_0x10645d208;  1 drivers
v0x7fad99e42270_0 .net *"_s202", 2 0, L_0x7fad99d07c60;  1 drivers
v0x7fad99e42320_0 .net *"_s205", 2 0, L_0x7fad99d07d00;  1 drivers
v0x7fad99e423d0_0 .net *"_s209", 0 0, L_0x7fad9c016e80;  1 drivers
v0x7fad99e42480_0 .net *"_s21", 0 0, L_0x7fad99dbc2a0;  1 drivers
v0x7fad99e42530_0 .net *"_s210", 0 0, L_0x7fad9c016f20;  1 drivers
v0x7fad99e425e0_0 .net *"_s212", 7 0, L_0x7fad9c017070;  1 drivers
v0x7fad99e42690_0 .net *"_s215", 0 0, L_0x7fad9c017160;  1 drivers
v0x7fad99e42740_0 .net *"_s217", 2 0, L_0x7fad9c017200;  1 drivers
v0x7fad99e427f0_0 .net *"_s22", 0 0, L_0x7fad9c004cf0;  1 drivers
L_0x10645d328 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e428a0_0 .net *"_s220", 15 0, L_0x10645d328;  1 drivers
v0x7fad99e42950_0 .net *"_s223", 15 0, L_0x7fad9c018420;  1 drivers
v0x7fad99e42a00_0 .net *"_s226", 0 0, L_0x7fad9c0178c0;  1 drivers
v0x7fad99e42ab0_0 .net *"_s229", 0 0, L_0x7fad9c017930;  1 drivers
v0x7fad99e42b60_0 .net *"_s230", 0 0, L_0x7fad9c018560;  1 drivers
v0x7fad99e42c10_0 .net *"_s232", 0 0, L_0x7fad9c018680;  1 drivers
L_0x10645d370 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e42cc0_0 .net/2u *"_s234", 6 0, L_0x10645d370;  1 drivers
v0x7fad99e416a0_0 .net *"_s236", 7 0, L_0x7fad9c018730;  1 drivers
v0x7fad99e41750_0 .net *"_s239", 6 0, L_0x7fad9c018af0;  1 drivers
v0x7fad99e42d50_0 .net *"_s240", 7 0, L_0x7fad9c0187d0;  1 drivers
v0x7fad99e42de0_0 .net *"_s27", 0 0, L_0x7fad99dba340;  1 drivers
v0x7fad99e42e70_0 .net *"_s28", 0 0, L_0x7fad99df0570;  1 drivers
v0x7fad99e42f00_0 .net *"_s33", 0 0, L_0x7fad99dba3e0;  1 drivers
v0x7fad99e42f90_0 .net *"_s34", 0 0, L_0x7fad99d01400;  1 drivers
L_0x10645c098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e43040_0 .net *"_s42", 7 0, L_0x10645c098;  1 drivers
v0x7fad99e430f0_0 .net *"_s45", 7 0, L_0x7fad99db4e50;  1 drivers
L_0x10645c0e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e431a0_0 .net *"_s48", 7 0, L_0x10645c0e0;  1 drivers
v0x7fad99e43250_0 .net *"_s51", 7 0, L_0x7fad99db8ea0;  1 drivers
v0x7fad99e43300_0 .net *"_s59", 6 0, L_0x7fad99d22b40;  1 drivers
v0x7fad99e433b0_0 .net *"_s61", 6 0, L_0x7fad99d1c4c0;  1 drivers
v0x7fad99e43460_0 .net *"_s62", 0 0, L_0x7fad99d1c5e0;  1 drivers
L_0x10645c878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fad99e43500_0 .net/2u *"_s64", 0 0, L_0x10645c878;  1 drivers
L_0x10645c8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e435b0_0 .net/2u *"_s66", 0 0, L_0x10645c8c0;  1 drivers
v0x7fad99e43660_0 .net *"_s7", 6 0, L_0x7fad99dc5f30;  1 drivers
v0x7fad99e43710_0 .net *"_s90", 3 0, L_0x7fad9c00f470;  1 drivers
L_0x10645cb48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e437c0_0 .net/2u *"_s96", 3 0, L_0x10645cb48;  1 drivers
v0x7fad99e43870_0 .net "add_m", 8 0, L_0x7fad9c0115b0;  1 drivers
v0x7fad99e43920_0 .net "add_m1", 8 0, L_0x7fad9c0110f0;  1 drivers
v0x7fad99e439e0_0 .net "add_m2", 8 0, L_0x7fad9c011430;  1 drivers
v0x7fad99d1da00_0 .net "add_m_in1", 7 0, L_0x7fad99dcafb0;  1 drivers
v0x7fad99d12290_0 .net "diff", 8 0, L_0x7fad9c00f870;  1 drivers
v0x7fad99d14230_0 .net "done", 0 0, L_0x7fad9c018b90;  alias, 1 drivers
v0x7fad99d0b6c0_0 .net "e1", 3 0, L_0x7fad99df8850;  1 drivers
v0x7fad99d0d660_0 .net "e2", 3 0, L_0x7fad99d858c0;  1 drivers
v0x7fad99d08160_0 .net "e_o", 3 0, L_0x7fad9c016460;  1 drivers
v0x7fad99d182a0_0 .net "exp_diff", 2 0, L_0x7fad9c010000;  1 drivers
v0x7fad99de4fd0_0 .net "in1", 7 0, v0x7fad99dae0a0_0;  1 drivers
v0x7fad99dc2d00_0 .net "in1_gt_in2", 0 0, L_0x7fad99d21d40;  1 drivers
v0x7fad99dd2520_0 .net "in2", 7 0, v0x7fad99dae130_0;  1 drivers
v0x7fad99dc1900_0 .net "inf", 0 0, L_0x7fad99d01630;  alias, 1 drivers
v0x7fad99deeaf0_0 .net "inf1", 0 0, L_0x7fad99ddefd0;  1 drivers
v0x7fad99de9600_0 .net "inf2", 0 0, L_0x7fad99dbdd80;  1 drivers
v0x7fad9c008870_0 .net "le", 3 0, L_0x7fad99d130a0;  1 drivers
v0x7fad99de2a20_0 .net "le_o", 8 0, L_0x7fad9c015c30;  1 drivers
v0x7fad99df40f0_0 .net "le_oN", 7 0, L_0x7fad9c015e90;  1 drivers
v0x7fad99df05f0_0 .net "le_o_tmp", 8 0, L_0x7fad9c015680;  1 drivers
v0x7fad99dcdd40_0 .net "left_shift", 2 0, L_0x7fad9c013db0;  1 drivers
v0x7fad99dcddd0_0 .net "lm", 4 0, L_0x7fad99d111e0;  1 drivers
v0x7fad99dd0b50_0 .net "lr", 2 0, L_0x7fad99d11020;  1 drivers
v0x7fad99dd0be0_0 .net "lr_N", 3 0, L_0x7fad9c0153e0;  1 drivers
v0x7fad99dcf480_0 .net "lrc", 0 0, L_0x7fad99d21f00;  1 drivers
v0x7fad99dcf510_0 .net "ls", 0 0, L_0x7fad99d21de0;  1 drivers
v0x7fad99dbd120_0 .net "m1", 4 0, L_0x7fad99d22a20;  1 drivers
v0x7fad99dbd1b0_0 .net "m2", 4 0, L_0x7fad99d1b600;  1 drivers
v0x7fad99dbff30_0 .net "mant1", 3 0, L_0x7fad99de8f00;  1 drivers
v0x7fad99dbffc0_0 .net "mant2", 3 0, L_0x7fad99d85a10;  1 drivers
v0x7fad99dbe860_0 .net "mant_ovf", 1 0, L_0x7fad9c011690;  1 drivers
v0x7fad99dbe8f0_0 .net "op", 0 0, L_0x7fad99d24310;  1 drivers
v0x7fad9c006ea0_0 .net "out", 7 0, L_0x7fad9c0188b0;  alias, 1 drivers
v0x7fad9c006f30_0 .net "r_diff", 3 0, L_0x7fad9c00f550;  1 drivers
v0x7fad9c0057d0_0 .net "r_diff11", 3 0, L_0x7fad99d0c560;  1 drivers
v0x7fad9c005860_0 .net "r_diff12", 3 0, L_0x7fad99d17f00;  1 drivers
v0x7fad99de1050_0 .net "r_diff2", 3 0, L_0x7fad9c00f330;  1 drivers
v0x7fad99de10e0_0 .net "r_o", 2 0, L_0x7fad99d07da0;  1 drivers
v0x7fad99ddfab0_0 .net "rc1", 0 0, L_0x7fad99db07e0;  1 drivers
v0x7fad99ddfb40_0 .net "rc2", 0 0, L_0x7fad99dee440;  1 drivers
v0x7fad99df2720_0 .net "regime1", 2 0, L_0x7fad99dbb0c0;  1 drivers
v0x7fad99df27b0_0 .net "regime2", 2 0, L_0x7fad99dcad30;  1 drivers
v0x7fad99df1050_0 .net "s1", 0 0, L_0x7fad99dc9a70;  1 drivers
v0x7fad99df10e0_0 .net "s2", 0 0, L_0x7fad99dc9b10;  1 drivers
v0x7fad99dd77d0_0 .net "se", 3 0, L_0x7fad99d13140;  1 drivers
v0x7fad99dd7860_0 .net "sm", 4 0, L_0x7fad99d0c3d0;  1 drivers
v0x7fad99dd73c0_0 .net "sr", 2 0, L_0x7fad99d11140;  1 drivers
v0x7fad99dd7450_0 .net "src", 0 0, L_0x7fad99d1a5c0;  1 drivers
v0x7fad99dd6fb0_0 .net "start", 0 0, v0x7fad99dcce00_0;  1 drivers
v0x7fad99dd7040_0 .net "start0", 0 0, L_0x7fad99df4470;  1 drivers
v0x7fad99dd6ba0_0 .net "tmp1_o", 15 0, L_0x7fad9c018330;  1 drivers
v0x7fad99dd6c30_0 .net "tmp1_oN", 15 0, L_0x7fad9c0177a0;  1 drivers
v0x7fad99dd6790_0 .net "tmp_o", 15 0, L_0x7fad9c0172e0;  1 drivers
v0x7fad99dd6820_0 .net "xin1", 7 0, L_0x7fad99db4ef0;  1 drivers
v0x7fad99dd6380_0 .net "xin2", 7 0, L_0x7fad99db8f40;  1 drivers
v0x7fad99dd6410_0 .net "zero", 0 0, L_0x7fad99d24040;  alias, 1 drivers
v0x7fad99dd5f70_0 .net "zero1", 0 0, L_0x7fad99d016d0;  1 drivers
v0x7fad99dd6000_0 .net "zero2", 0 0, L_0x7fad99d1b9f0;  1 drivers
v0x7fad99dd5b60_0 .net "zero_tmp1", 0 0, L_0x7fad99dc5fd0;  1 drivers
v0x7fad99dd5bf0_0 .net "zero_tmp2", 0 0, L_0x7fad99dd2230;  1 drivers
L_0x7fad99dc9a70 .part v0x7fad99dae0a0_0, 7, 1;
L_0x7fad99dc9b10 .part v0x7fad99dae130_0, 7, 1;
L_0x7fad99dc5f30 .part v0x7fad99dae0a0_0, 0, 7;
L_0x7fad99dc5fd0 .reduce/or L_0x7fad99dc5f30;
L_0x7fad99dd2190 .part v0x7fad99dae130_0, 0, 7;
L_0x7fad99dd2230 .reduce/or L_0x7fad99dd2190;
L_0x7fad99dbc200 .part v0x7fad99dae130_0, 7, 1;
L_0x7fad99dbc2a0 .part v0x7fad99dae0a0_0, 7, 1;
L_0x7fad99dba340 .part v0x7fad99dae130_0, 7, 1;
L_0x7fad99dba3e0 .part v0x7fad99dae0a0_0, 7, 1;
L_0x7fad99db4e50 .arith/sub 8, L_0x10645c098, v0x7fad99dae0a0_0;
L_0x7fad99db4ef0 .functor MUXZ 8, v0x7fad99dae0a0_0, L_0x7fad99db4e50, L_0x7fad99dc9a70, C4<>;
L_0x7fad99db8ea0 .arith/sub 8, L_0x10645c0e0, v0x7fad99dae130_0;
L_0x7fad99db8f40 .functor MUXZ 8, v0x7fad99dae130_0, L_0x7fad99db8ea0, L_0x7fad99dc9b10, C4<>;
L_0x7fad99d1b600 .concat [ 4 1 0 0], L_0x7fad99d85a10, L_0x7fad99dd2230;
L_0x7fad99d22a20 .concat [ 4 1 0 0], L_0x7fad99de8f00, L_0x7fad99dc5fd0;
L_0x7fad99d22b40 .part L_0x7fad99db4ef0, 0, 7;
L_0x7fad99d1c4c0 .part L_0x7fad99db8f40, 0, 7;
L_0x7fad99d1c5e0 .cmp/ge 7, L_0x7fad99d22b40, L_0x7fad99d1c4c0;
L_0x7fad99d21d40 .functor MUXZ 1, L_0x10645c8c0, L_0x10645c878, L_0x7fad99d1c5e0, C4<>;
L_0x7fad99d21de0 .functor MUXZ 1, L_0x7fad99dc9b10, L_0x7fad99dc9a70, L_0x7fad99d21d40, C4<>;
L_0x7fad99d21f00 .functor MUXZ 1, L_0x7fad99dee440, L_0x7fad99db07e0, L_0x7fad99d21d40, C4<>;
L_0x7fad99d1a5c0 .functor MUXZ 1, L_0x7fad99db07e0, L_0x7fad99dee440, L_0x7fad99d21d40, C4<>;
L_0x7fad99d11020 .functor MUXZ 3, L_0x7fad99dcad30, L_0x7fad99dbb0c0, L_0x7fad99d21d40, C4<>;
L_0x7fad99d11140 .functor MUXZ 3, L_0x7fad99dbb0c0, L_0x7fad99dcad30, L_0x7fad99d21d40, C4<>;
L_0x7fad99d130a0 .functor MUXZ 4, L_0x7fad99d858c0, L_0x7fad99df8850, L_0x7fad99d21d40, C4<>;
L_0x7fad99d13140 .functor MUXZ 4, L_0x7fad99df8850, L_0x7fad99d858c0, L_0x7fad99d21d40, C4<>;
L_0x7fad99d111e0 .functor MUXZ 5, L_0x7fad99d1b600, L_0x7fad99d22a20, L_0x7fad99d21d40, C4<>;
L_0x7fad99d0c3d0 .functor MUXZ 5, L_0x7fad99d22a20, L_0x7fad99d1b600, L_0x7fad99d21d40, C4<>;
L_0x7fad9c00f470 .functor MUXZ 4, L_0x7fad99d17f00, L_0x7fad99d0c560, L_0x7fad99d1a5c0, C4<>;
L_0x7fad9c00f550 .functor MUXZ 4, L_0x7fad9c00f330, L_0x7fad9c00f470, L_0x7fad99d21f00, C4<>;
L_0x7fad9c00f9f0 .concat [ 4 4 0 0], L_0x7fad99d130a0, L_0x7fad9c00f550;
L_0x7fad9c00fb50 .concat [ 4 4 0 0], L_0x7fad99d13140, L_0x10645cb48;
L_0x7fad9c00f5f0 .part L_0x7fad9c00f870, 3, 5;
L_0x7fad9c00fdc0 .reduce/or L_0x7fad9c00f5f0;
L_0x7fad9c00fcb0 .part L_0x7fad9c00f870, 0, 3;
L_0x7fad9c010000 .functor MUXZ 3, L_0x7fad9c00fcb0, L_0x10645cb90, L_0x7fad9c00fdc0, C4<>;
L_0x7fad9c0115b0 .functor MUXZ 9, L_0x7fad9c011430, L_0x7fad9c0110f0, L_0x7fad99d24310, C4<>;
L_0x7fad9c011690 .part L_0x7fad9c0115b0, 7, 2;
L_0x7fad9c0100a0 .part L_0x7fad9c0115b0, 8, 1;
L_0x7fad9c0118b0 .part L_0x7fad9c0115b0, 7, 1;
L_0x7fad9c011aa0 .part L_0x7fad9c0115b0, 0, 7;
L_0x7fad9c011b40 .concat [ 7 1 0 0], L_0x7fad9c011aa0, L_0x7fad9c011770;
L_0x7fad9c014b80 .part L_0x7fad9c0115b0, 1, 8;
L_0x7fad9c014c20 .part L_0x7fad9c014a90, 7, 1;
L_0x7fad9c011be0 .part L_0x7fad9c014a90, 0, 7;
L_0x7fad9c014e30 .concat [ 1 7 0 0], L_0x10645cf80, L_0x7fad9c011be0;
L_0x7fad9c014cc0 .functor MUXZ 8, L_0x7fad9c014e30, L_0x7fad9c014a90, L_0x7fad9c014c20, C4<>;
L_0x7fad9c015050 .concat [ 3 1 0 0], L_0x7fad99d11020, L_0x10645cfc8;
L_0x7fad9c014ed0 .concat [ 3 1 0 0], L_0x7fad99d11020, L_0x10645d010;
L_0x7fad9c014f70 .arith/sub 4, L_0x10645d058, L_0x7fad9c014ed0;
L_0x7fad9c0153e0 .functor MUXZ 4, L_0x7fad9c014f70, L_0x7fad9c015050, L_0x7fad99d21f00, C4<>;
L_0x7fad9c0157c0 .concat [ 4 4 0 0], L_0x7fad99d130a0, L_0x7fad9c0153e0;
L_0x7fad9c0151f0 .concat [ 3 5 0 0], L_0x7fad9c013db0, L_0x10645d130;
L_0x7fad9c015cd0 .part L_0x7fad9c011690, 1, 1;
L_0x7fad9c0158e0 .part L_0x7fad9c015c30, 7, 1;
L_0x7fad9c015980 .arith/sub 9, L_0x10645d1c0, L_0x7fad9c015c30;
L_0x7fad9c015df0 .functor MUXZ 9, L_0x7fad9c015c30, L_0x7fad9c015980, L_0x7fad9c0158e0, C4<>;
L_0x7fad9c015e90 .part L_0x7fad9c015df0, 0, 8;
L_0x7fad9c016070 .part L_0x7fad9c015c30, 7, 1;
L_0x7fad9c016110 .part L_0x7fad9c015e90, 0, 4;
L_0x7fad9c0161b0 .reduce/or L_0x7fad9c016110;
L_0x7fad9c016610 .part L_0x7fad9c015c30, 0, 4;
L_0x7fad9c0163c0 .part L_0x7fad9c015e90, 0, 4;
L_0x7fad9c016460 .functor MUXZ 4, L_0x7fad9c0163c0, L_0x7fad9c016610, L_0x7fad9c016250, C4<>;
L_0x7fad9c0166b0 .part L_0x7fad9c015c30, 7, 1;
L_0x7fad9c016ac0 .part L_0x7fad9c015c30, 7, 1;
L_0x7fad9c016890 .part L_0x7fad9c015e90, 0, 4;
L_0x7fad9c016930 .reduce/or L_0x7fad9c016890;
L_0x7fad9c016ca0 .part L_0x7fad9c015e90, 4, 3;
L_0x7fad99d07c60 .arith/sum 3, L_0x7fad9c016ca0, L_0x10645d208;
L_0x7fad99d07d00 .part L_0x7fad9c015e90, 4, 3;
L_0x7fad99d07da0 .functor MUXZ 3, L_0x7fad99d07d00, L_0x7fad99d07c60, L_0x7fad9c016bf0, C4<>;
L_0x7fad9c016e80 .part L_0x7fad9c015c30, 7, 1;
LS_0x7fad9c017070_0_0 .concat [ 1 1 1 1], L_0x7fad9c016f20, L_0x7fad9c016f20, L_0x7fad9c016f20, L_0x7fad9c016f20;
LS_0x7fad9c017070_0_4 .concat [ 1 1 1 1], L_0x7fad9c016f20, L_0x7fad9c016f20, L_0x7fad9c016f20, L_0x7fad9c016f20;
L_0x7fad9c017070 .concat [ 4 4 0 0], LS_0x7fad9c017070_0_0, LS_0x7fad9c017070_0_4;
L_0x7fad9c017160 .part L_0x7fad9c015c30, 7, 1;
L_0x7fad9c017200 .part L_0x7fad9c014cc0, 4, 3;
L_0x7fad9c0172e0 .concat [ 3 4 1 8], L_0x7fad9c017200, L_0x7fad9c016460, L_0x7fad9c017160, L_0x7fad9c017070;
L_0x7fad9c018420 .arith/sub 16, L_0x10645d328, L_0x7fad9c018330;
L_0x7fad9c0177a0 .functor MUXZ 16, L_0x7fad9c018330, L_0x7fad9c018420, L_0x7fad99d21de0, C4<>;
L_0x7fad9c017930 .part L_0x7fad9c014cc0, 7, 1;
L_0x7fad9c018730 .concat [ 7 1 0 0], L_0x10645d370, L_0x7fad99d01630;
L_0x7fad9c018af0 .part L_0x7fad9c0177a0, 1, 7;
L_0x7fad9c0187d0 .concat [ 7 1 0 0], L_0x7fad9c018af0, L_0x7fad99d21de0;
L_0x7fad9c0188b0 .functor MUXZ 8, L_0x7fad9c0187d0, L_0x7fad9c018730, L_0x7fad9c018680, C4<>;
S_0x7fad99e111c0 .scope module, "dsl1" "DSR_left_N_S" 3 121, 4 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 8 "c"
P_0x7fad99e10f70 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x7fad99e10fb0 .param/l "S" 0 4 3, C4<00000000000000000000000000000011>;
L_0x7fad9c014a90 .functor BUFZ 8, L_0x7fad9c0145b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fad99e11f10_0 .net *"_s4", 0 0, L_0x7fad9c0146d0;  1 drivers
v0x7fad99e11fd0_0 .net *"_s5", 7 0, L_0x7fad9c014810;  1 drivers
v0x7fad99e12080_0 .net *"_s7", 6 0, L_0x7fad9c014770;  1 drivers
L_0x10645cf38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e12140_0 .net *"_s9", 0 0, L_0x10645cf38;  1 drivers
v0x7fad99e121f0_0 .net "a", 7 0, L_0x7fad9c014b80;  1 drivers
v0x7fad99e122e0_0 .net "b", 2 0, L_0x7fad9c013db0;  alias, 1 drivers
v0x7fad99e12390_0 .net "c", 7 0, L_0x7fad9c014a90;  alias, 1 drivers
v0x7fad99e12440 .array "tmp", 0 2;
v0x7fad99e12440_0 .net v0x7fad99e12440 0, 7 0, L_0x7fad9c014930; 1 drivers
v0x7fad99e12440_1 .net v0x7fad99e12440 1, 7 0, L_0x7fad9c0141b0; 1 drivers
v0x7fad99e12440_2 .net v0x7fad99e12440 2, 7 0, L_0x7fad9c0145b0; 1 drivers
L_0x7fad9c013f50 .part L_0x7fad9c013db0, 1, 1;
L_0x7fad9c014310 .part L_0x7fad9c013db0, 2, 1;
L_0x7fad9c0146d0 .part L_0x7fad9c013db0, 0, 1;
L_0x7fad9c014770 .part L_0x7fad9c014b80, 0, 7;
L_0x7fad9c014810 .concat [ 1 7 0 0], L_0x10645cf38, L_0x7fad9c014770;
L_0x7fad9c014930 .functor MUXZ 8, L_0x7fad9c014b80, L_0x7fad9c014810, L_0x7fad9c0146d0, C4<>;
S_0x7fad99e11520 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 12, 4 12 0, S_0x7fad99e111c0;
 .timescale -9 -12;
P_0x7fad99e116f0 .param/l "i" 0 4 12, +C4<01>;
v0x7fad99e11790_0 .net *"_s1", 0 0, L_0x7fad9c013f50;  1 drivers
v0x7fad99e11820_0 .net *"_s3", 7 0, L_0x7fad9c014090;  1 drivers
v0x7fad99e118b0_0 .net *"_s5", 5 0, L_0x7fad9c013ff0;  1 drivers
L_0x10645cea8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e11940_0 .net *"_s7", 1 0, L_0x10645cea8;  1 drivers
L_0x7fad9c013ff0 .part L_0x7fad9c014930, 0, 6;
L_0x7fad9c014090 .concat [ 2 6 0 0], L_0x10645cea8, L_0x7fad9c013ff0;
L_0x7fad9c0141b0 .functor MUXZ 8, L_0x7fad9c014930, L_0x7fad9c014090, L_0x7fad9c013f50, C4<>;
S_0x7fad99e119e0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 12, 4 12 0, S_0x7fad99e111c0;
 .timescale -9 -12;
P_0x7fad99e11bb0 .param/l "i" 0 4 12, +C4<010>;
v0x7fad99e11c40_0 .net *"_s1", 0 0, L_0x7fad9c014310;  1 drivers
v0x7fad99e11cf0_0 .net *"_s3", 7 0, L_0x7fad9c014490;  1 drivers
v0x7fad99e11da0_0 .net *"_s5", 3 0, L_0x7fad9c0143b0;  1 drivers
L_0x10645cef0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e11e60_0 .net *"_s7", 3 0, L_0x10645cef0;  1 drivers
L_0x7fad9c0143b0 .part L_0x7fad9c0141b0, 0, 4;
L_0x7fad9c014490 .concat [ 4 4 0 0], L_0x10645cef0, L_0x7fad9c0143b0;
L_0x7fad9c0145b0 .functor MUXZ 8, L_0x7fad9c0141b0, L_0x7fad9c014490, L_0x7fad9c014310, C4<>;
S_0x7fad99e12560 .scope module, "dsr1" "DSR_right_N_S" 3 97, 5 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 8 "c"
P_0x7fad99e12720 .param/l "N" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x7fad99e12760 .param/l "S" 0 5 3, C4<00000000000000000000000000000011>;
L_0x7fad9c010dc0 .functor BUFZ 8, L_0x7fad9c0108e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fad99e13310_0 .net *"_s4", 0 0, L_0x7fad9c010a00;  1 drivers
v0x7fad99e133d0_0 .net *"_s5", 7 0, L_0x7fad9c010b40;  1 drivers
v0x7fad99e13480_0 .net *"_s7", 6 0, L_0x7fad9c010aa0;  1 drivers
L_0x10645cc68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e13540_0 .net *"_s9", 0 0, L_0x10645cc68;  1 drivers
v0x7fad99e135f0_0 .net "a", 7 0, L_0x7fad99dcaf10;  alias, 1 drivers
v0x7fad99e136e0_0 .net "b", 2 0, L_0x7fad9c00fea0;  alias, 1 drivers
v0x7fad99e13790_0 .net "c", 7 0, L_0x7fad9c010dc0;  alias, 1 drivers
v0x7fad99e13840 .array "tmp", 0 2;
v0x7fad99e13840_0 .net v0x7fad99e13840 0, 7 0, L_0x7fad9c010c60; 1 drivers
v0x7fad99e13840_1 .net v0x7fad99e13840 1, 7 0, L_0x7fad9c0104a0; 1 drivers
v0x7fad99e13840_2 .net v0x7fad99e13840 2, 7 0, L_0x7fad9c0108e0; 1 drivers
L_0x7fad9c010280 .part L_0x7fad9c00fea0, 1, 1;
L_0x7fad9c010600 .part L_0x7fad9c00fea0, 2, 1;
L_0x7fad9c010a00 .part L_0x7fad9c00fea0, 0, 1;
L_0x7fad9c010aa0 .part L_0x7fad99dcaf10, 1, 7;
L_0x7fad9c010b40 .concat [ 7 1 0 0], L_0x7fad9c010aa0, L_0x10645cc68;
L_0x7fad9c010c60 .functor MUXZ 8, L_0x7fad99dcaf10, L_0x7fad9c010b40, L_0x7fad9c010a00, C4<>;
S_0x7fad99e12930 .scope generate, "loop_blk[1]" "loop_blk[1]" 5 12, 5 12 0, S_0x7fad99e12560;
 .timescale -9 -12;
P_0x7fad99e12af0 .param/l "i" 0 5 12, +C4<01>;
v0x7fad99e12b90_0 .net *"_s1", 0 0, L_0x7fad9c010280;  1 drivers
v0x7fad99e12c20_0 .net *"_s3", 7 0, L_0x7fad9c0103c0;  1 drivers
v0x7fad99e12cb0_0 .net *"_s5", 5 0, L_0x7fad9c010320;  1 drivers
L_0x10645cbd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e12d40_0 .net *"_s7", 1 0, L_0x10645cbd8;  1 drivers
L_0x7fad9c010320 .part L_0x7fad9c010c60, 2, 6;
L_0x7fad9c0103c0 .concat [ 6 2 0 0], L_0x7fad9c010320, L_0x10645cbd8;
L_0x7fad9c0104a0 .functor MUXZ 8, L_0x7fad9c010c60, L_0x7fad9c0103c0, L_0x7fad9c010280, C4<>;
S_0x7fad99e12de0 .scope generate, "loop_blk[2]" "loop_blk[2]" 5 12, 5 12 0, S_0x7fad99e12560;
 .timescale -9 -12;
P_0x7fad99e12fb0 .param/l "i" 0 5 12, +C4<010>;
v0x7fad99e13040_0 .net *"_s1", 0 0, L_0x7fad9c010600;  1 drivers
v0x7fad99e130f0_0 .net *"_s3", 7 0, L_0x7fad9c0107c0;  1 drivers
v0x7fad99e131a0_0 .net *"_s5", 3 0, L_0x7fad9c010720;  1 drivers
L_0x10645cc20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e13260_0 .net *"_s7", 3 0, L_0x10645cc20;  1 drivers
L_0x7fad9c010720 .part L_0x7fad9c0104a0, 4, 4;
L_0x7fad9c0107c0 .concat [ 4 4 0 0], L_0x7fad9c010720, L_0x10645cc20;
L_0x7fad9c0108e0 .functor MUXZ 8, L_0x7fad9c0104a0, L_0x7fad9c0107c0, L_0x7fad9c010600, C4<>;
S_0x7fad99e13960 .scope module, "dsr2" "DSR_right_N_S" 3 138, 5 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 16 "c"
P_0x7fad99e13b10 .param/l "N" 0 5 2, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x7fad99e13b50 .param/l "S" 0 5 3, C4<00000000000000000000000000000011>;
L_0x7fad9c018330 .functor BUFZ 16, L_0x7fad9c017e50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fad99e14740_0 .net *"_s4", 0 0, L_0x7fad9c017f70;  1 drivers
v0x7fad99e14800_0 .net *"_s5", 15 0, L_0x7fad9c0180b0;  1 drivers
v0x7fad99e148b0_0 .net *"_s7", 14 0, L_0x7fad9c018010;  1 drivers
L_0x10645d2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e14970_0 .net *"_s9", 0 0, L_0x10645d2e0;  1 drivers
v0x7fad99e14a20_0 .net "a", 15 0, L_0x7fad9c0172e0;  alias, 1 drivers
v0x7fad99e14b10_0 .net "b", 2 0, L_0x7fad99d07da0;  alias, 1 drivers
v0x7fad99e14bc0_0 .net "c", 15 0, L_0x7fad9c018330;  alias, 1 drivers
v0x7fad99e14c70 .array "tmp", 0 2;
v0x7fad99e14c70_0 .net v0x7fad99e14c70 0, 15 0, L_0x7fad9c0181d0; 1 drivers
v0x7fad99e14c70_1 .net v0x7fad99e14c70 1, 15 0, L_0x7fad9c017a10; 1 drivers
v0x7fad99e14c70_2 .net v0x7fad99e14c70 2, 15 0, L_0x7fad9c017e50; 1 drivers
L_0x7fad9c017540 .part L_0x7fad99d07da0, 1, 1;
L_0x7fad9c017b70 .part L_0x7fad99d07da0, 2, 1;
L_0x7fad9c017f70 .part L_0x7fad99d07da0, 0, 1;
L_0x7fad9c018010 .part L_0x7fad9c0172e0, 1, 15;
L_0x7fad9c0180b0 .concat [ 15 1 0 0], L_0x7fad9c018010, L_0x10645d2e0;
L_0x7fad9c0181d0 .functor MUXZ 16, L_0x7fad9c0172e0, L_0x7fad9c0180b0, L_0x7fad9c017f70, C4<>;
S_0x7fad99e13d60 .scope generate, "loop_blk[1]" "loop_blk[1]" 5 12, 5 12 0, S_0x7fad99e13960;
 .timescale -9 -12;
P_0x7fad99e13f20 .param/l "i" 0 5 12, +C4<01>;
v0x7fad99e13fc0_0 .net *"_s1", 0 0, L_0x7fad9c017540;  1 drivers
v0x7fad99e14050_0 .net *"_s3", 15 0, L_0x7fad9c017680;  1 drivers
v0x7fad99e140e0_0 .net *"_s5", 13 0, L_0x7fad9c0175e0;  1 drivers
L_0x10645d250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e14170_0 .net *"_s7", 1 0, L_0x10645d250;  1 drivers
L_0x7fad9c0175e0 .part L_0x7fad9c0181d0, 2, 14;
L_0x7fad9c017680 .concat [ 14 2 0 0], L_0x7fad9c0175e0, L_0x10645d250;
L_0x7fad9c017a10 .functor MUXZ 16, L_0x7fad9c0181d0, L_0x7fad9c017680, L_0x7fad9c017540, C4<>;
S_0x7fad99e14210 .scope generate, "loop_blk[2]" "loop_blk[2]" 5 12, 5 12 0, S_0x7fad99e13960;
 .timescale -9 -12;
P_0x7fad99e143e0 .param/l "i" 0 5 12, +C4<010>;
v0x7fad99e14470_0 .net *"_s1", 0 0, L_0x7fad9c017b70;  1 drivers
v0x7fad99e14520_0 .net *"_s3", 15 0, L_0x7fad9c017d30;  1 drivers
v0x7fad99e145d0_0 .net *"_s5", 11 0, L_0x7fad9c017c90;  1 drivers
L_0x10645d298 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e14690_0 .net *"_s7", 3 0, L_0x10645d298;  1 drivers
L_0x7fad9c017c90 .part L_0x7fad9c017a10, 4, 12;
L_0x7fad9c017d30 .concat [ 12 4 0 0], L_0x7fad9c017c90, L_0x10645d298;
L_0x7fad9c017e50 .functor MUXZ 16, L_0x7fad9c017a10, L_0x7fad9c017d30, L_0x7fad9c017b70, C4<>;
S_0x7fad99e14d90 .scope generate, "genblk1" "genblk1" 3 89, 3 89 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
L_0x10645c008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e14f40_0 .net/2u *"_s0", 2 0, L_0x10645c008;  1 drivers
L_0x7fad99dcaf10 .concat [ 3 5 0 0], L_0x10645c008, L_0x7fad99d0c3d0;
S_0x7fad99e15000 .scope generate, "genblk3" "genblk3" 3 102, 3 102 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
L_0x10645c050 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e151f0_0 .net/2u *"_s0", 2 0, L_0x10645c050;  1 drivers
L_0x7fad99dcafb0 .concat [ 3 5 0 0], L_0x10645c050, L_0x7fad99d111e0;
S_0x7fad99e15290 .scope module, "l2" "LOD_N" 3 117, 6 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
P_0x7fad99e15440 .param/l "N" 0 6 12, +C4<00000000000000000000000000001000>;
P_0x7fad99e15480 .param/l "S" 0 6 13, C4<00000000000000000000000000000011>;
v0x7fad99e1ba80_0 .net "in", 7 0, L_0x7fad9c011b40;  alias, 1 drivers
v0x7fad99e1bb50_0 .net "out", 2 0, L_0x7fad9c013db0;  alias, 1 drivers
v0x7fad99e1bc20_0 .net "vld", 0 0, L_0x7fad9c013b00;  1 drivers
S_0x7fad99e15620 .scope module, "l1" "LOD" 6 18, 6 22 0, S_0x7fad99e15290;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e15500 .param/l "N" 0 6 34, +C4<00000000000000000000000000001000>;
P_0x7fad99e15540 .param/l "S" 0 6 35, C4<00000000000000000000000000000011>;
v0x7fad99e1b510_0 .net "in", 7 0, L_0x7fad9c011b40;  alias, 1 drivers
v0x7fad99e1b5d0_0 .net "out", 2 0, L_0x7fad9c013db0;  alias, 1 drivers
v0x7fad99e1b690_0 .net "vld", 0 0, L_0x7fad9c013b00;  alias, 1 drivers
L_0x7fad9c012ab0 .part L_0x7fad9c011b40, 0, 4;
L_0x7fad9c013a60 .part L_0x7fad9c011b40, 4, 4;
S_0x7fad99e15990 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e15620;
 .timescale -9 -12;
L_0x7fad9c013b00 .functor OR 1, L_0x7fad9c0126a0, L_0x7fad9c013650, C4<0>, C4<0>;
L_0x10645ce60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1ad20_0 .net/2u *"_s4", 0 0, L_0x10645ce60;  1 drivers
v0x7fad99e1ade0_0 .net *"_s6", 2 0, L_0x7fad9c013bb0;  1 drivers
v0x7fad99e1ae80_0 .net *"_s8", 2 0, L_0x7fad9c013c90;  1 drivers
v0x7fad99e1af30_0 .net "out_h", 1 0, L_0x7fad9c013900;  1 drivers
v0x7fad99e1aff0_0 .net "out_l", 1 0, L_0x7fad9c012950;  1 drivers
v0x7fad99e1b0c0_0 .net "out_vh", 0 0, L_0x7fad9c013650;  1 drivers
v0x7fad99e1b170_0 .net "out_vl", 0 0, L_0x7fad9c0126a0;  1 drivers
L_0x7fad9c013bb0 .concat [ 2 1 0 0], L_0x7fad9c013900, L_0x10645ce60;
L_0x7fad9c013c90 .concat [ 2 1 0 0], L_0x7fad9c012950, L_0x7fad9c0126a0;
L_0x7fad9c013db0 .functor MUXZ 3, L_0x7fad9c013c90, L_0x7fad9c013bb0, L_0x7fad9c013650, C4<>;
S_0x7fad99e15b50 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e15990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e15820 .param/l "N" 0 6 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e15860 .param/l "S" 0 6 35, C4<00000000000000000000000000000010>;
v0x7fad99e181a0_0 .net "in", 3 0, L_0x7fad9c013a60;  1 drivers
v0x7fad99e18260_0 .net "out", 1 0, L_0x7fad9c013900;  alias, 1 drivers
v0x7fad99e18310_0 .net "vld", 0 0, L_0x7fad9c013650;  alias, 1 drivers
L_0x7fad9c013010 .part L_0x7fad9c013a60, 0, 2;
L_0x7fad9c013530 .part L_0x7fad9c013a60, 2, 2;
S_0x7fad99e15ec0 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e15b50;
 .timescale -9 -12;
L_0x7fad9c013650 .functor OR 1, L_0x7fad9c012bd0, L_0x7fad9c013130, C4<0>, C4<0>;
L_0x10645ce18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e179b0_0 .net/2u *"_s4", 0 0, L_0x10645ce18;  1 drivers
v0x7fad99e17a70_0 .net *"_s6", 1 0, L_0x7fad9c013700;  1 drivers
v0x7fad99e17b10_0 .net *"_s8", 1 0, L_0x7fad9c0137e0;  1 drivers
v0x7fad99e17bc0_0 .net "out_h", 0 0, L_0x7fad9c013400;  1 drivers
v0x7fad99e17c80_0 .net "out_l", 0 0, L_0x7fad9c012ee0;  1 drivers
v0x7fad99e17d50_0 .net "out_vh", 0 0, L_0x7fad9c013130;  1 drivers
v0x7fad99e17e00_0 .net "out_vl", 0 0, L_0x7fad9c012bd0;  1 drivers
L_0x7fad9c013700 .concat [ 1 1 0 0], L_0x7fad9c013400, L_0x10645ce18;
L_0x7fad9c0137e0 .concat [ 1 1 0 0], L_0x7fad9c012ee0, L_0x7fad9c012bd0;
L_0x7fad9c013900 .functor MUXZ 2, L_0x7fad9c0137e0, L_0x7fad9c013700, L_0x7fad9c013130, C4<>;
S_0x7fad99e16080 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e15ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e15d50 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e15d90 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e16a80_0 .net "in", 1 0, L_0x7fad9c013530;  1 drivers
v0x7fad99e16b40_0 .net "out", 0 0, L_0x7fad9c013400;  alias, 1 drivers
v0x7fad99e16bf0_0 .net "vld", 0 0, L_0x7fad9c013130;  alias, 1 drivers
L_0x7fad9c0131d0 .part L_0x7fad9c013530, 1, 1;
L_0x7fad9c013360 .part L_0x7fad9c013530, 0, 1;
S_0x7fad99e163f0 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e16080;
 .timescale -9 -12;
L_0x7fad9c0132b0 .functor NOT 1, L_0x7fad9c0131d0, C4<0>, C4<0>, C4<0>;
L_0x7fad9c013400 .functor AND 1, L_0x7fad9c0132b0, L_0x7fad9c013360, C4<1>, C4<1>;
v0x7fad99e165b0_0 .net *"_s2", 0 0, L_0x7fad9c0131d0;  1 drivers
v0x7fad99e16670_0 .net *"_s3", 0 0, L_0x7fad9c0132b0;  1 drivers
v0x7fad99e16710_0 .net *"_s5", 0 0, L_0x7fad9c013360;  1 drivers
L_0x7fad9c013130 .reduce/or L_0x7fad9c013530;
S_0x7fad99e167a0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e16080;
 .timescale -9 -12;
v0x7fad99e16950_0 .var "log2", 31 0;
v0x7fad99e169e0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.l1.genblk4.h.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e169e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e169e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e16950_0, 0, 32;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e169e0_0;
    %cmp/u;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fad99e169e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e169e0_0, 0, 32;
    %load/vec4 v0x7fad99e16950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e16950_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7fad99e16cf0 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e15ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e16eb0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e16ef0 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e17740_0 .net "in", 1 0, L_0x7fad9c013010;  1 drivers
v0x7fad99e17800_0 .net "out", 0 0, L_0x7fad9c012ee0;  alias, 1 drivers
v0x7fad99e178b0_0 .net "vld", 0 0, L_0x7fad9c012bd0;  alias, 1 drivers
L_0x7fad9c012cb0 .part L_0x7fad9c013010, 1, 1;
L_0x7fad9c012e40 .part L_0x7fad9c013010, 0, 1;
S_0x7fad99e170c0 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e16cf0;
 .timescale -9 -12;
L_0x7fad9c012d90 .functor NOT 1, L_0x7fad9c012cb0, C4<0>, C4<0>, C4<0>;
L_0x7fad9c012ee0 .functor AND 1, L_0x7fad9c012d90, L_0x7fad9c012e40, C4<1>, C4<1>;
v0x7fad99e17270_0 .net *"_s2", 0 0, L_0x7fad9c012cb0;  1 drivers
v0x7fad99e17330_0 .net *"_s3", 0 0, L_0x7fad9c012d90;  1 drivers
v0x7fad99e173d0_0 .net *"_s5", 0 0, L_0x7fad9c012e40;  1 drivers
L_0x7fad9c012bd0 .reduce/or L_0x7fad9c013010;
S_0x7fad99e17460 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e16cf0;
 .timescale -9 -12;
v0x7fad99e17610_0 .var "log2", 31 0;
v0x7fad99e176a0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.l1.genblk4.h.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e176a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e176a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e17610_0, 0, 32;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e176a0_0;
    %cmp/u;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x7fad99e176a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e176a0_0, 0, 32;
    %load/vec4 v0x7fad99e17610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e17610_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x7fad99e17eb0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e15b50;
 .timescale -9 -12;
v0x7fad99e18060_0 .var "log2", 31 0;
v0x7fad99e180f0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.l1.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e180f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e180f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e18060_0, 0, 32;
T_3.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e180f0_0;
    %cmp/u;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x7fad99e180f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e180f0_0, 0, 32;
    %load/vec4 v0x7fad99e18060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e18060_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0x7fad99e18410 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e15990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e185d0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e18610 .param/l "S" 0 6 35, C4<00000000000000000000000000000010>;
v0x7fad99e1aab0_0 .net "in", 3 0, L_0x7fad9c012ab0;  1 drivers
v0x7fad99e1ab70_0 .net "out", 1 0, L_0x7fad9c012950;  alias, 1 drivers
v0x7fad99e1ac20_0 .net "vld", 0 0, L_0x7fad9c0126a0;  alias, 1 drivers
L_0x7fad9c012060 .part L_0x7fad9c012ab0, 0, 2;
L_0x7fad9c012580 .part L_0x7fad9c012ab0, 2, 2;
S_0x7fad99e187e0 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e18410;
 .timescale -9 -12;
L_0x7fad9c0126a0 .functor OR 1, L_0x7fad9c011950, L_0x7fad9c012180, C4<0>, C4<0>;
L_0x10645cdd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1a2c0_0 .net/2u *"_s4", 0 0, L_0x10645cdd0;  1 drivers
v0x7fad99e1a380_0 .net *"_s6", 1 0, L_0x7fad9c012750;  1 drivers
v0x7fad99e1a420_0 .net *"_s8", 1 0, L_0x7fad9c012830;  1 drivers
v0x7fad99e1a4d0_0 .net "out_h", 0 0, L_0x7fad9c012450;  1 drivers
v0x7fad99e1a590_0 .net "out_l", 0 0, L_0x7fad9c011f30;  1 drivers
v0x7fad99e1a660_0 .net "out_vh", 0 0, L_0x7fad9c012180;  1 drivers
v0x7fad99e1a710_0 .net "out_vl", 0 0, L_0x7fad9c011950;  1 drivers
L_0x7fad9c012750 .concat [ 1 1 0 0], L_0x7fad9c012450, L_0x10645cdd0;
L_0x7fad9c012830 .concat [ 1 1 0 0], L_0x7fad9c011f30, L_0x7fad9c011950;
L_0x7fad9c012950 .functor MUXZ 2, L_0x7fad9c012830, L_0x7fad9c012750, L_0x7fad9c012180, C4<>;
S_0x7fad99e18990 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e187e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e18690 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e186d0 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e19390_0 .net "in", 1 0, L_0x7fad9c012580;  1 drivers
v0x7fad99e19450_0 .net "out", 0 0, L_0x7fad9c012450;  alias, 1 drivers
v0x7fad99e19500_0 .net "vld", 0 0, L_0x7fad9c012180;  alias, 1 drivers
L_0x7fad9c012220 .part L_0x7fad9c012580, 1, 1;
L_0x7fad9c0123b0 .part L_0x7fad9c012580, 0, 1;
S_0x7fad99e18d00 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e18990;
 .timescale -9 -12;
L_0x7fad9c012300 .functor NOT 1, L_0x7fad9c012220, C4<0>, C4<0>, C4<0>;
L_0x7fad9c012450 .functor AND 1, L_0x7fad9c012300, L_0x7fad9c0123b0, C4<1>, C4<1>;
v0x7fad99e18ec0_0 .net *"_s2", 0 0, L_0x7fad9c012220;  1 drivers
v0x7fad99e18f80_0 .net *"_s3", 0 0, L_0x7fad9c012300;  1 drivers
v0x7fad99e19020_0 .net *"_s5", 0 0, L_0x7fad9c0123b0;  1 drivers
L_0x7fad9c012180 .reduce/or L_0x7fad9c012580;
S_0x7fad99e190b0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e18990;
 .timescale -9 -12;
v0x7fad99e19260_0 .var "log2", 31 0;
v0x7fad99e192f0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.l1.genblk4.l.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e192f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e192f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e19260_0, 0, 32;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e192f0_0;
    %cmp/u;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x7fad99e192f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e192f0_0, 0, 32;
    %load/vec4 v0x7fad99e19260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e19260_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0x7fad99e19600 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e187e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e197c0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e19800 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e1a050_0 .net "in", 1 0, L_0x7fad9c012060;  1 drivers
v0x7fad99e1a110_0 .net "out", 0 0, L_0x7fad9c011f30;  alias, 1 drivers
v0x7fad99e1a1c0_0 .net "vld", 0 0, L_0x7fad9c011950;  alias, 1 drivers
L_0x7fad9c011d40 .part L_0x7fad9c012060, 1, 1;
L_0x7fad9c011e90 .part L_0x7fad9c012060, 0, 1;
S_0x7fad99e199d0 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e19600;
 .timescale -9 -12;
L_0x7fad9c011de0 .functor NOT 1, L_0x7fad9c011d40, C4<0>, C4<0>, C4<0>;
L_0x7fad9c011f30 .functor AND 1, L_0x7fad9c011de0, L_0x7fad9c011e90, C4<1>, C4<1>;
v0x7fad99e19b80_0 .net *"_s2", 0 0, L_0x7fad9c011d40;  1 drivers
v0x7fad99e19c40_0 .net *"_s3", 0 0, L_0x7fad9c011de0;  1 drivers
v0x7fad99e19ce0_0 .net *"_s5", 0 0, L_0x7fad9c011e90;  1 drivers
L_0x7fad9c011950 .reduce/or L_0x7fad9c012060;
S_0x7fad99e19d70 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e19600;
 .timescale -9 -12;
v0x7fad99e19f20_0 .var "log2", 31 0;
v0x7fad99e19fb0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.l1.genblk4.l.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e19fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e19fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e19f20_0, 0, 32;
T_5.10 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e19fb0_0;
    %cmp/u;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x7fad99e19fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e19fb0_0, 0, 32;
    %load/vec4 v0x7fad99e19f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e19f20_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0x7fad99e1a7c0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e18410;
 .timescale -9 -12;
v0x7fad99e1a970_0 .var "log2", 31 0;
v0x7fad99e1aa00_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.l1.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e1aa00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e1aa00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e1a970_0, 0, 32;
T_6.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e1aa00_0;
    %cmp/u;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0x7fad99e1aa00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e1aa00_0, 0, 32;
    %load/vec4 v0x7fad99e1a970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e1a970_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0x7fad99e1b220 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e15620;
 .timescale -9 -12;
v0x7fad99e1b3d0_0 .var "log2", 31 0;
v0x7fad99e1b460_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.l1.log2 ;
    %load/vec4 v0x7fad99e1b460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e1b460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e1b3d0_0, 0, 32;
T_7.14 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e1b460_0;
    %cmp/u;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0x7fad99e1b460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e1b460_0, 0, 32;
    %load/vec4 v0x7fad99e1b3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e1b3d0_0, 0, 32;
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0x7fad99e1b780 .scope function, "log2" "log2" 6 3, 6 3 0, S_0x7fad99e15290;
 .timescale -9 -12;
v0x7fad99e1b940_0 .var "log2", 31 0;
v0x7fad99e1b9d0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.l2.log2 ;
    %load/vec4 v0x7fad99e1b9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e1b9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e1b940_0, 0, 32;
T_8.16 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e1b9d0_0;
    %cmp/u;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0x7fad99e1b9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e1b9d0_0, 0, 32;
    %load/vec4 v0x7fad99e1b940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e1b940_0, 0, 32;
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0x7fad99e1bce0 .scope function, "log2" "log2" 3 13, 3 13 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
v0x7fad99e1be90_0 .var "log2", 31 0;
v0x7fad99e1bf40_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.log2 ;
    %load/vec4 v0x7fad99e1bf40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e1bf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e1be90_0, 0, 32;
T_9.18 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e1bf40_0;
    %cmp/u;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0x7fad99e1bf40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e1bf40_0, 0, 32;
    %load/vec4 v0x7fad99e1be90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e1be90_0, 0, 32;
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0x7fad99e1bff0 .scope module, "sub3" "sub_N" 3 128, 7 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /OUTPUT 9 "c"
P_0x7fad99e1c1a0 .param/l "N" 0 7 2, C4<0000000000000000000000000000001000>;
L_0x10645d0a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1c220_0 .net/2u *"_s0", 0 0, L_0x10645d0a0;  1 drivers
v0x7fad99e1c380_0 .net *"_s2", 8 0, L_0x7fad9c0154c0;  1 drivers
L_0x10645d0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1c430_0 .net/2u *"_s4", 0 0, L_0x10645d0e8;  1 drivers
v0x7fad99e1c4f0_0 .net *"_s6", 8 0, L_0x7fad9c0155a0;  1 drivers
v0x7fad99e1c5a0_0 .net "a", 7 0, L_0x7fad9c0157c0;  1 drivers
v0x7fad99e1c690_0 .net "b", 7 0, L_0x7fad9c0151f0;  1 drivers
v0x7fad99e1c740_0 .net "c", 8 0, L_0x7fad9c015680;  alias, 1 drivers
L_0x7fad9c0154c0 .concat [ 8 1 0 0], L_0x7fad9c0157c0, L_0x10645d0a0;
L_0x7fad9c0155a0 .concat [ 8 1 0 0], L_0x7fad9c0151f0, L_0x10645d0e8;
L_0x7fad9c015680 .arith/sub 9, L_0x7fad9c0154c0, L_0x7fad9c0155a0;
S_0x7fad99e1c820 .scope module, "uut_add1" "add_N" 3 78, 8 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 4 "c"
P_0x7fad99e151b0 .param/l "N" 0 8 2, C4<00000000000000000000000000000011>;
L_0x10645c998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1cb80_0 .net/2u *"_s0", 0 0, L_0x10645c998;  1 drivers
v0x7fad99e1cc40_0 .net *"_s2", 3 0, L_0x7fad99d17dc0;  1 drivers
L_0x10645c9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1cce0_0 .net/2u *"_s4", 0 0, L_0x10645c9e0;  1 drivers
v0x7fad99e1cd70_0 .net *"_s6", 3 0, L_0x7fad99d17e60;  1 drivers
v0x7fad99e1ce00_0 .net "a", 2 0, L_0x7fad99d11020;  alias, 1 drivers
v0x7fad99e1ced0_0 .net "b", 2 0, L_0x7fad99d11140;  alias, 1 drivers
v0x7fad99e1cf80_0 .net "c", 3 0, L_0x7fad99d17f00;  alias, 1 drivers
L_0x7fad99d17dc0 .concat [ 3 1 0 0], L_0x7fad99d11020, L_0x10645c998;
L_0x7fad99d17e60 .concat [ 3 1 0 0], L_0x7fad99d11140, L_0x10645c9e0;
L_0x7fad99d17f00 .arith/sum 4, L_0x7fad99d17dc0, L_0x7fad99d17e60;
S_0x7fad99e1d060 .scope module, "uut_add_m1" "add_N" 3 109, 8 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /OUTPUT 9 "c"
P_0x7fad99e1d210 .param/l "N" 0 8 2, +C4<00000000000000000000000000001000>;
L_0x10645ccb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1d380_0 .net/2u *"_s0", 0 0, L_0x10645ccb0;  1 drivers
v0x7fad99e1d440_0 .net *"_s2", 8 0, L_0x7fad9c010ef0;  1 drivers
L_0x10645ccf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1d4e0_0 .net/2u *"_s4", 0 0, L_0x10645ccf8;  1 drivers
v0x7fad99e1d570_0 .net *"_s6", 8 0, L_0x7fad9c011010;  1 drivers
v0x7fad99e1d600_0 .net "a", 7 0, L_0x7fad99dcafb0;  alias, 1 drivers
v0x7fad99e1d6d0_0 .net "b", 7 0, L_0x7fad9c010dc0;  alias, 1 drivers
v0x7fad99e1d770_0 .net "c", 8 0, L_0x7fad9c0110f0;  alias, 1 drivers
L_0x7fad9c010ef0 .concat [ 8 1 0 0], L_0x7fad99dcafb0, L_0x10645ccb0;
L_0x7fad9c011010 .concat [ 8 1 0 0], L_0x7fad9c010dc0, L_0x10645ccf8;
L_0x7fad9c0110f0 .arith/sum 9, L_0x7fad9c010ef0, L_0x7fad9c011010;
S_0x7fad99e1d860 .scope module, "uut_add_mantovf" "add_mantovf" 3 129, 9 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a"
    .port_info 1 /INPUT 1 "mant_ovf"
    .port_info 2 /OUTPUT 9 "c"
P_0x7fad99e1da10 .param/l "N" 0 9 2, C4<0000000000000000000000000000001000>;
v0x7fad99e1da90_0 .net *"_s0", 8 0, L_0x7fad9c015b90;  1 drivers
L_0x10645d178 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1dbd0_0 .net *"_s3", 7 0, L_0x10645d178;  1 drivers
v0x7fad99e1dc80_0 .net "a", 8 0, L_0x7fad9c015680;  alias, 1 drivers
v0x7fad99e1dd50_0 .net "c", 8 0, L_0x7fad9c015c30;  alias, 1 drivers
v0x7fad99e1ddf0_0 .net "mant_ovf", 0 0, L_0x7fad9c015cd0;  1 drivers
L_0x7fad9c015b90 .concat [ 1 8 0 0], L_0x7fad9c015cd0, L_0x10645d178;
L_0x7fad9c015c30 .arith/sum 9, L_0x7fad9c015680, L_0x7fad9c015b90;
S_0x7fad99e1df00 .scope module, "uut_de1" "data_extract" 3 51, 10 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 1 "rc"
    .port_info 2 /OUTPUT 3 "regime"
    .port_info 3 /OUTPUT 4 "exp"
    .port_info 4 /OUTPUT 4 "mant"
    .port_info 5 /OUTPUT 3 "Lshift"
P_0x7fad99e1e0b0 .param/l "Bs" 0 10 13, C4<00000000000000000000000000000011>;
P_0x7fad99e1e0f0 .param/l "N" 0 10 12, +C4<00000000000000000000000000001000>;
P_0x7fad99e1e130 .param/l "es" 0 10 14, +C4<00000000000000000000000000000100>;
L_0x7fad99d24270 .functor BUFZ 8, L_0x7fad99db4ef0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fad99e2cf20_0 .net "Lshift", 2 0, L_0x7fad99db4750;  alias, 1 drivers
v0x7fad99e2cfe0_0 .net *"_s11", 5 0, L_0x7fad99db20d0;  1 drivers
L_0x10645c320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2d080_0 .net/2u *"_s12", 1 0, L_0x10645c320;  1 drivers
v0x7fad99e2d140_0 .net *"_s17", 0 0, L_0x7fad99dbbc10;  1 drivers
v0x7fad99e2d1f0_0 .net *"_s21", 0 0, L_0x7fad99db5c50;  1 drivers
L_0x10645c368 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2d2e0_0 .net/2u *"_s22", 2 0, L_0x10645c368;  1 drivers
v0x7fad99e2d390_0 .net *"_s24", 2 0, L_0x7fad99db3190;  1 drivers
v0x7fad99e2d440_0 .net *"_s29", 5 0, L_0x7fad99def870;  1 drivers
L_0x10645c488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2d4f0_0 .net/2u *"_s30", 1 0, L_0x10645c488;  1 drivers
v0x7fad99e2d600_0 .net *"_s5", 6 0, L_0x7fad99daeb00;  1 drivers
L_0x10645c200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2d6b0_0 .net/2u *"_s6", 0 0, L_0x10645c200;  1 drivers
v0x7fad99e2d760_0 .net "exp", 3 0, L_0x7fad99df8850;  alias, 1 drivers
v0x7fad99e2d810_0 .net "in", 7 0, L_0x7fad99db4ef0;  alias, 1 drivers
v0x7fad99e2d8c0_0 .net "k0", 2 0, L_0x7fad99daf5a0;  1 drivers
v0x7fad99e2d960_0 .net "k1", 2 0, L_0x7fad99dd1fb0;  1 drivers
v0x7fad99e2da40_0 .net "mant", 3 0, L_0x7fad99de8f00;  alias, 1 drivers
v0x7fad99e2dad0_0 .net "rc", 0 0, L_0x7fad99db07e0;  alias, 1 drivers
v0x7fad99e2dc60_0 .net "regime", 2 0, L_0x7fad99dbb0c0;  alias, 1 drivers
v0x7fad99e2dd00_0 .net "xin", 7 0, L_0x7fad99d24270;  1 drivers
v0x7fad99e2ddb0_0 .net "xin_tmp", 7 0, L_0x7fad99df7c60;  1 drivers
L_0x7fad99db07e0 .part L_0x7fad99d24270, 6, 1;
L_0x7fad99daeb00 .part L_0x7fad99d24270, 0, 7;
L_0x7fad99daeba0 .concat [ 1 7 0 0], L_0x10645c200, L_0x7fad99daeb00;
L_0x7fad99db20d0 .part L_0x7fad99d24270, 0, 6;
L_0x7fad99dc2250 .concat [ 2 6 0 0], L_0x10645c320, L_0x7fad99db20d0;
L_0x7fad99dbbc10 .part L_0x7fad99d24270, 6, 1;
L_0x7fad99dbb0c0 .functor MUXZ 3, L_0x7fad99daf5a0, L_0x7fad99dd1fb0, L_0x7fad99dbbc10, C4<>;
L_0x7fad99db5c50 .part L_0x7fad99d24270, 6, 1;
L_0x7fad99db3190 .arith/sum 3, L_0x7fad99dd1fb0, L_0x10645c368;
L_0x7fad99db4750 .functor MUXZ 3, L_0x7fad99daf5a0, L_0x7fad99db3190, L_0x7fad99db5c50, C4<>;
L_0x7fad99def870 .part L_0x7fad99d24270, 0, 6;
L_0x7fad99de7940 .concat [ 2 6 0 0], L_0x10645c488, L_0x7fad99def870;
L_0x7fad99df8850 .part L_0x7fad99df7c60, 4, 4;
L_0x7fad99de8f00 .part L_0x7fad99df7c60, 0, 4;
S_0x7fad99e1e3b0 .scope function, "log2" "log2" 10 3, 10 3 0, S_0x7fad99e1df00;
 .timescale -9 -12;
v0x7fad99e1e570_0 .var "log2", 31 0;
v0x7fad99e1e630_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.log2 ;
    %load/vec4 v0x7fad99e1e630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e1e630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e1e570_0, 0, 32;
T_10.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e1e630_0;
    %cmp/u;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0x7fad99e1e630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e1e630_0, 0, 32;
    %load/vec4 v0x7fad99e1e570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e1e570_0, 0, 32;
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0x7fad99e1e6d0 .scope module, "ls" "DSR_left_N_S" 10 31, 4 1 0, S_0x7fad99e1df00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 8 "c"
P_0x7fad99e1e830 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x7fad99e1e870 .param/l "S" 0 4 3, C4<00000000000000000000000000000011>;
L_0x7fad99df7c60 .functor BUFZ 8, L_0x7fad99dc1390, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fad99e1f430_0 .net *"_s4", 0 0, L_0x7fad99df90d0;  1 drivers
v0x7fad99e1f4f0_0 .net *"_s5", 7 0, L_0x7fad99de39e0;  1 drivers
v0x7fad99e1f5a0_0 .net *"_s7", 6 0, L_0x7fad99de3940;  1 drivers
L_0x10645c440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1f660_0 .net *"_s9", 0 0, L_0x10645c440;  1 drivers
v0x7fad99e1f710_0 .net "a", 7 0, L_0x7fad99de7940;  1 drivers
v0x7fad99e1f800_0 .net "b", 2 0, L_0x7fad99db4750;  alias, 1 drivers
v0x7fad99e1f8b0_0 .net "c", 7 0, L_0x7fad99df7c60;  alias, 1 drivers
v0x7fad99e1f960 .array "tmp", 0 2;
v0x7fad99e1f960_0 .net v0x7fad99e1f960 0, 7 0, L_0x7fad99dd9a30; 1 drivers
v0x7fad99e1f960_1 .net v0x7fad99e1f960 1, 7 0, L_0x7fad99db7280; 1 drivers
v0x7fad99e1f960_2 .net v0x7fad99e1f960 2, 7 0, L_0x7fad99dc1390; 1 drivers
L_0x7fad99db47f0 .part L_0x7fad99db4750, 1, 1;
L_0x7fad99db8860 .part L_0x7fad99db4750, 2, 1;
L_0x7fad99df90d0 .part L_0x7fad99db4750, 0, 1;
L_0x7fad99de3940 .part L_0x7fad99de7940, 0, 7;
L_0x7fad99de39e0 .concat [ 1 7 0 0], L_0x10645c440, L_0x7fad99de3940;
L_0x7fad99dd9a30 .functor MUXZ 8, L_0x7fad99de7940, L_0x7fad99de39e0, L_0x7fad99df90d0, C4<>;
S_0x7fad99e1ea60 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 12, 4 12 0, S_0x7fad99e1e6d0;
 .timescale -9 -12;
P_0x7fad99e1ec10 .param/l "i" 0 4 12, +C4<01>;
v0x7fad99e1ecb0_0 .net *"_s1", 0 0, L_0x7fad99db47f0;  1 drivers
v0x7fad99e1ed40_0 .net *"_s3", 7 0, L_0x7fad99db71e0;  1 drivers
v0x7fad99e1edd0_0 .net *"_s5", 5 0, L_0x7fad99db9ca0;  1 drivers
L_0x10645c3b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1ee60_0 .net *"_s7", 1 0, L_0x10645c3b0;  1 drivers
L_0x7fad99db9ca0 .part L_0x7fad99dd9a30, 0, 6;
L_0x7fad99db71e0 .concat [ 2 6 0 0], L_0x10645c3b0, L_0x7fad99db9ca0;
L_0x7fad99db7280 .functor MUXZ 8, L_0x7fad99dd9a30, L_0x7fad99db71e0, L_0x7fad99db47f0, C4<>;
S_0x7fad99e1ef00 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 12, 4 12 0, S_0x7fad99e1e6d0;
 .timescale -9 -12;
P_0x7fad99e1f0d0 .param/l "i" 0 4 12, +C4<010>;
v0x7fad99e1f160_0 .net *"_s1", 0 0, L_0x7fad99db8860;  1 drivers
v0x7fad99e1f210_0 .net *"_s3", 7 0, L_0x7fad99dc12f0;  1 drivers
v0x7fad99e1f2c0_0 .net *"_s5", 3 0, L_0x7fad99db1580;  1 drivers
L_0x10645c3f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e1f380_0 .net *"_s7", 3 0, L_0x10645c3f8;  1 drivers
L_0x7fad99db1580 .part L_0x7fad99db7280, 0, 4;
L_0x7fad99dc12f0 .concat [ 4 4 0 0], L_0x10645c3f8, L_0x7fad99db1580;
L_0x7fad99dc1390 .functor MUXZ 8, L_0x7fad99db7280, L_0x7fad99dc12f0, L_0x7fad99db8860, C4<>;
S_0x7fad99e1fa80 .scope module, "xinst_k0" "LOD_N" 10 24, 6 1 0, S_0x7fad99e1df00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
P_0x7fad99e1fc30 .param/l "N" 0 6 12, +C4<00000000000000000000000000001000>;
P_0x7fad99e1fc70 .param/l "S" 0 6 13, C4<00000000000000000000000000000011>;
v0x7fad99e26280_0 .net "in", 7 0, L_0x7fad99daeba0;  1 drivers
v0x7fad99e26350_0 .net "out", 2 0, L_0x7fad99daf5a0;  alias, 1 drivers
v0x7fad99e26400_0 .net "vld", 0 0, L_0x7fad99df2920;  1 drivers
S_0x7fad99e1fe20 .scope module, "l1" "LOD" 6 18, 6 22 0, S_0x7fad99e1fa80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e1fcf0 .param/l "N" 0 6 34, +C4<00000000000000000000000000001000>;
P_0x7fad99e1fd30 .param/l "S" 0 6 35, C4<00000000000000000000000000000011>;
v0x7fad99e25d10_0 .net "in", 7 0, L_0x7fad99daeba0;  alias, 1 drivers
v0x7fad99e25dd0_0 .net "out", 2 0, L_0x7fad99daf5a0;  alias, 1 drivers
v0x7fad99e25e80_0 .net "vld", 0 0, L_0x7fad99df2920;  alias, 1 drivers
L_0x7fad99df3d60 .part L_0x7fad99daeba0, 0, 4;
L_0x7fad99df2880 .part L_0x7fad99daeba0, 4, 4;
S_0x7fad99e20190 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e1fe20;
 .timescale -9 -12;
L_0x7fad99df2920 .functor OR 1, L_0x7fad99dc1990, L_0x7fad9c007080, C4<0>, C4<0>;
L_0x10645c1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e25520_0 .net/2u *"_s4", 0 0, L_0x10645c1b8;  1 drivers
v0x7fad99e255e0_0 .net *"_s6", 2 0, L_0x7fad99df11b0;  1 drivers
v0x7fad99e25680_0 .net *"_s8", 2 0, L_0x7fad99dd4f70;  1 drivers
v0x7fad99e25730_0 .net "out_h", 1 0, L_0x7fad99ddfc10;  1 drivers
v0x7fad99e257f0_0 .net "out_l", 1 0, L_0x7fad99de2730;  1 drivers
v0x7fad99e258c0_0 .net "out_vh", 0 0, L_0x7fad9c007080;  1 drivers
v0x7fad99e25970_0 .net "out_vl", 0 0, L_0x7fad99dc1990;  1 drivers
L_0x7fad99df11b0 .concat [ 2 1 0 0], L_0x7fad99ddfc10, L_0x10645c1b8;
L_0x7fad99dd4f70 .concat [ 2 1 0 0], L_0x7fad99de2730, L_0x7fad99dc1990;
L_0x7fad99daf5a0 .functor MUXZ 3, L_0x7fad99dd4f70, L_0x7fad99df11b0, L_0x7fad9c007080, C4<>;
S_0x7fad99e20350 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e20190;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e20020 .param/l "N" 0 6 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e20060 .param/l "S" 0 6 35, C4<00000000000000000000000000000010>;
v0x7fad99e229a0_0 .net "in", 3 0, L_0x7fad99df2880;  1 drivers
v0x7fad99e22a60_0 .net "out", 1 0, L_0x7fad99ddfc10;  alias, 1 drivers
v0x7fad99e22b10_0 .net "vld", 0 0, L_0x7fad9c007080;  alias, 1 drivers
L_0x7fad99df8170 .part L_0x7fad99df2880, 0, 2;
L_0x7fad99dbea40 .part L_0x7fad99df2880, 2, 2;
S_0x7fad99e206c0 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e20350;
 .timescale -9 -12;
L_0x7fad9c007080 .functor OR 1, L_0x7fad99ddd040, L_0x7fad99dd0d30, C4<0>, C4<0>;
L_0x10645c170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e221b0_0 .net/2u *"_s4", 0 0, L_0x10645c170;  1 drivers
v0x7fad99e22270_0 .net *"_s6", 1 0, L_0x7fad9c005930;  1 drivers
v0x7fad99e22310_0 .net *"_s8", 1 0, L_0x7fad99de11b0;  1 drivers
v0x7fad99e223c0_0 .net "out_h", 0 0, L_0x7fad99dc0130;  1 drivers
v0x7fad99e22480_0 .net "out_l", 0 0, L_0x7fad99ddb480;  1 drivers
v0x7fad99e22550_0 .net "out_vh", 0 0, L_0x7fad99dd0d30;  1 drivers
v0x7fad99e22600_0 .net "out_vl", 0 0, L_0x7fad99ddd040;  1 drivers
L_0x7fad9c005930 .concat [ 1 1 0 0], L_0x7fad99dc0130, L_0x10645c170;
L_0x7fad99de11b0 .concat [ 1 1 0 0], L_0x7fad99ddb480, L_0x7fad99ddd040;
L_0x7fad99ddfc10 .functor MUXZ 2, L_0x7fad99de11b0, L_0x7fad9c005930, L_0x7fad99dd0d30, C4<>;
S_0x7fad99e20880 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e206c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e20550 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e20590 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e21280_0 .net "in", 1 0, L_0x7fad99dbea40;  1 drivers
v0x7fad99e21340_0 .net "out", 0 0, L_0x7fad99dc0130;  alias, 1 drivers
v0x7fad99e213f0_0 .net "vld", 0 0, L_0x7fad99dd0d30;  alias, 1 drivers
L_0x7fad99dcf5e0 .part L_0x7fad99dbea40, 1, 1;
L_0x7fad99dc0090 .part L_0x7fad99dbea40, 0, 1;
S_0x7fad99e20bf0 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e20880;
 .timescale -9 -12;
L_0x7fad99dcf680 .functor NOT 1, L_0x7fad99dcf5e0, C4<0>, C4<0>, C4<0>;
L_0x7fad99dc0130 .functor AND 1, L_0x7fad99dcf680, L_0x7fad99dc0090, C4<1>, C4<1>;
v0x7fad99e20db0_0 .net *"_s2", 0 0, L_0x7fad99dcf5e0;  1 drivers
v0x7fad99e20e70_0 .net *"_s3", 0 0, L_0x7fad99dcf680;  1 drivers
v0x7fad99e20f10_0 .net *"_s5", 0 0, L_0x7fad99dc0090;  1 drivers
L_0x7fad99dd0d30 .reduce/or L_0x7fad99dbea40;
S_0x7fad99e20fa0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e20880;
 .timescale -9 -12;
v0x7fad99e21150_0 .var "log2", 31 0;
v0x7fad99e211e0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.l1.genblk4.h.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e211e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e211e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e21150_0, 0, 32;
T_11.22 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e211e0_0;
    %cmp/u;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0x7fad99e211e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e211e0_0, 0, 32;
    %load/vec4 v0x7fad99e21150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e21150_0, 0, 32;
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0x7fad99e214f0 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e206c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e216b0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e216f0 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e21f40_0 .net "in", 1 0, L_0x7fad99df8170;  1 drivers
v0x7fad99e22000_0 .net "out", 0 0, L_0x7fad99ddb480;  alias, 1 drivers
v0x7fad99e220b0_0 .net "vld", 0 0, L_0x7fad99ddd040;  alias, 1 drivers
L_0x7fad99ddd0e0 .part L_0x7fad99df8170, 1, 1;
L_0x7fad99ddb3e0 .part L_0x7fad99df8170, 0, 1;
S_0x7fad99e218c0 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e214f0;
 .timescale -9 -12;
L_0x7fad99ddca20 .functor NOT 1, L_0x7fad99ddd0e0, C4<0>, C4<0>, C4<0>;
L_0x7fad99ddb480 .functor AND 1, L_0x7fad99ddca20, L_0x7fad99ddb3e0, C4<1>, C4<1>;
v0x7fad99e21a70_0 .net *"_s2", 0 0, L_0x7fad99ddd0e0;  1 drivers
v0x7fad99e21b30_0 .net *"_s3", 0 0, L_0x7fad99ddca20;  1 drivers
v0x7fad99e21bd0_0 .net *"_s5", 0 0, L_0x7fad99ddb3e0;  1 drivers
L_0x7fad99ddd040 .reduce/or L_0x7fad99df8170;
S_0x7fad99e21c60 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e214f0;
 .timescale -9 -12;
v0x7fad99e21e10_0 .var "log2", 31 0;
v0x7fad99e21ea0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.l1.genblk4.h.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e21ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e21ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e21e10_0, 0, 32;
T_12.24 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e21ea0_0;
    %cmp/u;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0x7fad99e21ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e21ea0_0, 0, 32;
    %load/vec4 v0x7fad99e21e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e21e10_0, 0, 32;
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0x7fad99e226b0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e20350;
 .timescale -9 -12;
v0x7fad99e22860_0 .var "log2", 31 0;
v0x7fad99e228f0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.l1.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e228f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e228f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e22860_0, 0, 32;
T_13.26 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e228f0_0;
    %cmp/u;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0x7fad99e228f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e228f0_0, 0, 32;
    %load/vec4 v0x7fad99e22860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e22860_0, 0, 32;
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0x7fad99e22c10 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e20190;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e22dd0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e22e10 .param/l "S" 0 6 35, C4<00000000000000000000000000000010>;
v0x7fad99e252b0_0 .net "in", 3 0, L_0x7fad99df3d60;  1 drivers
v0x7fad99e25370_0 .net "out", 1 0, L_0x7fad99de2730;  alias, 1 drivers
v0x7fad99e25420_0 .net "vld", 0 0, L_0x7fad99dc1990;  alias, 1 drivers
L_0x7fad99ded650 .part L_0x7fad99df3d60, 0, 2;
L_0x7fad9c0084e0 .part L_0x7fad99df3d60, 2, 2;
S_0x7fad99e22fe0 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e22c10;
 .timescale -9 -12;
L_0x7fad99dc1990 .functor OR 1, L_0x7fad99db0880, L_0x7fad99ded6f0, C4<0>, C4<0>;
L_0x10645c128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e24ac0_0 .net/2u *"_s4", 0 0, L_0x10645c128;  1 drivers
v0x7fad99e24b80_0 .net *"_s6", 1 0, L_0x7fad9c008580;  1 drivers
v0x7fad99e24c20_0 .net *"_s8", 1 0, L_0x7fad99de2690;  1 drivers
v0x7fad99e24cd0_0 .net "out_h", 0 0, L_0x7fad99d08240;  1 drivers
v0x7fad99e24d90_0 .net "out_l", 0 0, L_0x7fad99d1dc50;  1 drivers
v0x7fad99e24e60_0 .net "out_vh", 0 0, L_0x7fad99ded6f0;  1 drivers
v0x7fad99e24f10_0 .net "out_vl", 0 0, L_0x7fad99db0880;  1 drivers
L_0x7fad9c008580 .concat [ 1 1 0 0], L_0x7fad99d08240, L_0x10645c128;
L_0x7fad99de2690 .concat [ 1 1 0 0], L_0x7fad99d1dc50, L_0x7fad99db0880;
L_0x7fad99de2730 .functor MUXZ 2, L_0x7fad99de2690, L_0x7fad9c008580, L_0x7fad99ded6f0, C4<>;
S_0x7fad99e23190 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e22fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e22e90 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e22ed0 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e23b90_0 .net "in", 1 0, L_0x7fad9c0084e0;  1 drivers
v0x7fad99e23c50_0 .net "out", 0 0, L_0x7fad99d08240;  alias, 1 drivers
v0x7fad99e23d00_0 .net "vld", 0 0, L_0x7fad99ded6f0;  alias, 1 drivers
L_0x7fad99da8660 .part L_0x7fad9c0084e0, 1, 1;
L_0x7fad99da8700 .part L_0x7fad9c0084e0, 0, 1;
S_0x7fad99e23500 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e23190;
 .timescale -9 -12;
L_0x7fad99d0b910 .functor NOT 1, L_0x7fad99da8660, C4<0>, C4<0>, C4<0>;
L_0x7fad99d08240 .functor AND 1, L_0x7fad99d0b910, L_0x7fad99da8700, C4<1>, C4<1>;
v0x7fad99e236c0_0 .net *"_s2", 0 0, L_0x7fad99da8660;  1 drivers
v0x7fad99e23780_0 .net *"_s3", 0 0, L_0x7fad99d0b910;  1 drivers
v0x7fad99e23820_0 .net *"_s5", 0 0, L_0x7fad99da8700;  1 drivers
L_0x7fad99ded6f0 .reduce/or L_0x7fad9c0084e0;
S_0x7fad99e238b0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e23190;
 .timescale -9 -12;
v0x7fad99e23a60_0 .var "log2", 31 0;
v0x7fad99e23af0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.l1.genblk4.l.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e23af0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e23af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e23a60_0, 0, 32;
T_14.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e23af0_0;
    %cmp/u;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v0x7fad99e23af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e23af0_0, 0, 32;
    %load/vec4 v0x7fad99e23a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e23a60_0, 0, 32;
    %jmp T_14.28;
T_14.29 ;
    %end;
S_0x7fad99e23e00 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e22fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e23fc0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e24000 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e24850_0 .net "in", 1 0, L_0x7fad99ded650;  1 drivers
v0x7fad99e24910_0 .net "out", 0 0, L_0x7fad99d1dc50;  alias, 1 drivers
v0x7fad99e249c0_0 .net "vld", 0 0, L_0x7fad99db0880;  alias, 1 drivers
L_0x7fad99dc1570 .part L_0x7fad99ded650, 1, 1;
L_0x7fad99dc1610 .part L_0x7fad99ded650, 0, 1;
S_0x7fad99e241d0 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e23e00;
 .timescale -9 -12;
L_0x7fad99d1dcf0 .functor NOT 1, L_0x7fad99dc1570, C4<0>, C4<0>, C4<0>;
L_0x7fad99d1dc50 .functor AND 1, L_0x7fad99d1dcf0, L_0x7fad99dc1610, C4<1>, C4<1>;
v0x7fad99e24380_0 .net *"_s2", 0 0, L_0x7fad99dc1570;  1 drivers
v0x7fad99e24440_0 .net *"_s3", 0 0, L_0x7fad99d1dcf0;  1 drivers
v0x7fad99e244e0_0 .net *"_s5", 0 0, L_0x7fad99dc1610;  1 drivers
L_0x7fad99db0880 .reduce/or L_0x7fad99ded650;
S_0x7fad99e24570 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e23e00;
 .timescale -9 -12;
v0x7fad99e24720_0 .var "log2", 31 0;
v0x7fad99e247b0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.l1.genblk4.l.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e247b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e247b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e24720_0, 0, 32;
T_15.30 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e247b0_0;
    %cmp/u;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v0x7fad99e247b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e247b0_0, 0, 32;
    %load/vec4 v0x7fad99e24720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e24720_0, 0, 32;
    %jmp T_15.30;
T_15.31 ;
    %end;
S_0x7fad99e24fc0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e22c10;
 .timescale -9 -12;
v0x7fad99e25170_0 .var "log2", 31 0;
v0x7fad99e25200_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.l1.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e25200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e25200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e25170_0, 0, 32;
T_16.32 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e25200_0;
    %cmp/u;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v0x7fad99e25200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e25200_0, 0, 32;
    %load/vec4 v0x7fad99e25170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e25170_0, 0, 32;
    %jmp T_16.32;
T_16.33 ;
    %end;
S_0x7fad99e25a20 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e1fe20;
 .timescale -9 -12;
v0x7fad99e25bd0_0 .var "log2", 31 0;
v0x7fad99e25c60_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.l1.log2 ;
    %load/vec4 v0x7fad99e25c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e25c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e25bd0_0, 0, 32;
T_17.34 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e25c60_0;
    %cmp/u;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v0x7fad99e25c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e25c60_0, 0, 32;
    %load/vec4 v0x7fad99e25bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e25bd0_0, 0, 32;
    %jmp T_17.34;
T_17.35 ;
    %end;
S_0x7fad99e25f80 .scope function, "log2" "log2" 6 3, 6 3 0, S_0x7fad99e1fa80;
 .timescale -9 -12;
v0x7fad99e26140_0 .var "log2", 31 0;
v0x7fad99e261d0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k0.log2 ;
    %load/vec4 v0x7fad99e261d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e261d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e26140_0, 0, 32;
T_18.36 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e261d0_0;
    %cmp/u;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v0x7fad99e261d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e261d0_0, 0, 32;
    %load/vec4 v0x7fad99e26140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e26140_0, 0, 32;
    %jmp T_18.36;
T_18.37 ;
    %end;
S_0x7fad99e264d0 .scope module, "xinst_k1" "LZD_N" 10 25, 11 1 0, S_0x7fad99e1df00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
P_0x7fad99e26680 .param/l "N" 0 11 12, +C4<00000000000000000000000000001000>;
P_0x7fad99e266c0 .param/l "S" 0 11 13, C4<00000000000000000000000000000011>;
v0x7fad99e2ccd0_0 .net "in", 7 0, L_0x7fad99dc2250;  1 drivers
v0x7fad99e2cda0_0 .net "out", 2 0, L_0x7fad99dd1fb0;  alias, 1 drivers
v0x7fad99e2ce50_0 .net "vld", 0 0, L_0x7fad99dc4310;  1 drivers
S_0x7fad99e26870 .scope module, "l1" "LZD" 11 18, 11 22 0, S_0x7fad99e264d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e26740 .param/l "N" 0 11 34, +C4<00000000000000000000000000001000>;
P_0x7fad99e26780 .param/l "S" 0 11 35, C4<00000000000000000000000000000011>;
v0x7fad99e2c760_0 .net "in", 7 0, L_0x7fad99dc2250;  alias, 1 drivers
v0x7fad99e2c820_0 .net "out", 2 0, L_0x7fad99dd1fb0;  alias, 1 drivers
v0x7fad99e2c8d0_0 .net "vld", 0 0, L_0x7fad99dc4310;  alias, 1 drivers
L_0x7fad99de66a0 .part L_0x7fad99dc2250, 0, 4;
L_0x7fad99dc4270 .part L_0x7fad99dc2250, 4, 4;
S_0x7fad99e26be0 .scope generate, "genblk4" "genblk4" 11 47, 11 47 0, S_0x7fad99e26870;
 .timescale -9 -12;
L_0x7fad99dc4310 .functor OR 1, L_0x7fad99df87a0, L_0x7fad99dca7f0, C4<0>, C4<0>;
L_0x10645c2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2bf70_0 .net/2u *"_s4", 0 0, L_0x10645c2d8;  1 drivers
v0x7fad99e2c030_0 .net *"_s6", 2 0, L_0x7fad99dc5830;  1 drivers
v0x7fad99e2c0d0_0 .net *"_s8", 2 0, L_0x7fad99dd1f10;  1 drivers
v0x7fad99e2c180_0 .net "out_h", 1 0, L_0x7fad99dc9370;  1 drivers
v0x7fad99e2c240_0 .net "out_l", 1 0, L_0x7fad99df5450;  1 drivers
v0x7fad99e2c310_0 .net "out_vh", 0 0, L_0x7fad99dca7f0;  1 drivers
v0x7fad99e2c3c0_0 .net "out_vl", 0 0, L_0x7fad99df87a0;  1 drivers
L_0x7fad99dc5830 .concat [ 2 1 0 0], L_0x7fad99dc9370, L_0x10645c2d8;
L_0x7fad99dd1f10 .concat [ 2 1 0 0], L_0x7fad99df5450, L_0x7fad99df87a0;
L_0x7fad99dd1fb0 .functor MUXZ 3, L_0x7fad99dd1f10, L_0x7fad99dc5830, L_0x7fad99dca7f0, C4<>;
S_0x7fad99e26da0 .scope module, "h" "LZD" 11 55, 11 22 0, S_0x7fad99e26be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e26a70 .param/l "N" 0 11 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e26ab0 .param/l "S" 0 11 35, C4<00000000000000000000000000000010>;
v0x7fad99e293f0_0 .net "in", 3 0, L_0x7fad99dc4270;  1 drivers
v0x7fad99e294b0_0 .net "out", 1 0, L_0x7fad99dc9370;  alias, 1 drivers
v0x7fad99e29560_0 .net "vld", 0 0, L_0x7fad99dca7f0;  alias, 1 drivers
L_0x7fad99ddabb0 .part L_0x7fad99dc4270, 0, 2;
L_0x7fad99dcbcd0 .part L_0x7fad99dc4270, 2, 2;
S_0x7fad99e27110 .scope generate, "genblk4" "genblk4" 11 47, 11 47 0, S_0x7fad99e26da0;
 .timescale -9 -12;
L_0x7fad99dca7f0 .functor OR 1, L_0x7fad99dde000, L_0x7fad99dd8870, C4<0>, C4<0>;
L_0x10645c290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e28c00_0 .net/2u *"_s4", 0 0, L_0x10645c290;  1 drivers
v0x7fad99e28cc0_0 .net *"_s6", 1 0, L_0x7fad99dca8a0;  1 drivers
v0x7fad99e28d60_0 .net *"_s8", 1 0, L_0x7fad99dc7df0;  1 drivers
v0x7fad99e28e10_0 .net "out_h", 0 0, L_0x7fad99dcc7d0;  1 drivers
v0x7fad99e28ed0_0 .net "out_l", 0 0, L_0x7fad99ddc540;  1 drivers
v0x7fad99e28fa0_0 .net "out_vh", 0 0, L_0x7fad99dd8870;  1 drivers
v0x7fad99e29050_0 .net "out_vl", 0 0, L_0x7fad99dde000;  1 drivers
L_0x7fad99dca8a0 .concat [ 1 1 0 0], L_0x7fad99dcc7d0, L_0x10645c290;
L_0x7fad99dc7df0 .concat [ 1 1 0 0], L_0x7fad99ddc540, L_0x7fad99dde000;
L_0x7fad99dc9370 .functor MUXZ 2, L_0x7fad99dc7df0, L_0x7fad99dca8a0, L_0x7fad99dd8870, C4<>;
S_0x7fad99e272d0 .scope module, "h" "LZD" 11 55, 11 22 0, S_0x7fad99e27110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e26fa0 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e26fe0 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e27cd0_0 .net "in", 1 0, L_0x7fad99dcbcd0;  1 drivers
v0x7fad99e27d90_0 .net "out", 0 0, L_0x7fad99dcc7d0;  alias, 1 drivers
v0x7fad99e27e40_0 .net "vld", 0 0, L_0x7fad99dd8870;  alias, 1 drivers
L_0x7fad99dd8910 .part L_0x7fad99dcbcd0, 1, 1;
L_0x7fad99dd2e30 .part L_0x7fad99dcbcd0, 0, 1;
S_0x7fad99e27640 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e272d0;
 .timescale -9 -12;
L_0x7fad99dd2ed0 .functor NOT 1, L_0x7fad99dd2e30, C4<0>, C4<0>, C4<0>;
L_0x7fad99dcc7d0 .functor AND 1, L_0x7fad99dd8910, L_0x7fad99dd2ed0, C4<1>, C4<1>;
v0x7fad99e27800_0 .net *"_s2", 0 0, L_0x7fad99dd8910;  1 drivers
v0x7fad99e278c0_0 .net *"_s3", 0 0, L_0x7fad99dd2e30;  1 drivers
v0x7fad99e27960_0 .net *"_s4", 0 0, L_0x7fad99dd2ed0;  1 drivers
L_0x7fad99dd8870 .reduce/nand L_0x7fad99dcbcd0;
S_0x7fad99e279f0 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e272d0;
 .timescale -9 -12;
v0x7fad99e27ba0_0 .var "log2", 31 0;
v0x7fad99e27c30_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.l1.genblk4.h.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e27c30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e27c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e27ba0_0, 0, 32;
T_19.38 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e27c30_0;
    %cmp/u;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v0x7fad99e27c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e27c30_0, 0, 32;
    %load/vec4 v0x7fad99e27ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e27ba0_0, 0, 32;
    %jmp T_19.38;
T_19.39 ;
    %end;
S_0x7fad99e27f40 .scope module, "l" "LZD" 11 54, 11 22 0, S_0x7fad99e27110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e28100 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e28140 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e28990_0 .net "in", 1 0, L_0x7fad99ddabb0;  1 drivers
v0x7fad99e28a50_0 .net "out", 0 0, L_0x7fad99ddc540;  alias, 1 drivers
v0x7fad99e28b00_0 .net "vld", 0 0, L_0x7fad99dde000;  alias, 1 drivers
L_0x7fad99de4ac0 .part L_0x7fad99ddabb0, 1, 1;
L_0x7fad99de4b60 .part L_0x7fad99ddabb0, 0, 1;
S_0x7fad99e28310 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e27f40;
 .timescale -9 -12;
L_0x7fad99ddc4d0 .functor NOT 1, L_0x7fad99de4b60, C4<0>, C4<0>, C4<0>;
L_0x7fad99ddc540 .functor AND 1, L_0x7fad99de4ac0, L_0x7fad99ddc4d0, C4<1>, C4<1>;
v0x7fad99e284c0_0 .net *"_s2", 0 0, L_0x7fad99de4ac0;  1 drivers
v0x7fad99e28580_0 .net *"_s3", 0 0, L_0x7fad99de4b60;  1 drivers
v0x7fad99e28620_0 .net *"_s4", 0 0, L_0x7fad99ddc4d0;  1 drivers
L_0x7fad99dde000 .reduce/nand L_0x7fad99ddabb0;
S_0x7fad99e286b0 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e27f40;
 .timescale -9 -12;
v0x7fad99e28860_0 .var "log2", 31 0;
v0x7fad99e288f0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.l1.genblk4.h.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e288f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e288f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e28860_0, 0, 32;
T_20.40 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e288f0_0;
    %cmp/u;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v0x7fad99e288f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e288f0_0, 0, 32;
    %load/vec4 v0x7fad99e28860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e28860_0, 0, 32;
    %jmp T_20.40;
T_20.41 ;
    %end;
S_0x7fad99e29100 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e26da0;
 .timescale -9 -12;
v0x7fad99e292b0_0 .var "log2", 31 0;
v0x7fad99e29340_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.l1.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e29340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e29340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e292b0_0, 0, 32;
T_21.42 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e29340_0;
    %cmp/u;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v0x7fad99e29340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e29340_0, 0, 32;
    %load/vec4 v0x7fad99e292b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e292b0_0, 0, 32;
    %jmp T_21.42;
T_21.43 ;
    %end;
S_0x7fad99e29660 .scope module, "l" "LZD" 11 54, 11 22 0, S_0x7fad99e26be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e29820 .param/l "N" 0 11 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e29860 .param/l "S" 0 11 35, C4<00000000000000000000000000000010>;
v0x7fad99e2bd00_0 .net "in", 3 0, L_0x7fad99de66a0;  1 drivers
v0x7fad99e2bdc0_0 .net "out", 1 0, L_0x7fad99df5450;  alias, 1 drivers
v0x7fad99e2be70_0 .net "vld", 0 0, L_0x7fad99df87a0;  alias, 1 drivers
L_0x7fad99dac3c0 .part L_0x7fad99de66a0, 0, 2;
L_0x7fad99dab8f0 .part L_0x7fad99de66a0, 2, 2;
S_0x7fad99e29a30 .scope generate, "genblk4" "genblk4" 11 47, 11 47 0, S_0x7fad99e29660;
 .timescale -9 -12;
L_0x7fad99df87a0 .functor OR 1, L_0x7fad99dad9c0, L_0x7fad9c009150, C4<0>, C4<0>;
L_0x10645c248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2b510_0 .net/2u *"_s4", 0 0, L_0x10645c248;  1 drivers
v0x7fad99e2b5d0_0 .net *"_s6", 1 0, L_0x7fad99df6b20;  1 drivers
v0x7fad99e2b670_0 .net *"_s8", 1 0, L_0x7fad99df6bc0;  1 drivers
v0x7fad99e2b720_0 .net "out_h", 0 0, L_0x7fad9c002850;  1 drivers
v0x7fad99e2b7e0_0 .net "out_l", 0 0, L_0x7fad9c00b1d0;  1 drivers
v0x7fad99e2b8b0_0 .net "out_vh", 0 0, L_0x7fad9c009150;  1 drivers
v0x7fad99e2b960_0 .net "out_vl", 0 0, L_0x7fad99dad9c0;  1 drivers
L_0x7fad99df6b20 .concat [ 1 1 0 0], L_0x7fad9c002850, L_0x10645c248;
L_0x7fad99df6bc0 .concat [ 1 1 0 0], L_0x7fad9c00b1d0, L_0x7fad99dad9c0;
L_0x7fad99df5450 .functor MUXZ 2, L_0x7fad99df6bc0, L_0x7fad99df6b20, L_0x7fad9c009150, C4<>;
S_0x7fad99e29be0 .scope module, "h" "LZD" 11 55, 11 22 0, S_0x7fad99e29a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e298e0 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e29920 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e2a5e0_0 .net "in", 1 0, L_0x7fad99dab8f0;  1 drivers
v0x7fad99e2a6a0_0 .net "out", 0 0, L_0x7fad9c002850;  alias, 1 drivers
v0x7fad99e2a750_0 .net "vld", 0 0, L_0x7fad9c009150;  alias, 1 drivers
L_0x7fad9c0091f0 .part L_0x7fad99dab8f0, 1, 1;
L_0x7fad9c004070 .part L_0x7fad99dab8f0, 0, 1;
S_0x7fad99e29f50 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e29be0;
 .timescale -9 -12;
L_0x7fad9c004110 .functor NOT 1, L_0x7fad9c004070, C4<0>, C4<0>, C4<0>;
L_0x7fad9c002850 .functor AND 1, L_0x7fad9c0091f0, L_0x7fad9c004110, C4<1>, C4<1>;
v0x7fad99e2a110_0 .net *"_s2", 0 0, L_0x7fad9c0091f0;  1 drivers
v0x7fad99e2a1d0_0 .net *"_s3", 0 0, L_0x7fad9c004070;  1 drivers
v0x7fad99e2a270_0 .net *"_s4", 0 0, L_0x7fad9c004110;  1 drivers
L_0x7fad9c009150 .reduce/nand L_0x7fad99dab8f0;
S_0x7fad99e2a300 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e29be0;
 .timescale -9 -12;
v0x7fad99e2a4b0_0 .var "log2", 31 0;
v0x7fad99e2a540_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.l1.genblk4.l.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e2a540_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e2a540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e2a4b0_0, 0, 32;
T_22.44 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e2a540_0;
    %cmp/u;
    %jmp/0xz T_22.45, 5;
    %load/vec4 v0x7fad99e2a540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e2a540_0, 0, 32;
    %load/vec4 v0x7fad99e2a4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e2a4b0_0, 0, 32;
    %jmp T_22.44;
T_22.45 ;
    %end;
S_0x7fad99e2a850 .scope module, "l" "LZD" 11 54, 11 22 0, S_0x7fad99e29a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e2aa10 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e2aa50 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e2b2a0_0 .net "in", 1 0, L_0x7fad99dac3c0;  1 drivers
v0x7fad99e2b360_0 .net "out", 0 0, L_0x7fad9c00b1d0;  alias, 1 drivers
v0x7fad99e2b410_0 .net "vld", 0 0, L_0x7fad99dad9c0;  alias, 1 drivers
L_0x7fad99dace70 .part L_0x7fad99dac3c0, 1, 1;
L_0x7fad99dacf10 .part L_0x7fad99dac3c0, 0, 1;
S_0x7fad99e2ac20 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e2a850;
 .timescale -9 -12;
L_0x7fad99df1290 .functor NOT 1, L_0x7fad99dacf10, C4<0>, C4<0>, C4<0>;
L_0x7fad9c00b1d0 .functor AND 1, L_0x7fad99dace70, L_0x7fad99df1290, C4<1>, C4<1>;
v0x7fad99e2add0_0 .net *"_s2", 0 0, L_0x7fad99dace70;  1 drivers
v0x7fad99e2ae90_0 .net *"_s3", 0 0, L_0x7fad99dacf10;  1 drivers
v0x7fad99e2af30_0 .net *"_s4", 0 0, L_0x7fad99df1290;  1 drivers
L_0x7fad99dad9c0 .reduce/nand L_0x7fad99dac3c0;
S_0x7fad99e2afc0 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e2a850;
 .timescale -9 -12;
v0x7fad99e2b170_0 .var "log2", 31 0;
v0x7fad99e2b200_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.l1.genblk4.l.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e2b200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e2b200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e2b170_0, 0, 32;
T_23.46 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e2b200_0;
    %cmp/u;
    %jmp/0xz T_23.47, 5;
    %load/vec4 v0x7fad99e2b200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e2b200_0, 0, 32;
    %load/vec4 v0x7fad99e2b170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e2b170_0, 0, 32;
    %jmp T_23.46;
T_23.47 ;
    %end;
S_0x7fad99e2ba10 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e29660;
 .timescale -9 -12;
v0x7fad99e2bbc0_0 .var "log2", 31 0;
v0x7fad99e2bc50_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.l1.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e2bc50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e2bc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e2bbc0_0, 0, 32;
T_24.48 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e2bc50_0;
    %cmp/u;
    %jmp/0xz T_24.49, 5;
    %load/vec4 v0x7fad99e2bc50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e2bc50_0, 0, 32;
    %load/vec4 v0x7fad99e2bbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e2bbc0_0, 0, 32;
    %jmp T_24.48;
T_24.49 ;
    %end;
S_0x7fad99e2c470 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e26870;
 .timescale -9 -12;
v0x7fad99e2c620_0 .var "log2", 31 0;
v0x7fad99e2c6b0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.l1.log2 ;
    %load/vec4 v0x7fad99e2c6b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e2c6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e2c620_0, 0, 32;
T_25.50 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e2c6b0_0;
    %cmp/u;
    %jmp/0xz T_25.51, 5;
    %load/vec4 v0x7fad99e2c6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e2c6b0_0, 0, 32;
    %load/vec4 v0x7fad99e2c620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e2c620_0, 0, 32;
    %jmp T_25.50;
T_25.51 ;
    %end;
S_0x7fad99e2c9d0 .scope function, "log2" "log2" 11 3, 11 3 0, S_0x7fad99e264d0;
 .timescale -9 -12;
v0x7fad99e2cb90_0 .var "log2", 31 0;
v0x7fad99e2cc20_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de1.xinst_k1.log2 ;
    %load/vec4 v0x7fad99e2cc20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e2cc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e2cb90_0, 0, 32;
T_26.52 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e2cc20_0;
    %cmp/u;
    %jmp/0xz T_26.53, 5;
    %load/vec4 v0x7fad99e2cc20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e2cc20_0, 0, 32;
    %load/vec4 v0x7fad99e2cb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e2cb90_0, 0, 32;
    %jmp T_26.52;
T_26.53 ;
    %end;
S_0x7fad99e2de70 .scope module, "uut_de2" "data_extract" 3 52, 10 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 1 "rc"
    .port_info 2 /OUTPUT 3 "regime"
    .port_info 3 /OUTPUT 4 "exp"
    .port_info 4 /OUTPUT 4 "mant"
    .port_info 5 /OUTPUT 3 "Lshift"
P_0x7fad99e2e020 .param/l "Bs" 0 10 13, C4<00000000000000000000000000000011>;
P_0x7fad99e2e060 .param/l "N" 0 10 12, +C4<00000000000000000000000000001000>;
P_0x7fad99e2e0a0 .param/l "es" 0 10 14, +C4<00000000000000000000000000000100>;
L_0x7fad99dee3d0 .functor BUFZ 8, L_0x7fad99db8f40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fad99e3ce80_0 .net "Lshift", 2 0, L_0x7fad99dc5d50;  alias, 1 drivers
v0x7fad99e3cf40_0 .net *"_s11", 5 0, L_0x7fad99dafab0;  1 drivers
L_0x10645c6c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3cfe0_0 .net/2u *"_s12", 1 0, L_0x10645c6c8;  1 drivers
v0x7fad99e3d0a0_0 .net *"_s17", 0 0, L_0x7fad99de5280;  1 drivers
v0x7fad99e3d150_0 .net *"_s21", 0 0, L_0x7fad99dc9890;  1 drivers
L_0x10645c710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3d240_0 .net/2u *"_s22", 2 0, L_0x10645c710;  1 drivers
v0x7fad99e3d2f0_0 .net *"_s24", 2 0, L_0x7fad99dc9930;  1 drivers
v0x7fad99e3d3a0_0 .net *"_s29", 5 0, L_0x7fad99d85660;  1 drivers
L_0x10645c830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3d450_0 .net/2u *"_s30", 1 0, L_0x10645c830;  1 drivers
v0x7fad99e3d560_0 .net *"_s5", 6 0, L_0x7fad99db23c0;  1 drivers
L_0x10645c5a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3d610_0 .net/2u *"_s6", 0 0, L_0x10645c5a8;  1 drivers
v0x7fad99e3d6c0_0 .net "exp", 3 0, L_0x7fad99d858c0;  alias, 1 drivers
v0x7fad99e3d770_0 .net "in", 7 0, L_0x7fad99db8f40;  alias, 1 drivers
v0x7fad99e3d820_0 .net "k0", 2 0, L_0x7fad99db3700;  1 drivers
v0x7fad99e3d8c0_0 .net "k1", 2 0, L_0x7fad99dc6d60;  1 drivers
v0x7fad99e3d9a0_0 .net "mant", 3 0, L_0x7fad99d85a10;  alias, 1 drivers
v0x7fad99e3da30_0 .net "rc", 0 0, L_0x7fad99dee440;  alias, 1 drivers
v0x7fad99e3dbc0_0 .net "regime", 2 0, L_0x7fad99dcad30;  alias, 1 drivers
v0x7fad99e3dc60_0 .net "xin", 7 0, L_0x7fad99dee3d0;  1 drivers
v0x7fad99e3dd10_0 .net "xin_tmp", 7 0, L_0x7fad99de06f0;  1 drivers
L_0x7fad99dee440 .part L_0x7fad99dee3d0, 6, 1;
L_0x7fad99db23c0 .part L_0x7fad99dee3d0, 0, 7;
L_0x7fad99db2460 .concat [ 1 7 0 0], L_0x10645c5a8, L_0x7fad99db23c0;
L_0x7fad99dafab0 .part L_0x7fad99dee3d0, 0, 6;
L_0x7fad99db0650 .concat [ 2 6 0 0], L_0x10645c6c8, L_0x7fad99dafab0;
L_0x7fad99de5280 .part L_0x7fad99dee3d0, 6, 1;
L_0x7fad99dcad30 .functor MUXZ 3, L_0x7fad99db3700, L_0x7fad99dc6d60, L_0x7fad99de5280, C4<>;
L_0x7fad99dc9890 .part L_0x7fad99dee3d0, 6, 1;
L_0x7fad99dc9930 .arith/sum 3, L_0x7fad99dc6d60, L_0x10645c710;
L_0x7fad99dc5d50 .functor MUXZ 3, L_0x7fad99db3700, L_0x7fad99dc9930, L_0x7fad99dc9890, C4<>;
L_0x7fad99d85660 .part L_0x7fad99dee3d0, 0, 6;
L_0x7fad99d85760 .concat [ 2 6 0 0], L_0x10645c830, L_0x7fad99d85660;
L_0x7fad99d858c0 .part L_0x7fad99de06f0, 4, 4;
L_0x7fad99d85a10 .part L_0x7fad99de06f0, 0, 4;
S_0x7fad99e2e320 .scope function, "log2" "log2" 10 3, 10 3 0, S_0x7fad99e2de70;
 .timescale -9 -12;
v0x7fad99e2e4d0_0 .var "log2", 31 0;
v0x7fad99e2e590_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.log2 ;
    %load/vec4 v0x7fad99e2e590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e2e590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e2e4d0_0, 0, 32;
T_27.54 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e2e590_0;
    %cmp/u;
    %jmp/0xz T_27.55, 5;
    %load/vec4 v0x7fad99e2e590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e2e590_0, 0, 32;
    %load/vec4 v0x7fad99e2e4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e2e4d0_0, 0, 32;
    %jmp T_27.54;
T_27.55 ;
    %end;
S_0x7fad99e2e630 .scope module, "ls" "DSR_left_N_S" 10 31, 4 1 0, S_0x7fad99e2de70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 8 "c"
P_0x7fad99e2e790 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x7fad99e2e7d0 .param/l "S" 0 4 3, C4<00000000000000000000000000000011>;
L_0x7fad99de06f0 .functor BUFZ 8, L_0x7fad99de9420, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fad99e2f390_0 .net *"_s4", 0 0, L_0x7fad99de94c0;  1 drivers
v0x7fad99e2f450_0 .net *"_s5", 7 0, L_0x7fad99ded510;  1 drivers
v0x7fad99e2f500_0 .net *"_s7", 6 0, L_0x7fad99ded470;  1 drivers
L_0x10645c7e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2f5c0_0 .net *"_s9", 0 0, L_0x10645c7e8;  1 drivers
v0x7fad99e2f670_0 .net "a", 7 0, L_0x7fad99d85760;  1 drivers
v0x7fad99e2f760_0 .net "b", 2 0, L_0x7fad99dc5d50;  alias, 1 drivers
v0x7fad99e2f810_0 .net "c", 7 0, L_0x7fad99de06f0;  alias, 1 drivers
v0x7fad99e2f8c0 .array "tmp", 0 2;
v0x7fad99e2f8c0_0 .net v0x7fad99e2f8c0 0, 7 0, L_0x7fad99de0590; 1 drivers
v0x7fad99e2f8c0_1 .net v0x7fad99e2f8c0 1, 7 0, L_0x7fad99db4d10; 1 drivers
v0x7fad99e2f8c0_2 .net v0x7fad99e2f8c0 2, 7 0, L_0x7fad99de9420; 1 drivers
L_0x7fad99dc5df0 .part L_0x7fad99dc5d50, 1, 1;
L_0x7fad99db8cc0 .part L_0x7fad99dc5d50, 2, 1;
L_0x7fad99de94c0 .part L_0x7fad99dc5d50, 0, 1;
L_0x7fad99ded470 .part L_0x7fad99d85760, 0, 7;
L_0x7fad99ded510 .concat [ 1 7 0 0], L_0x10645c7e8, L_0x7fad99ded470;
L_0x7fad99de0590 .functor MUXZ 8, L_0x7fad99d85760, L_0x7fad99ded510, L_0x7fad99de94c0, C4<>;
S_0x7fad99e2e9c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 12, 4 12 0, S_0x7fad99e2e630;
 .timescale -9 -12;
P_0x7fad99e2eb70 .param/l "i" 0 4 12, +C4<01>;
v0x7fad99e2ec10_0 .net *"_s1", 0 0, L_0x7fad99dc5df0;  1 drivers
v0x7fad99e2eca0_0 .net *"_s3", 7 0, L_0x7fad99db4c70;  1 drivers
v0x7fad99e2ed30_0 .net *"_s5", 5 0, L_0x7fad99dba1e0;  1 drivers
L_0x10645c758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2edc0_0 .net *"_s7", 1 0, L_0x10645c758;  1 drivers
L_0x7fad99dba1e0 .part L_0x7fad99de0590, 0, 6;
L_0x7fad99db4c70 .concat [ 2 6 0 0], L_0x10645c758, L_0x7fad99dba1e0;
L_0x7fad99db4d10 .functor MUXZ 8, L_0x7fad99de0590, L_0x7fad99db4c70, L_0x7fad99dc5df0, C4<>;
S_0x7fad99e2ee60 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 12, 4 12 0, S_0x7fad99e2e630;
 .timescale -9 -12;
P_0x7fad99e2f030 .param/l "i" 0 4 12, +C4<010>;
v0x7fad99e2f0c0_0 .net *"_s1", 0 0, L_0x7fad99db8cc0;  1 drivers
v0x7fad99e2f170_0 .net *"_s3", 7 0, L_0x7fad99dee910;  1 drivers
v0x7fad99e2f220_0 .net *"_s5", 3 0, L_0x7fad99db8d60;  1 drivers
L_0x10645c7a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fad99e2f2e0_0 .net *"_s7", 3 0, L_0x10645c7a0;  1 drivers
L_0x7fad99db8d60 .part L_0x7fad99db4d10, 0, 4;
L_0x7fad99dee910 .concat [ 4 4 0 0], L_0x10645c7a0, L_0x7fad99db8d60;
L_0x7fad99de9420 .functor MUXZ 8, L_0x7fad99db4d10, L_0x7fad99dee910, L_0x7fad99db8cc0, C4<>;
S_0x7fad99e2f9e0 .scope module, "xinst_k0" "LOD_N" 10 24, 6 1 0, S_0x7fad99e2de70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
P_0x7fad99e2fb90 .param/l "N" 0 6 12, +C4<00000000000000000000000000001000>;
P_0x7fad99e2fbd0 .param/l "S" 0 6 13, C4<00000000000000000000000000000011>;
v0x7fad99e361e0_0 .net "in", 7 0, L_0x7fad99db2460;  1 drivers
v0x7fad99e362b0_0 .net "out", 2 0, L_0x7fad99db3700;  alias, 1 drivers
v0x7fad99e36360_0 .net "vld", 0 0, L_0x7fad99dafc80;  1 drivers
S_0x7fad99e2fd80 .scope module, "l1" "LOD" 6 18, 6 22 0, S_0x7fad99e2f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e2fc50 .param/l "N" 0 6 34, +C4<00000000000000000000000000001000>;
P_0x7fad99e2fc90 .param/l "S" 0 6 35, C4<00000000000000000000000000000011>;
v0x7fad99e35c70_0 .net "in", 7 0, L_0x7fad99db2460;  alias, 1 drivers
v0x7fad99e35d30_0 .net "out", 2 0, L_0x7fad99db3700;  alias, 1 drivers
v0x7fad99e35de0_0 .net "vld", 0 0, L_0x7fad99dafc80;  alias, 1 drivers
L_0x7fad99dd3460 .part L_0x7fad99db2460, 0, 4;
L_0x7fad99dc2730 .part L_0x7fad99db2460, 4, 4;
S_0x7fad99e300f0 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e2fd80;
 .timescale -9 -12;
L_0x7fad99dafc80 .functor OR 1, L_0x7fad9c00b5e0, L_0x7fad99dd0120, C4<0>, C4<0>;
L_0x10645c560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e35480_0 .net/2u *"_s4", 0 0, L_0x10645c560;  1 drivers
v0x7fad99e35540_0 .net *"_s6", 2 0, L_0x7fad99dafcf0;  1 drivers
v0x7fad99e355e0_0 .net *"_s8", 2 0, L_0x7fad99db6160;  1 drivers
v0x7fad99e35690_0 .net "out_h", 1 0, L_0x7fad99dc28c0;  1 drivers
v0x7fad99e35750_0 .net "out_l", 1 0, L_0x7fad99dde450;  1 drivers
v0x7fad99e35820_0 .net "out_vh", 0 0, L_0x7fad99dd0120;  1 drivers
v0x7fad99e358d0_0 .net "out_vl", 0 0, L_0x7fad9c00b5e0;  1 drivers
L_0x7fad99dafcf0 .concat [ 2 1 0 0], L_0x7fad99dc28c0, L_0x10645c560;
L_0x7fad99db6160 .concat [ 2 1 0 0], L_0x7fad99dde450, L_0x7fad9c00b5e0;
L_0x7fad99db3700 .functor MUXZ 3, L_0x7fad99db6160, L_0x7fad99dafcf0, L_0x7fad99dd0120, C4<>;
S_0x7fad99e302b0 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e300f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e2ff80 .param/l "N" 0 6 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e2ffc0 .param/l "S" 0 6 35, C4<00000000000000000000000000000010>;
v0x7fad99e32900_0 .net "in", 3 0, L_0x7fad99dc2730;  1 drivers
v0x7fad99e329c0_0 .net "out", 1 0, L_0x7fad99dc28c0;  alias, 1 drivers
v0x7fad99e32a70_0 .net "vld", 0 0, L_0x7fad99dd0120;  alias, 1 drivers
L_0x7fad99dc83e0 .part L_0x7fad99dc2730, 0, 2;
L_0x7fad99dc4ae0 .part L_0x7fad99dc2730, 2, 2;
S_0x7fad99e30620 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e302b0;
 .timescale -9 -12;
L_0x7fad99dd0120 .functor OR 1, L_0x7fad99dd3500, L_0x7fad99dc7040, C4<0>, C4<0>;
L_0x10645c518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e32110_0 .net/2u *"_s4", 0 0, L_0x10645c518;  1 drivers
v0x7fad99e321d0_0 .net *"_s6", 1 0, L_0x7fad99dcea30;  1 drivers
v0x7fad99e32270_0 .net *"_s8", 1 0, L_0x7fad99dcead0;  1 drivers
v0x7fad99e32320_0 .net "out_h", 0 0, L_0x7fad99dc4880;  1 drivers
v0x7fad99e323e0_0 .net "out_l", 0 0, L_0x7fad99dc2f20;  1 drivers
v0x7fad99e324b0_0 .net "out_vh", 0 0, L_0x7fad99dc7040;  1 drivers
v0x7fad99e32560_0 .net "out_vl", 0 0, L_0x7fad99dd3500;  1 drivers
L_0x7fad99dcea30 .concat [ 1 1 0 0], L_0x7fad99dc4880, L_0x10645c518;
L_0x7fad99dcead0 .concat [ 1 1 0 0], L_0x7fad99dc2f20, L_0x7fad99dd3500;
L_0x7fad99dc28c0 .functor MUXZ 2, L_0x7fad99dcead0, L_0x7fad99dcea30, L_0x7fad99dc7040, C4<>;
S_0x7fad99e307e0 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e30620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e304b0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e304f0 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e311e0_0 .net "in", 1 0, L_0x7fad99dc4ae0;  1 drivers
v0x7fad99e312a0_0 .net "out", 0 0, L_0x7fad99dc4880;  alias, 1 drivers
v0x7fad99e31350_0 .net "vld", 0 0, L_0x7fad99dc7040;  alias, 1 drivers
L_0x7fad99dc85a0 .part L_0x7fad99dc4ae0, 1, 1;
L_0x7fad99dc47e0 .part L_0x7fad99dc4ae0, 0, 1;
S_0x7fad99e30b50 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e307e0;
 .timescale -9 -12;
L_0x7fad99dc8640 .functor NOT 1, L_0x7fad99dc85a0, C4<0>, C4<0>, C4<0>;
L_0x7fad99dc4880 .functor AND 1, L_0x7fad99dc8640, L_0x7fad99dc47e0, C4<1>, C4<1>;
v0x7fad99e30d10_0 .net *"_s2", 0 0, L_0x7fad99dc85a0;  1 drivers
v0x7fad99e30dd0_0 .net *"_s3", 0 0, L_0x7fad99dc8640;  1 drivers
v0x7fad99e30e70_0 .net *"_s5", 0 0, L_0x7fad99dc47e0;  1 drivers
L_0x7fad99dc7040 .reduce/or L_0x7fad99dc4ae0;
S_0x7fad99e30f00 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e307e0;
 .timescale -9 -12;
v0x7fad99e310b0_0 .var "log2", 31 0;
v0x7fad99e31140_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.l1.genblk4.h.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e31140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e31140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e310b0_0, 0, 32;
T_28.56 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e31140_0;
    %cmp/u;
    %jmp/0xz T_28.57, 5;
    %load/vec4 v0x7fad99e31140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e31140_0, 0, 32;
    %load/vec4 v0x7fad99e310b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e310b0_0, 0, 32;
    %jmp T_28.56;
T_28.57 ;
    %end;
S_0x7fad99e31450 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e30620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e31610 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e31650 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e31ea0_0 .net "in", 1 0, L_0x7fad99dc83e0;  1 drivers
v0x7fad99e31f60_0 .net "out", 0 0, L_0x7fad99dc2f20;  alias, 1 drivers
v0x7fad99e32010_0 .net "vld", 0 0, L_0x7fad99dd3500;  alias, 1 drivers
L_0x7fad99dd32d0 .part L_0x7fad99dc83e0, 1, 1;
L_0x7fad99dc2e80 .part L_0x7fad99dc83e0, 0, 1;
S_0x7fad99e31820 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e31450;
 .timescale -9 -12;
L_0x7fad99dd33b0 .functor NOT 1, L_0x7fad99dd32d0, C4<0>, C4<0>, C4<0>;
L_0x7fad99dc2f20 .functor AND 1, L_0x7fad99dd33b0, L_0x7fad99dc2e80, C4<1>, C4<1>;
v0x7fad99e319d0_0 .net *"_s2", 0 0, L_0x7fad99dd32d0;  1 drivers
v0x7fad99e31a90_0 .net *"_s3", 0 0, L_0x7fad99dd33b0;  1 drivers
v0x7fad99e31b30_0 .net *"_s5", 0 0, L_0x7fad99dc2e80;  1 drivers
L_0x7fad99dd3500 .reduce/or L_0x7fad99dc83e0;
S_0x7fad99e31bc0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e31450;
 .timescale -9 -12;
v0x7fad99e31d70_0 .var "log2", 31 0;
v0x7fad99e31e00_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.l1.genblk4.h.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e31e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e31e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e31d70_0, 0, 32;
T_29.58 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e31e00_0;
    %cmp/u;
    %jmp/0xz T_29.59, 5;
    %load/vec4 v0x7fad99e31e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e31e00_0, 0, 32;
    %load/vec4 v0x7fad99e31d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e31d70_0, 0, 32;
    %jmp T_29.58;
T_29.59 ;
    %end;
S_0x7fad99e32610 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e302b0;
 .timescale -9 -12;
v0x7fad99e327c0_0 .var "log2", 31 0;
v0x7fad99e32850_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.l1.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e32850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e32850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e327c0_0, 0, 32;
T_30.60 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e32850_0;
    %cmp/u;
    %jmp/0xz T_30.61, 5;
    %load/vec4 v0x7fad99e32850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e32850_0, 0, 32;
    %load/vec4 v0x7fad99e327c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e327c0_0, 0, 32;
    %jmp T_30.60;
T_30.61 ;
    %end;
S_0x7fad99e32b70 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e300f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e32d30 .param/l "N" 0 6 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e32d70 .param/l "S" 0 6 35, C4<00000000000000000000000000000010>;
v0x7fad99e35210_0 .net "in", 3 0, L_0x7fad99dd3460;  1 drivers
v0x7fad99e352d0_0 .net "out", 1 0, L_0x7fad99dde450;  alias, 1 drivers
v0x7fad99e35380_0 .net "vld", 0 0, L_0x7fad9c00b5e0;  alias, 1 drivers
L_0x7fad9c008260 .part L_0x7fad99dd3460, 0, 2;
L_0x7fad99dd37a0 .part L_0x7fad99dd3460, 2, 2;
S_0x7fad99e32f40 .scope generate, "genblk4" "genblk4" 6 47, 6 47 0, S_0x7fad99e32b70;
 .timescale -9 -12;
L_0x7fad9c00b5e0 .functor OR 1, L_0x7fad99deb990, L_0x7fad99de2410, C4<0>, C4<0>;
L_0x10645c4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e34a20_0 .net/2u *"_s4", 0 0, L_0x10645c4d0;  1 drivers
v0x7fad99e34ae0_0 .net *"_s6", 1 0, L_0x7fad9c00b650;  1 drivers
v0x7fad99e34b80_0 .net *"_s8", 1 0, L_0x7fad99daaf00;  1 drivers
v0x7fad99e34c30_0 .net "out_h", 0 0, L_0x7fad99daa880;  1 drivers
v0x7fad99e34cf0_0 .net "out_l", 0 0, L_0x7fad99da94a0;  1 drivers
v0x7fad99e34dc0_0 .net "out_vh", 0 0, L_0x7fad99de2410;  1 drivers
v0x7fad99e34e70_0 .net "out_vl", 0 0, L_0x7fad99deb990;  1 drivers
L_0x7fad9c00b650 .concat [ 1 1 0 0], L_0x7fad99daa880, L_0x10645c4d0;
L_0x7fad99daaf00 .concat [ 1 1 0 0], L_0x7fad99da94a0, L_0x7fad99deb990;
L_0x7fad99dde450 .functor MUXZ 2, L_0x7fad99daaf00, L_0x7fad9c00b650, L_0x7fad99de2410, C4<>;
S_0x7fad99e330f0 .scope module, "h" "LOD" 6 54, 6 22 0, S_0x7fad99e32f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e32df0 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e32e30 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e33af0_0 .net "in", 1 0, L_0x7fad99dd37a0;  1 drivers
v0x7fad99e33bb0_0 .net "out", 0 0, L_0x7fad99daa880;  alias, 1 drivers
v0x7fad99e33c60_0 .net "vld", 0 0, L_0x7fad99de2410;  alias, 1 drivers
L_0x7fad99de24b0 .part L_0x7fad99dd37a0, 1, 1;
L_0x7fad99df3b90 .part L_0x7fad99dd37a0, 0, 1;
S_0x7fad99e33460 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e330f0;
 .timescale -9 -12;
L_0x7fad99df3ae0 .functor NOT 1, L_0x7fad99de24b0, C4<0>, C4<0>, C4<0>;
L_0x7fad99daa880 .functor AND 1, L_0x7fad99df3ae0, L_0x7fad99df3b90, C4<1>, C4<1>;
v0x7fad99e33620_0 .net *"_s2", 0 0, L_0x7fad99de24b0;  1 drivers
v0x7fad99e336e0_0 .net *"_s3", 0 0, L_0x7fad99df3ae0;  1 drivers
v0x7fad99e33780_0 .net *"_s5", 0 0, L_0x7fad99df3b90;  1 drivers
L_0x7fad99de2410 .reduce/or L_0x7fad99dd37a0;
S_0x7fad99e33810 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e330f0;
 .timescale -9 -12;
v0x7fad99e339c0_0 .var "log2", 31 0;
v0x7fad99e33a50_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.l1.genblk4.l.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e33a50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e33a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e339c0_0, 0, 32;
T_31.62 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e33a50_0;
    %cmp/u;
    %jmp/0xz T_31.63, 5;
    %load/vec4 v0x7fad99e33a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e33a50_0, 0, 32;
    %load/vec4 v0x7fad99e339c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e339c0_0, 0, 32;
    %jmp T_31.62;
T_31.63 ;
    %end;
S_0x7fad99e33d60 .scope module, "l" "LOD" 6 53, 6 22 0, S_0x7fad99e32f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e33f20 .param/l "N" 0 6 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e33f60 .param/l "S" 0 6 35, C4<00000000000000000000000000000001>;
v0x7fad99e347b0_0 .net "in", 1 0, L_0x7fad9c008260;  1 drivers
v0x7fad99e34870_0 .net "out", 0 0, L_0x7fad99da94a0;  alias, 1 drivers
v0x7fad99e34920_0 .net "vld", 0 0, L_0x7fad99deb990;  alias, 1 drivers
L_0x7fad99deba30 .part L_0x7fad9c008260, 1, 1;
L_0x7fad99ded000 .part L_0x7fad9c008260, 0, 1;
S_0x7fad99e34130 .scope generate, "genblk1" "genblk1" 6 42, 6 42 0, S_0x7fad99e33d60;
 .timescale -9 -12;
L_0x7fad99decf50 .functor NOT 1, L_0x7fad99deba30, C4<0>, C4<0>, C4<0>;
L_0x7fad99da94a0 .functor AND 1, L_0x7fad99decf50, L_0x7fad99ded000, C4<1>, C4<1>;
v0x7fad99e342e0_0 .net *"_s2", 0 0, L_0x7fad99deba30;  1 drivers
v0x7fad99e343a0_0 .net *"_s3", 0 0, L_0x7fad99decf50;  1 drivers
v0x7fad99e34440_0 .net *"_s5", 0 0, L_0x7fad99ded000;  1 drivers
L_0x7fad99deb990 .reduce/or L_0x7fad9c008260;
S_0x7fad99e344d0 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e33d60;
 .timescale -9 -12;
v0x7fad99e34680_0 .var "log2", 31 0;
v0x7fad99e34710_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.l1.genblk4.l.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e34710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e34710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e34680_0, 0, 32;
T_32.64 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e34710_0;
    %cmp/u;
    %jmp/0xz T_32.65, 5;
    %load/vec4 v0x7fad99e34710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e34710_0, 0, 32;
    %load/vec4 v0x7fad99e34680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e34680_0, 0, 32;
    %jmp T_32.64;
T_32.65 ;
    %end;
S_0x7fad99e34f20 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e32b70;
 .timescale -9 -12;
v0x7fad99e350d0_0 .var "log2", 31 0;
v0x7fad99e35160_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.l1.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e35160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e35160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e350d0_0, 0, 32;
T_33.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e35160_0;
    %cmp/u;
    %jmp/0xz T_33.67, 5;
    %load/vec4 v0x7fad99e35160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e35160_0, 0, 32;
    %load/vec4 v0x7fad99e350d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e350d0_0, 0, 32;
    %jmp T_33.66;
T_33.67 ;
    %end;
S_0x7fad99e35980 .scope function, "log2" "log2" 6 24, 6 24 0, S_0x7fad99e2fd80;
 .timescale -9 -12;
v0x7fad99e35b30_0 .var "log2", 31 0;
v0x7fad99e35bc0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.l1.log2 ;
    %load/vec4 v0x7fad99e35bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e35bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e35b30_0, 0, 32;
T_34.68 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e35bc0_0;
    %cmp/u;
    %jmp/0xz T_34.69, 5;
    %load/vec4 v0x7fad99e35bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e35bc0_0, 0, 32;
    %load/vec4 v0x7fad99e35b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e35b30_0, 0, 32;
    %jmp T_34.68;
T_34.69 ;
    %end;
S_0x7fad99e35ee0 .scope function, "log2" "log2" 6 3, 6 3 0, S_0x7fad99e2f9e0;
 .timescale -9 -12;
v0x7fad99e360a0_0 .var "log2", 31 0;
v0x7fad99e36130_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k0.log2 ;
    %load/vec4 v0x7fad99e36130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e36130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e360a0_0, 0, 32;
T_35.70 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e36130_0;
    %cmp/u;
    %jmp/0xz T_35.71, 5;
    %load/vec4 v0x7fad99e36130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e36130_0, 0, 32;
    %load/vec4 v0x7fad99e360a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e360a0_0, 0, 32;
    %jmp T_35.70;
T_35.71 ;
    %end;
S_0x7fad99e36430 .scope module, "xinst_k1" "LZD_N" 10 25, 11 1 0, S_0x7fad99e2de70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
P_0x7fad99e365e0 .param/l "N" 0 11 12, +C4<00000000000000000000000000001000>;
P_0x7fad99e36620 .param/l "S" 0 11 13, C4<00000000000000000000000000000011>;
v0x7fad99e3cc30_0 .net "in", 7 0, L_0x7fad99db0650;  1 drivers
v0x7fad99e3cd00_0 .net "out", 2 0, L_0x7fad99dc6d60;  alias, 1 drivers
v0x7fad99e3cdb0_0 .net "vld", 0 0, L_0x7fad99dfbf40;  1 drivers
S_0x7fad99e367d0 .scope module, "l1" "LZD" 11 18, 11 22 0, S_0x7fad99e36430;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /OUTPUT 3 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e366a0 .param/l "N" 0 11 34, +C4<00000000000000000000000000001000>;
P_0x7fad99e366e0 .param/l "S" 0 11 35, C4<00000000000000000000000000000011>;
v0x7fad99e3c6c0_0 .net "in", 7 0, L_0x7fad99db0650;  alias, 1 drivers
v0x7fad99e3c780_0 .net "out", 2 0, L_0x7fad99dc6d60;  alias, 1 drivers
v0x7fad99e3c830_0 .net "vld", 0 0, L_0x7fad99dfbf40;  alias, 1 drivers
L_0x7fad9c004d80 .part L_0x7fad99db0650, 0, 4;
L_0x7fad99dfbea0 .part L_0x7fad99db0650, 4, 4;
S_0x7fad99e36b40 .scope generate, "genblk4" "genblk4" 11 47, 11 47 0, S_0x7fad99e367d0;
 .timescale -9 -12;
L_0x7fad99dfbf40 .functor OR 1, L_0x7fad99debf00, L_0x7fad99de6b40, C4<0>, C4<0>;
L_0x10645c680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3bed0_0 .net/2u *"_s4", 0 0, L_0x10645c680;  1 drivers
v0x7fad99e3bf90_0 .net *"_s6", 2 0, L_0x7fad99dfa720;  1 drivers
v0x7fad99e3c030_0 .net *"_s8", 2 0, L_0x7fad99dfa7c0;  1 drivers
v0x7fad99e3c0e0_0 .net "out_h", 1 0, L_0x7fad99da9fa0;  1 drivers
v0x7fad99e3c1a0_0 .net "out_l", 1 0, L_0x7fad9c0063f0;  1 drivers
v0x7fad99e3c270_0 .net "out_vh", 0 0, L_0x7fad99de6b40;  1 drivers
v0x7fad99e3c320_0 .net "out_vl", 0 0, L_0x7fad99debf00;  1 drivers
L_0x7fad99dfa720 .concat [ 2 1 0 0], L_0x7fad99da9fa0, L_0x10645c680;
L_0x7fad99dfa7c0 .concat [ 2 1 0 0], L_0x7fad9c0063f0, L_0x7fad99debf00;
L_0x7fad99dc6d60 .functor MUXZ 3, L_0x7fad99dfa7c0, L_0x7fad99dfa720, L_0x7fad99de6b40, C4<>;
S_0x7fad99e36d00 .scope module, "h" "LZD" 11 55, 11 22 0, S_0x7fad99e36b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e369d0 .param/l "N" 0 11 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e36a10 .param/l "S" 0 11 35, C4<00000000000000000000000000000010>;
v0x7fad99e39350_0 .net "in", 3 0, L_0x7fad99dfbea0;  1 drivers
v0x7fad99e39410_0 .net "out", 1 0, L_0x7fad99da9fa0;  alias, 1 drivers
v0x7fad99e394c0_0 .net "vld", 0 0, L_0x7fad99de6b40;  alias, 1 drivers
L_0x7fad99da98f0 .part L_0x7fad99dfbea0, 0, 2;
L_0x7fad99db0300 .part L_0x7fad99dfbea0, 2, 2;
S_0x7fad99e37070 .scope generate, "genblk4" "genblk4" 11 47, 11 47 0, S_0x7fad99e36d00;
 .timescale -9 -12;
L_0x7fad99de6b40 .functor OR 1, L_0x7fad9c004e20, L_0x7fad99da9990, C4<0>, C4<0>;
L_0x10645c638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e38b60_0 .net/2u *"_s4", 0 0, L_0x10645c638;  1 drivers
v0x7fad99e38c20_0 .net *"_s6", 1 0, L_0x7fad99de6bf0;  1 drivers
v0x7fad99e38cc0_0 .net *"_s8", 1 0, L_0x7fad99deabd0;  1 drivers
v0x7fad99e38d70_0 .net "out_h", 0 0, L_0x7fad99db6450;  1 drivers
v0x7fad99e38e30_0 .net "out_l", 0 0, L_0x7fad99da9b30;  1 drivers
v0x7fad99e38f00_0 .net "out_vh", 0 0, L_0x7fad99da9990;  1 drivers
v0x7fad99e38fb0_0 .net "out_vl", 0 0, L_0x7fad9c004e20;  1 drivers
L_0x7fad99de6bf0 .concat [ 1 1 0 0], L_0x7fad99db6450, L_0x10645c638;
L_0x7fad99deabd0 .concat [ 1 1 0 0], L_0x7fad99da9b30, L_0x7fad9c004e20;
L_0x7fad99da9fa0 .functor MUXZ 2, L_0x7fad99deabd0, L_0x7fad99de6bf0, L_0x7fad99da9990, C4<>;
S_0x7fad99e37230 .scope module, "h" "LZD" 11 55, 11 22 0, S_0x7fad99e37070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e36f00 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e36f40 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e37c30_0 .net "in", 1 0, L_0x7fad99db0300;  1 drivers
v0x7fad99e37cf0_0 .net "out", 0 0, L_0x7fad99db6450;  alias, 1 drivers
v0x7fad99e37da0_0 .net "vld", 0 0, L_0x7fad99da9990;  alias, 1 drivers
L_0x7fad99dc3470 .part L_0x7fad99db0300, 1, 1;
L_0x7fad99dc3510 .part L_0x7fad99db0300, 0, 1;
S_0x7fad99e375a0 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e37230;
 .timescale -9 -12;
L_0x7fad99db63e0 .functor NOT 1, L_0x7fad99dc3510, C4<0>, C4<0>, C4<0>;
L_0x7fad99db6450 .functor AND 1, L_0x7fad99dc3470, L_0x7fad99db63e0, C4<1>, C4<1>;
v0x7fad99e37760_0 .net *"_s2", 0 0, L_0x7fad99dc3470;  1 drivers
v0x7fad99e37820_0 .net *"_s3", 0 0, L_0x7fad99dc3510;  1 drivers
v0x7fad99e378c0_0 .net *"_s4", 0 0, L_0x7fad99db63e0;  1 drivers
L_0x7fad99da9990 .reduce/nand L_0x7fad99db0300;
S_0x7fad99e37950 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e37230;
 .timescale -9 -12;
v0x7fad99e37b00_0 .var "log2", 31 0;
v0x7fad99e37b90_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.l1.genblk4.h.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e37b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e37b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e37b00_0, 0, 32;
T_36.72 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e37b90_0;
    %cmp/u;
    %jmp/0xz T_36.73, 5;
    %load/vec4 v0x7fad99e37b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e37b90_0, 0, 32;
    %load/vec4 v0x7fad99e37b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e37b00_0, 0, 32;
    %jmp T_36.72;
T_36.73 ;
    %end;
S_0x7fad99e37ea0 .scope module, "l" "LZD" 11 54, 11 22 0, S_0x7fad99e37070;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e38060 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e380a0 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e388f0_0 .net "in", 1 0, L_0x7fad99da98f0;  1 drivers
v0x7fad99e389b0_0 .net "out", 0 0, L_0x7fad99da9b30;  alias, 1 drivers
v0x7fad99e38a60_0 .net "vld", 0 0, L_0x7fad9c004e20;  alias, 1 drivers
L_0x7fad99ddf0a0 .part L_0x7fad99da98f0, 1, 1;
L_0x7fad99df1c70 .part L_0x7fad99da98f0, 0, 1;
S_0x7fad99e38270 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e37ea0;
 .timescale -9 -12;
L_0x7fad99df1d10 .functor NOT 1, L_0x7fad99df1c70, C4<0>, C4<0>, C4<0>;
L_0x7fad99da9b30 .functor AND 1, L_0x7fad99ddf0a0, L_0x7fad99df1d10, C4<1>, C4<1>;
v0x7fad99e38420_0 .net *"_s2", 0 0, L_0x7fad99ddf0a0;  1 drivers
v0x7fad99e384e0_0 .net *"_s3", 0 0, L_0x7fad99df1c70;  1 drivers
v0x7fad99e38580_0 .net *"_s4", 0 0, L_0x7fad99df1d10;  1 drivers
L_0x7fad9c004e20 .reduce/nand L_0x7fad99da98f0;
S_0x7fad99e38610 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e37ea0;
 .timescale -9 -12;
v0x7fad99e387c0_0 .var "log2", 31 0;
v0x7fad99e38850_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.l1.genblk4.h.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e38850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e38850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e387c0_0, 0, 32;
T_37.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e38850_0;
    %cmp/u;
    %jmp/0xz T_37.75, 5;
    %load/vec4 v0x7fad99e38850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e38850_0, 0, 32;
    %load/vec4 v0x7fad99e387c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e387c0_0, 0, 32;
    %jmp T_37.74;
T_37.75 ;
    %end;
S_0x7fad99e39060 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e36d00;
 .timescale -9 -12;
v0x7fad99e39210_0 .var "log2", 31 0;
v0x7fad99e392a0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.l1.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e392a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e392a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e39210_0, 0, 32;
T_38.76 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e392a0_0;
    %cmp/u;
    %jmp/0xz T_38.77, 5;
    %load/vec4 v0x7fad99e392a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e392a0_0, 0, 32;
    %load/vec4 v0x7fad99e39210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e39210_0, 0, 32;
    %jmp T_38.76;
T_38.77 ;
    %end;
S_0x7fad99e395c0 .scope module, "l" "LZD" 11 54, 11 22 0, S_0x7fad99e36b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 2 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e39780 .param/l "N" 0 11 34, +C4<00000000000000000000000000000100>;
P_0x7fad99e397c0 .param/l "S" 0 11 35, C4<00000000000000000000000000000010>;
v0x7fad99e3bc60_0 .net "in", 3 0, L_0x7fad9c004d80;  1 drivers
v0x7fad99e3bd20_0 .net "out", 1 0, L_0x7fad9c0063f0;  alias, 1 drivers
v0x7fad99e3bdd0_0 .net "vld", 0 0, L_0x7fad99debf00;  alias, 1 drivers
L_0x7fad99dbf4c0 .part L_0x7fad9c004d80, 0, 2;
L_0x7fad99de8130 .part L_0x7fad9c004d80, 2, 2;
S_0x7fad99e39990 .scope generate, "genblk4" "genblk4" 11 47, 11 47 0, S_0x7fad99e395c0;
 .timescale -9 -12;
L_0x7fad99debf00 .functor OR 1, L_0x7fad99db3a00, L_0x7fad99dbde10, C4<0>, C4<0>;
L_0x10645c5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3b470_0 .net/2u *"_s4", 0 0, L_0x10645c5f0;  1 drivers
v0x7fad99e3b530_0 .net *"_s6", 1 0, L_0x7fad99debf70;  1 drivers
v0x7fad99e3b5d0_0 .net *"_s8", 1 0, L_0x7fad99dec180;  1 drivers
v0x7fad99e3b680_0 .net "out_h", 0 0, L_0x7fad99de7ef0;  1 drivers
v0x7fad99e3b740_0 .net "out_l", 0 0, L_0x7fad99db7a40;  1 drivers
v0x7fad99e3b810_0 .net "out_vh", 0 0, L_0x7fad99dbde10;  1 drivers
v0x7fad99e3b8c0_0 .net "out_vl", 0 0, L_0x7fad99db3a00;  1 drivers
L_0x7fad99debf70 .concat [ 1 1 0 0], L_0x7fad99de7ef0, L_0x10645c5f0;
L_0x7fad99dec180 .concat [ 1 1 0 0], L_0x7fad99db7a40, L_0x7fad99db3a00;
L_0x7fad9c0063f0 .functor MUXZ 2, L_0x7fad99dec180, L_0x7fad99debf70, L_0x7fad99dbde10, C4<>;
S_0x7fad99e39b40 .scope module, "h" "LZD" 11 55, 11 22 0, S_0x7fad99e39990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e39840 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e39880 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e3a540_0 .net "in", 1 0, L_0x7fad99de8130;  1 drivers
v0x7fad99e3a600_0 .net "out", 0 0, L_0x7fad99de7ef0;  alias, 1 drivers
v0x7fad99e3a6b0_0 .net "vld", 0 0, L_0x7fad99dbde10;  alias, 1 drivers
L_0x7fad99dbdeb0 .part L_0x7fad99de8130, 1, 1;
L_0x7fad99dea950 .part L_0x7fad99de8130, 0, 1;
S_0x7fad99e39eb0 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e39b40;
 .timescale -9 -12;
L_0x7fad99dea9f0 .functor NOT 1, L_0x7fad99dea950, C4<0>, C4<0>, C4<0>;
L_0x7fad99de7ef0 .functor AND 1, L_0x7fad99dbdeb0, L_0x7fad99dea9f0, C4<1>, C4<1>;
v0x7fad99e3a070_0 .net *"_s2", 0 0, L_0x7fad99dbdeb0;  1 drivers
v0x7fad99e3a130_0 .net *"_s3", 0 0, L_0x7fad99dea950;  1 drivers
v0x7fad99e3a1d0_0 .net *"_s4", 0 0, L_0x7fad99dea9f0;  1 drivers
L_0x7fad99dbde10 .reduce/nand L_0x7fad99de8130;
S_0x7fad99e3a260 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e39b40;
 .timescale -9 -12;
v0x7fad99e3a410_0 .var "log2", 31 0;
v0x7fad99e3a4a0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.l1.genblk4.l.genblk4.h.log2 ;
    %load/vec4 v0x7fad99e3a4a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e3a4a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e3a410_0, 0, 32;
T_39.78 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e3a4a0_0;
    %cmp/u;
    %jmp/0xz T_39.79, 5;
    %load/vec4 v0x7fad99e3a4a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e3a4a0_0, 0, 32;
    %load/vec4 v0x7fad99e3a410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e3a410_0, 0, 32;
    %jmp T_39.78;
T_39.79 ;
    %end;
S_0x7fad99e3a7b0 .scope module, "l" "LZD" 11 54, 11 22 0, S_0x7fad99e39990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /OUTPUT 1 "vld"
P_0x7fad99e3a970 .param/l "N" 0 11 34, +C4<00000000000000000000000000000010>;
P_0x7fad99e3a9b0 .param/l "S" 0 11 35, C4<00000000000000000000000000000001>;
v0x7fad99e3b200_0 .net "in", 1 0, L_0x7fad99dbf4c0;  1 drivers
v0x7fad99e3b2c0_0 .net "out", 0 0, L_0x7fad99db7a40;  alias, 1 drivers
v0x7fad99e3b370_0 .net "vld", 0 0, L_0x7fad99db3a00;  alias, 1 drivers
L_0x7fad99db7750 .part L_0x7fad99dbf4c0, 1, 1;
L_0x7fad99db77f0 .part L_0x7fad99dbf4c0, 0, 1;
S_0x7fad99e3ab80 .scope generate, "genblk1" "genblk1" 11 42, 11 42 0, S_0x7fad99e3a7b0;
 .timescale -9 -12;
L_0x7fad99db79d0 .functor NOT 1, L_0x7fad99db77f0, C4<0>, C4<0>, C4<0>;
L_0x7fad99db7a40 .functor AND 1, L_0x7fad99db7750, L_0x7fad99db79d0, C4<1>, C4<1>;
v0x7fad99e3ad30_0 .net *"_s2", 0 0, L_0x7fad99db7750;  1 drivers
v0x7fad99e3adf0_0 .net *"_s3", 0 0, L_0x7fad99db77f0;  1 drivers
v0x7fad99e3ae90_0 .net *"_s4", 0 0, L_0x7fad99db79d0;  1 drivers
L_0x7fad99db3a00 .reduce/nand L_0x7fad99dbf4c0;
S_0x7fad99e3af20 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e3a7b0;
 .timescale -9 -12;
v0x7fad99e3b0d0_0 .var "log2", 31 0;
v0x7fad99e3b160_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.l1.genblk4.l.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e3b160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e3b160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e3b0d0_0, 0, 32;
T_40.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e3b160_0;
    %cmp/u;
    %jmp/0xz T_40.81, 5;
    %load/vec4 v0x7fad99e3b160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e3b160_0, 0, 32;
    %load/vec4 v0x7fad99e3b0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e3b0d0_0, 0, 32;
    %jmp T_40.80;
T_40.81 ;
    %end;
S_0x7fad99e3b970 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e395c0;
 .timescale -9 -12;
v0x7fad99e3bb20_0 .var "log2", 31 0;
v0x7fad99e3bbb0_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.l1.genblk4.l.log2 ;
    %load/vec4 v0x7fad99e3bbb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e3bbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e3bb20_0, 0, 32;
T_41.82 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e3bbb0_0;
    %cmp/u;
    %jmp/0xz T_41.83, 5;
    %load/vec4 v0x7fad99e3bbb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e3bbb0_0, 0, 32;
    %load/vec4 v0x7fad99e3bb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e3bb20_0, 0, 32;
    %jmp T_41.82;
T_41.83 ;
    %end;
S_0x7fad99e3c3d0 .scope function, "log2" "log2" 11 24, 11 24 0, S_0x7fad99e367d0;
 .timescale -9 -12;
v0x7fad99e3c580_0 .var "log2", 31 0;
v0x7fad99e3c610_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.l1.log2 ;
    %load/vec4 v0x7fad99e3c610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e3c610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e3c580_0, 0, 32;
T_42.84 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e3c610_0;
    %cmp/u;
    %jmp/0xz T_42.85, 5;
    %load/vec4 v0x7fad99e3c610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e3c610_0, 0, 32;
    %load/vec4 v0x7fad99e3c580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e3c580_0, 0, 32;
    %jmp T_42.84;
T_42.85 ;
    %end;
S_0x7fad99e3c930 .scope function, "log2" "log2" 11 3, 11 3 0, S_0x7fad99e36430;
 .timescale -9 -12;
v0x7fad99e3caf0_0 .var "log2", 31 0;
v0x7fad99e3cb80_0 .var "value", 31 0;
TD_posit_adder_8bit_tb_v.uut.uut_de2.xinst_k1.log2 ;
    %load/vec4 v0x7fad99e3cb80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fad99e3cb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad99e3caf0_0, 0, 32;
T_43.86 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fad99e3cb80_0;
    %cmp/u;
    %jmp/0xz T_43.87, 5;
    %load/vec4 v0x7fad99e3cb80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fad99e3cb80_0, 0, 32;
    %load/vec4 v0x7fad99e3caf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad99e3caf0_0, 0, 32;
    %jmp T_43.86;
T_43.87 ;
    %end;
S_0x7fad99e3ddd0 .scope module, "uut_sub1" "sub_N" 3 77, 7 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 4 "c"
P_0x7fad99e3df80 .param/l "N" 0 7 2, C4<00000000000000000000000000000011>;
L_0x10645c908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3e0f0_0 .net/2u *"_s0", 0 0, L_0x10645c908;  1 drivers
v0x7fad99e3e1a0_0 .net *"_s2", 3 0, L_0x7fad99d0a480;  1 drivers
L_0x10645c950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3e240_0 .net/2u *"_s4", 0 0, L_0x10645c950;  1 drivers
v0x7fad99e3e2d0_0 .net *"_s6", 3 0, L_0x7fad99dea380;  1 drivers
v0x7fad99e3e360_0 .net "a", 2 0, L_0x7fad99d11020;  alias, 1 drivers
v0x7fad99e3e430_0 .net "b", 2 0, L_0x7fad99d11140;  alias, 1 drivers
v0x7fad99e3e4e0_0 .net "c", 3 0, L_0x7fad99d0c560;  alias, 1 drivers
L_0x7fad99d0a480 .concat [ 3 1 0 0], L_0x7fad99d11020, L_0x10645c908;
L_0x7fad99dea380 .concat [ 3 1 0 0], L_0x7fad99d11140, L_0x10645c950;
L_0x7fad99d0c560 .arith/sub 4, L_0x7fad99d0a480, L_0x7fad99dea380;
S_0x7fad99e3e5c0 .scope module, "uut_sub2" "sub_N" 3 79, 7 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 4 "c"
P_0x7fad99e3e770 .param/l "N" 0 7 2, C4<00000000000000000000000000000011>;
L_0x10645ca28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3e8e0_0 .net/2u *"_s0", 0 0, L_0x10645ca28;  1 drivers
v0x7fad99e3e9a0_0 .net *"_s2", 3 0, L_0x7fad99d17fa0;  1 drivers
L_0x10645ca70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3ea40_0 .net/2u *"_s4", 0 0, L_0x10645ca70;  1 drivers
v0x7fad99e3ead0_0 .net *"_s6", 3 0, L_0x7fad9c00f290;  1 drivers
v0x7fad99e3eb60_0 .net "a", 2 0, L_0x7fad99d11140;  alias, 1 drivers
v0x7fad99e3ec70_0 .net "b", 2 0, L_0x7fad99d11020;  alias, 1 drivers
v0x7fad99e3ed40_0 .net "c", 3 0, L_0x7fad9c00f330;  alias, 1 drivers
L_0x7fad99d17fa0 .concat [ 3 1 0 0], L_0x7fad99d11140, L_0x10645ca28;
L_0x7fad9c00f290 .concat [ 3 1 0 0], L_0x7fad99d11020, L_0x10645ca70;
L_0x7fad9c00f330 .arith/sub 4, L_0x7fad99d17fa0, L_0x7fad9c00f290;
S_0x7fad99e3ede0 .scope module, "uut_sub_diff" "sub_N" 3 83, 7 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /OUTPUT 9 "c"
P_0x7fad99e3ef90 .param/l "N" 0 7 2, C4<0000000000000000000000000000001000>;
L_0x10645cab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3f010_0 .net/2u *"_s0", 0 0, L_0x10645cab8;  1 drivers
v0x7fad99e3f150_0 .net *"_s2", 8 0, L_0x7fad9c00f6f0;  1 drivers
L_0x10645cb00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3f200_0 .net/2u *"_s4", 0 0, L_0x10645cb00;  1 drivers
v0x7fad99e3f2c0_0 .net *"_s6", 8 0, L_0x7fad9c00f790;  1 drivers
v0x7fad99e3f370_0 .net "a", 7 0, L_0x7fad9c00f9f0;  1 drivers
v0x7fad99e3f460_0 .net "b", 7 0, L_0x7fad9c00fb50;  1 drivers
v0x7fad99e3f510_0 .net "c", 8 0, L_0x7fad9c00f870;  alias, 1 drivers
L_0x7fad9c00f6f0 .concat [ 8 1 0 0], L_0x7fad9c00f9f0, L_0x10645cab8;
L_0x7fad9c00f790 .concat [ 8 1 0 0], L_0x7fad9c00fb50, L_0x10645cb00;
L_0x7fad9c00f870 .arith/sub 9, L_0x7fad9c00f6f0, L_0x7fad9c00f790;
S_0x7fad99e3f5f0 .scope module, "uut_sub_m2" "sub_N" 3 110, 7 1 0, S_0x7fad99e10cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /OUTPUT 9 "c"
P_0x7fad99e3f8a0 .param/l "N" 0 7 2, +C4<00000000000000000000000000001000>;
L_0x10645cd40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3f990_0 .net/2u *"_s0", 0 0, L_0x10645cd40;  1 drivers
v0x7fad99e3fa50_0 .net *"_s2", 8 0, L_0x7fad9c011270;  1 drivers
L_0x10645cd88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad99e3faf0_0 .net/2u *"_s4", 0 0, L_0x10645cd88;  1 drivers
v0x7fad99e3fb80_0 .net *"_s6", 8 0, L_0x7fad9c011350;  1 drivers
v0x7fad99e3fc10_0 .net "a", 7 0, L_0x7fad99dcafb0;  alias, 1 drivers
v0x7fad99e3fce0_0 .net "b", 7 0, L_0x7fad9c010dc0;  alias, 1 drivers
v0x7fad99e3fdb0_0 .net "c", 8 0, L_0x7fad9c011430;  alias, 1 drivers
L_0x7fad9c011270 .concat [ 8 1 0 0], L_0x7fad99dcafb0, L_0x10645cd40;
L_0x7fad9c011350 .concat [ 8 1 0 0], L_0x7fad9c010dc0, L_0x10645cd88;
L_0x7fad9c011430 .arith/sub 9, L_0x7fad9c011270, L_0x7fad9c011350;
    .scope S_0x7fad99e00680;
T_44 ;
    %vpi_call 2 34 "$readmemb", "Pin1_8bit.txt", v0x7fad99dd5800 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x7fad99e00680;
T_45 ;
    %vpi_call 2 35 "$readmemb", "Pin2_8bit.txt", v0x7fad99dd53a0 {0 0 0};
    %end;
    .thread T_45;
    .scope S_0x7fad99e00680;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fad99dae0a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fad99dae130_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad99dd5770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad99dcce00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fad99dd3c00_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad99dcce00_0, 0, 1;
    %delay 655500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad99dcce00_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 53 "$fclose", v0x7fad99df9710_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x7fad99e00680;
T_47 ;
    %delay 5000, 0;
    %load/vec4 v0x7fad99dd5770_0;
    %inv;
    %store/vec4 v0x7fad99dd5770_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fad99e00680;
T_48 ;
    %wait E_0x7fad99e008d0;
    %load/vec4 v0x7fad99dd3c00_0;
    %pad/u 18;
    %subi 1, 0, 18;
    %ix/vec4 4;
    %load/vec4a v0x7fad99dd5800, 4;
    %store/vec4 v0x7fad99dae0a0_0, 0, 8;
    %load/vec4 v0x7fad99dd3c00_0;
    %pad/u 18;
    %subi 1, 0, 18;
    %ix/vec4 4;
    %load/vec4a v0x7fad99dd53a0, 4;
    %store/vec4 v0x7fad99dae130_0, 0, 8;
    %load/vec4 v0x7fad99dd3c00_0;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_48.0, 4;
    %vpi_call 2 63 "$finish" {0 0 0};
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7fad99dd3c00_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7fad99dd3c00_0, 0, 16;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fad99e00680;
T_49 ;
    %vpi_func 2 67 "$fopen" 32, "error_8bit.txt", "wb" {0 0 0};
    %store/vec4 v0x7fad99df9710_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x7fad99e00680;
T_50 ;
    %vpi_call 2 70 "$readmemb", "Pout_8bit_ES4.txt", v0x7fad99df97a0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x7fad99e00680;
T_51 ;
    %wait E_0x7fad99e008a0;
    %load/vec4 v0x7fad99dcce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x7fad99dadd80_0;
    %load/vec4 v0x7fad99dd3c00_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fad99df97a0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_51.2, 8;
    %load/vec4 v0x7fad99dd3c00_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fad99df97a0, 4;
    %load/vec4 v0x7fad99dadd80_0;
    %sub;
    %jmp/1 T_51.3, 8;
T_51.2 ; End of true expr.
    %load/vec4 v0x7fad99dadd80_0;
    %load/vec4 v0x7fad99dd3c00_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fad99df97a0, 4;
    %sub;
    %jmp/0 T_51.3, 8;
 ; End of false expr.
    %blend;
T_51.3;
    %store/vec4 v0x7fad99dd5430_0, 0, 8;
    %vpi_call 2 76 "$fwrite", v0x7fad99df9710_0, "%d\012", v0x7fad99dd5430_0 {0 0 0};
T_51.0 ;
    %jmp T_51;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/posit_adder_8bit_tb.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/posit_adder.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/DSR_left_N_S.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/DSR_right_N_S.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/LOD_N.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/sub_N.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/add_N.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/add_mantovf.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/data_extract.v";
    "/Users/ldam/pairhmm_posit_hdl/posit_add/sim/../src/LZD_N.v";
