

================================================================
== Vitis HLS Report for 'mul_fixed_top'
================================================================
* Date:           Tue Mar 28 15:10:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mul_fixed_xilinx
* Solution:       mul_fixed_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  35.716 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  1.850 us|  1.850 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_operator_mul_281_127_true_0_0_fu_172  |operator_mul_281_127_true_0_0  |       30|       30|  1.500 us|  1.500 us|   30|   30|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  225|    3598|  14340|    -|
|Memory           |        0|    -|      64|      9|    0|
|Multiplexer      |        -|    -|       -|    168|    -|
|Register         |        -|    -|     801|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  225|    4463|  14517|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  102|       4|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |grp_operator_mul_281_127_true_0_0_fu_172  |operator_mul_281_127_true_0_0  |        0|  225|  3598|  14340|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+
    |Total                                     |                               |        0|  225|  3598|  14340|    0|
    +------------------------------------------+-------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ref_tmp1_i_U  |ref_tmp1_i_RAM_AUTO_1R1W  |        0|  64|   9|    0|    18|   32|     1|          576|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                          |        0|  64|   9|    0|    18|   32|     1|          576|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  48|          9|    1|          9|
    |ref_tmp1_i_address0  |  37|          7|    5|         35|
    |ref_tmp1_i_address1  |  37|          7|    5|         35|
    |ref_tmp1_i_ce0       |  14|          3|    1|          3|
    |ref_tmp1_i_ce1       |  14|          3|    1|          3|
    |ref_tmp1_i_we0       |   9|          2|    1|          2|
    |ref_tmp1_i_we1       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 168|         33|   15|         89|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                              |    8|   0|    8|          0|
    |grp_operator_mul_281_127_true_0_0_fu_172_ap_start_reg  |    1|   0|    1|          0|
    |hw_1_reg_269                                           |   32|   0|   32|          0|
    |hw_2_reg_274                                           |   32|   0|   32|          0|
    |hw_3_reg_289                                           |   32|   0|   32|          0|
    |hw_4_reg_294                                           |   32|   0|   32|          0|
    |hw_5_reg_309                                           |   32|   0|   32|          0|
    |hw_6_reg_314                                           |   32|   0|   32|          0|
    |hw_reg_249                                             |   32|   0|   32|          0|
    |lshr_ln_reg_254                                        |    6|   0|    6|          0|
    |trunc_ln6_1_reg_234                                    |  281|   0|  281|          0|
    |trunc_ln6_reg_229                                      |  281|   0|  281|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  |  801|   0|  801|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  mul_fixed_top|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  mul_fixed_top|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  mul_fixed_top|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  mul_fixed_top|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  mul_fixed_top|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  mul_fixed_top|  return value|
|a           |   in|  320|     ap_none|              a|       pointer|
|b           |   in|  320|     ap_none|              b|       pointer|
|res         |  out|  320|      ap_vld|            res|       pointer|
|res_ap_vld  |  out|    1|      ap_vld|            res|       pointer|
+------------+-----+-----+------------+---------------+--------------+

