# Verik
[![Build](https://github.com/frwang96/verik/actions/workflows/Build.yml/badge.svg)](https://github.com/frwang96/verik)
[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0)

Verik is a Hardware Description Language embedded in Kotlin that compiles transparently to SystemVerilog. It aims to
improve the syntax and environment support for SystemVerilog while maintaining its core semantics in order to bring
modern software tools and methodologies to hardware design.

For the setup guide, go to [setup](https://verik.io/setup/index.html). For a template project, go to
[template](https://github.com/frwang96/verik-template).

#### `compiler/`
Compiler to generate SystemVerilog source.

#### `core/`
Core library for Verik projects.

#### `examples/`
Example projects.
