Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sat Dec  3 13:56:17 2022
| Host         : SLepagePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_bd_wrapper_timing_summary_routed.rpt -pb HDMI_bd_wrapper_timing_summary_routed.pb -rpx HDMI_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 598 register/latch pins with no clock driven by root clock pin: hdmi_in_clk_p (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1247 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.474        0.000                      0                  358        0.122        0.000                      0                  358        0.264        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
HDMI_bd_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_HDMI_bd_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_HDMI_bd_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HDMI_bd_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_HDMI_bd_clk_wiz_0_0          1.474        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_HDMI_bd_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_HDMI_bd_clk_wiz_0_0  clk_out1_HDMI_bd_clk_wiz_0_0        3.056        0.000                      0                    3        0.408        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HDMI_bd_i/clk_wiz_0/inst/clk_in1
  To Clock:  HDMI_bd_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_bd_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { HDMI_bd_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_bd_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.766ns (23.448%)  route 2.501ns (76.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.473ns = ( 1.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.645    -0.637    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.595     1.528    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.456     1.071    
                         clock uncertainty           -0.065     1.006    
    SLICE_X104Y72        FDRE (Setup_fdre_C_CE)      -0.169     0.837    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.766ns (23.448%)  route 2.501ns (76.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.473ns = ( 1.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.645    -0.637    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.595     1.528    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.456     1.071    
                         clock uncertainty           -0.065     1.006    
    SLICE_X104Y72        FDRE (Setup_fdre_C_CE)      -0.169     0.837    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.766ns (23.448%)  route 2.501ns (76.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.473ns = ( 1.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.645    -0.637    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.595     1.528    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.456     1.071    
                         clock uncertainty           -0.065     1.006    
    SLICE_X104Y72        FDRE (Setup_fdre_C_CE)      -0.169     0.837    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.766ns (23.448%)  route 2.501ns (76.552%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.473ns = ( 1.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.645    -0.637    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.595     1.528    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y72        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.456     1.071    
                         clock uncertainty           -0.065     1.006    
    SLICE_X104Y72        FDRE (Setup_fdre_C_CE)      -0.169     0.837    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.766ns (23.303%)  route 2.521ns (76.697%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 1.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665    -0.617    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     1.530    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.433     1.096    
                         clock uncertainty           -0.065     1.031    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     0.862    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.766ns (23.303%)  route 2.521ns (76.697%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 1.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665    -0.617    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     1.530    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.433     1.096    
                         clock uncertainty           -0.065     1.031    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     0.862    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.766ns (23.303%)  route 2.521ns (76.697%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 1.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665    -0.617    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     1.530    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.433     1.096    
                         clock uncertainty           -0.065     1.031    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     0.862    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.766ns (23.303%)  route 2.521ns (76.697%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.471ns = ( 1.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.904ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.771    -3.904    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.518    -3.386 f  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.827    -2.559    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X103Y71        LUT4 (Prop_lut4_I1_O)        0.124    -2.435 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.029    -1.406    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X105Y69        LUT6 (Prop_lut6_I3_O)        0.124    -1.282 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.665    -0.617    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.597     1.530    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X104Y71        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.433     1.096    
                         clock uncertainty           -0.065     1.031    
    SLICE_X104Y71        FDRE (Setup_fdre_C_CE)      -0.169     0.862    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.058ns (30.132%)  route 2.453ns (69.868%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( 1.612 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.816ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.859    -3.816    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y62        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.456    -3.360 f  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=5, routed)           1.034    -2.326    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X108Y62        LUT3 (Prop_lut3_I2_O)        0.150    -2.176 f  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_2/O
                         net (fo=3, routed)           0.594    -1.582    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_2_n_0
    SLICE_X108Y63        LUT5 (Prop_lut5_I4_O)        0.328    -1.254 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=5, routed)           0.825    -0.429    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I4_O)        0.124    -0.305 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.680     1.613    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y61        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.452     1.160    
                         clock uncertainty           -0.065     1.095    
    SLICE_X108Y61        FDRE (Setup_fdre_C_D)        0.081     1.176    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.176    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.512ns (43.283%)  route 1.981ns (56.717%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( 1.612 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.781    -3.894    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X104Y62        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y62        FDRE (Prop_fdre_C_Q)         0.518    -3.376 f  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=5, routed)           1.081    -2.295    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[2]
    SLICE_X108Y61        LUT3 (Prop_lut3_I2_O)        0.150    -2.145 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9/O
                         net (fo=1, routed)           0.601    -1.543    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_9_n_0
    SLICE_X107Y60        LUT6 (Prop_lut6_I3_O)        0.328    -1.215 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.000    -1.215    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X107Y60        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.998 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.299    -0.700    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X107Y61        LUT6 (Prop_lut6_I0_O)        0.299    -0.401 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.401    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X107Y61        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.680     1.613    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y61        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.493     1.119    
                         clock uncertainty           -0.065     1.054    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.029     1.083    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.083    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  1.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.598    -0.800    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y71        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.659 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.603    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y71        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.866    -0.759    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y71        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.041    -0.800    
    SLICE_X103Y71        FDPE (Hold_fdpe_C_D)         0.075    -0.725    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.596    -0.802    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X105Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.661 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.605    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X105Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.864    -0.761    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X105Y73        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X105Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.727    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.774    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.633 r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.577    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y76        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893    -0.732    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.042    -0.774    
    SLICE_X113Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.699    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628    -0.770    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y69        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDPE (Prop_fdpe_C_Q)         0.141    -0.629 r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.564    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y69        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.898    -0.727    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y69        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.043    -0.770    
    SLICE_X110Y69        FDPE (Hold_fdpe_C_D)         0.075    -0.695    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.627    -0.771    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y79        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDPE (Prop_fdpe_C_Q)         0.141    -0.630 r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.565    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y79        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897    -0.728    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y79        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.043    -0.771    
    SLICE_X110Y79        FDPE (Hold_fdpe_C_D)         0.075    -0.696    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626    -0.772    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X110Y77        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.566    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X110Y77        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895    -0.730    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X110Y77        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.042    -0.772    
    SLICE_X110Y77        FDRE (Hold_fdre_C_D)         0.075    -0.697    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633    -0.765    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X109Y61        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.067    -0.557    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X109Y61        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.903    -0.722    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y61        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.043    -0.765    
    SLICE_X109Y61        FDRE (Hold_fdre_C_D)         0.075    -0.690    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.635    -0.763    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y58        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.543    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y58        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.907    -0.718    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y58        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.045    -0.763    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.060    -0.703    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.631    -0.767    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X109Y63        FDSE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDSE (Prop_fdse_C_Q)         0.141    -0.626 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.114    -0.512    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X108Y63        LUT6 (Prop_lut6_I3_O)        0.045    -0.467 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.467    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.900    -0.725    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X108Y63        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.029    -0.754    
    SLICE_X108Y63        FDRE (Hold_fdre_C_D)         0.121    -0.633    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HDMI_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.809%)  route 0.130ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.632    -0.766    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y62        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.130    -0.495    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X108Y62        LUT6 (Prop_lut6_I3_O)        0.045    -0.450 r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X108Y62        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.901    -0.724    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y62        FDRE                                         r  HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism             -0.027    -0.751    
    SLICE_X108Y62        FDRE (Hold_fdre_C_D)         0.121    -0.630    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X107Y66    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X110Y69    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X110Y69    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X103Y65    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X103Y67    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X103Y67    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X103Y68    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X107Y66    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y71    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y66    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y66    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y58    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y58    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y68    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y61    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y61    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y61    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y61    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y61    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y59    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y63    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y64    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y64    HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X107Y66    HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_bd_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  HDMI_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_bd_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.419ns (31.832%)  route 0.897ns (68.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.399ns = ( 1.601 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.823ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.852    -3.823    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y79        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDPE (Prop_fdpe_C_Q)         0.419    -3.404 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.897    -2.507    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y75        FDPE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     1.602    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.453     1.148    
                         clock uncertainty           -0.065     1.083    
    SLICE_X113Y75        FDPE (Recov_fdpe_C_PRE)     -0.534     0.549    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.419ns (31.832%)  route 0.897ns (68.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.399ns = ( 1.601 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.823ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.852    -3.823    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y79        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDPE (Prop_fdpe_C_Q)         0.419    -3.404 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.897    -2.507    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y75        FDPE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.669     1.602    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.453     1.148    
                         clock uncertainty           -0.065     1.083    
    SLICE_X113Y75        FDPE (Recov_fdpe_C_PRE)     -0.534     0.549    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.399%)  route 0.484ns (53.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.394ns = ( 1.606 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.306     1.306    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847    -3.828    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.419    -3.409 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -2.925    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X112Y78        FDCE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                  IBUF                         0.000     5.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.181     6.181    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -2.165 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -0.158    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.067 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.674     1.607    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.453     1.153    
                         clock uncertainty           -0.065     1.088    
    SLICE_X112Y78        FDCE (Recov_fdce_C_CLR)     -0.494     0.594    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  3.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.239%)  route 0.175ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624    -0.774    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.646 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.471    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X112Y78        FDCE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896    -0.729    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDCE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.029    -0.758    
    SLICE_X112Y78        FDCE (Remov_fdce_C_CLR)     -0.121    -0.879    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.879    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.128ns (23.135%)  route 0.425ns (76.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.627    -0.771    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y79        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDPE (Prop_fdpe_C_Q)         0.128    -0.643 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.425    -0.218    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y75        FDPE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.733    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.029    -0.762    
    SLICE_X113Y75        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.911    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_HDMI_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.128ns (23.135%)  route 0.425ns (76.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.627    -0.771    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y79        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDPE (Prop_fdpe_C_Q)         0.128    -0.643 f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.425    -0.218    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y75        FDPE                                         f  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    HDMI_bd_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  HDMI_bd_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  HDMI_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.892    -0.733    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDPE                                         r  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.029    -0.762    
    SLICE_X113Y75        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.911    HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.693    





