Analysis & Synthesis report for systemA
Tue Oct 25 11:15:41 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for RAM3:inst9|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated
 13. Source assignments for lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_9081:auto_generated
 14. Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component
 15. Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component
 16. Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component
 17. Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component
 18. Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component
 19. Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component
 20. Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component
 21. Parameter Settings for User Entity Instance: lpm_mux1:inst11|lpm_mux:lpm_mux_component
 22. Parameter Settings for User Entity Instance: RAM3:inst9
 23. Parameter Settings for User Entity Instance: RAM3:inst9|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: lpm_rom_256_16:inst2|lpm_rom0:inst
 25. Parameter Settings for User Entity Instance: lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: lpm_mux2:inst20|lpm_mux:lpm_mux_component
 27. Parameter Settings for User Entity Instance: lpm_mux1:inst12|lpm_mux:lpm_mux_component
 28. altsyncram Parameter Settings by Entity Instance
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 25 11:15:41 2011    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; systemA                                  ;
; Top-level Entity Name              ; systemA                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 237                                      ;
;     Total combinational functions  ; 213                                      ;
;     Dedicated logic registers      ; 42                                       ;
; Total registers                    ; 42                                       ;
; Total pins                         ; 95                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 6,144                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                          ; systemA            ; systemA            ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+--------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ;
+--------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+
; ../lpm_rom_256_16/lpm_rom0.tdf       ; yes             ; User Wizard-Generated File         ; E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom0.tdf                  ;
; ../reg4_8/lpm_ff0.tdf                ; yes             ; User Wizard-Generated File         ; E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_ff0.tdf                           ;
; ../reg4_8/lpm_decode1.tdf            ; yes             ; User Wizard-Generated File         ; E:/Studies/Junior/EDA/Simple CPU/reg4_8/lpm_decode1.tdf                       ;
; ../Flag/Flag.v                       ; yes             ; User Verilog HDL File              ; E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v                                  ;
; ../ALU/ALU.v                         ; yes             ; User Verilog HDL File              ; E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v                                    ;
; ../ctrlunit/ctrlunit.v               ; yes             ; User Verilog HDL File              ; E:/Studies/Junior/EDA/Simple CPU/ctrlunit/ctrlunit.v                          ;
; ../instrconunit/instrconunit.v       ; yes             ; User Verilog HDL File              ; E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v                  ;
; ../lpm_rom_256_16/lpm_rom_256_16.bdf ; yes             ; User Block Diagram/Schematic File  ; E:/Studies/Junior/EDA/Simple CPU/lpm_rom_256_16/lpm_rom_256_16.bdf            ;
; ../reg4_8/reg4_8.bdf                 ; yes             ; User Block Diagram/Schematic File  ; E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf                            ;
; systemA.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.bdf                      ;
; altsyncram.inc                       ; yes             ; Auto-Found AHDL File               ; d:/program files/altera/quartus/libraries/megafunctions/altsyncram.inc        ;
; lpm_mux.inc                          ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_ff.inc                           ; yes             ; Auto-Found AHDL File               ; d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.inc            ;
; lpm_decode.inc                       ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;
; lpm_mux4.tdf                         ; yes             ; Auto-Found Wizard-Generated File   ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux4.tdf                     ;
; lpm_mux.tdf                          ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf           ;
; aglobal90.inc                        ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/aglobal90.inc         ;
; muxlut.inc                           ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/muxlut.inc            ;
; bypassff.inc                         ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/bypassff.inc          ;
; altshift.inc                         ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/altshift.inc          ;
; db/mux_vmc.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/mux_vmc.tdf                   ;
; lpm_ff.tdf                           ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf            ;
; lpm_constant.inc                     ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/lpm_constant.inc      ;
; lpm_decode.tdf                       ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/lpm_decode.tdf        ;
; declut.inc                           ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/declut.inc            ;
; lpm_compare.inc                      ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/lpm_compare.inc       ;
; db/decode_n6f.tdf                    ; yes             ; Auto-Generated Megafunction        ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/decode_n6f.tdf                ;
; lpm_mux1.tdf                         ; yes             ; Auto-Found Wizard-Generated File   ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux1.tdf                     ;
; db/mux_smc.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/mux_smc.tdf                   ;
; RAM3.tdf                             ; yes             ; Auto-Found Wizard-Generated File   ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/RAM3.tdf                         ;
; altsyncram.tdf                       ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc                ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; a_rdenreg.inc                        ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                           ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                           ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                         ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                         ; yes             ; Megafunction                       ; d:/program files/altera/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_gra1.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/altsyncram_gra1.tdf           ;
; db/altsyncram_9081.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/altsyncram_9081.tdf           ;
; lpm_mux2.tdf                         ; yes             ; Auto-Found Wizard-Generated File   ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/lpm_mux2.tdf                     ;
; db/mux_mmc.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/Studies/Junior/EDA/Simple CPU/systemA_new/db/mux_mmc.tdf                   ;
+--------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 237   ;
;                                             ;       ;
; Total combinational functions               ; 213   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 97    ;
;     -- 3 input functions                    ; 100   ;
;     -- <=2 input functions                  ; 16    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 175   ;
;     -- arithmetic mode                      ; 38    ;
;                                             ;       ;
; Total registers                             ; 42    ;
;     -- Dedicated logic registers            ; 42    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 95    ;
; Total memory bits                           ; 6144  ;
; Maximum fan-out node                        ; RST   ;
; Maximum fan-out                             ; 43    ;
; Total fan-out                               ; 1157  ;
; Average fan-out                             ; 3.09  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |systemA                                     ; 213 (0)           ; 42 (0)       ; 6144        ; 0            ; 0       ; 0         ; 95   ; 0            ; |systemA                                                                                                   ; work         ;
;    |ALU:inst4|                               ; 95 (95)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|ALU:inst4                                                                                         ; work         ;
;    |Flag:inst6|                              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|Flag:inst6                                                                                        ; work         ;
;    |RAM3:inst9|                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|RAM3:inst9                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|RAM3:inst9|altsyncram:altsyncram_component                                                        ; work         ;
;          |altsyncram_gra1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|RAM3:inst9|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated                         ; work         ;
;    |ctrlunit:inst|                           ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|ctrlunit:inst                                                                                     ; work         ;
;    |instrconunit:inst1|                      ; 25 (25)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|instrconunit:inst1                                                                                ; work         ;
;    |lpm_mux1:inst11|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst11                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst11|lpm_mux:lpm_mux_component                                                         ; work         ;
;          |mux_smc:auto_generated|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated                                  ; work         ;
;    |lpm_mux1:inst12|                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst12                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst12|lpm_mux:lpm_mux_component                                                         ; work         ;
;          |mux_smc:auto_generated|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_smc:auto_generated                                  ; work         ;
;    |lpm_mux2:inst20|                         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux2:inst20                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux2:inst20|lpm_mux:lpm_mux_component                                                         ; work         ;
;          |mux_mmc:auto_generated|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated                                  ; work         ;
;    |lpm_rom_256_16:inst2|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_rom_256_16:inst2                                                                              ; work         ;
;       |lpm_rom0:inst|                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_rom_256_16:inst2|lpm_rom0:inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_9081:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_9081:auto_generated ; work         ;
;    |reg4_8:inst3|                            ; 36 (4)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3                                                                                      ; work         ;
;       |lpm_ff0:inst1|                        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst1                                                                        ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component                                                ; work         ;
;       |lpm_ff0:inst2|                        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst2                                                                        ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component                                                ; work         ;
;       |lpm_ff0:inst3|                        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst3                                                                        ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component                                                ; work         ;
;       |lpm_ff0:inst|                         ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst                                                                         ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component                                                 ; work         ;
;       |lpm_mux4:inst13|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_mux4:inst13                                                                      ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component                                            ; work         ;
;             |mux_vmc:auto_generated|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated                     ; work         ;
;       |lpm_mux4:inst14|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_mux4:inst14                                                                      ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component                                            ; work         ;
;             |mux_vmc:auto_generated|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated                     ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; RAM3:inst9|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM                         ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None        ;
; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 16           ; --           ; --           ; 4096 ; systemA.hex ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; ctrlunit:inst|WriteMem                              ; GND                  ; yes                    ;
; ALU:inst4|S[6]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|S[5]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|S[4]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|S[3]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|S[2]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|S[1]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|S[0]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|S[7]                                      ; ALU:inst4|S[7]~15    ; yes                    ;
; ALU:inst4|carry_out                                 ; ALU:inst4|S[7]~16    ; yes                    ;
; ctrlunit:inst|WrFlag                                ; GND                  ; yes                    ;
; ctrlunit:inst|ALUC[2]                               ; GND                  ; yes                    ;
; ctrlunit:inst|ALUC[1]                               ; GND                  ; yes                    ;
; ctrlunit:inst|ALUC[0]                               ; GND                  ; yes                    ;
; ctrlunit:inst|WriteReg                              ; GND                  ; yes                    ;
; ctrlunit:inst|MemToReg                              ; GND                  ; yes                    ;
; ctrlunit:inst|branch                                ; ctrlunit:inst|jump~0 ; yes                    ;
; ctrlunit:inst|jump                                  ; GND                  ; yes                    ;
; ctrlunit:inst|RegDes                                ; GND                  ; yes                    ;
; ctrlunit:inst|ALUSRCB                               ; GND                  ; yes                    ;
; Number of user-specified and inferred latches = 20  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Flag:inst6|Flagout[3..7]              ; Merged with Flag:inst6|Flagout[2]      ;
; Flag:inst6|Flagout[2]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 42    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |systemA|Flag:inst6|Flagout[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |systemA|instrconunit:inst1|PC[0] ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |systemA|ALU:inst4|S[7]~16        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for RAM3:inst9|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_9081:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                          ;
+------------------------+------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 8          ; Untyped                                                       ;
; LPM_SIZE               ; 4          ; Untyped                                                       ;
; LPM_WIDTHS             ; 2          ; Untyped                                                       ;
; LPM_PIPELINE           ; 0          ; Untyped                                                       ;
; CBXI_PARAMETER         ; mux_vmc    ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                       ;
+------------------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component ;
+------------------------+------------+----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                     ;
+------------------------+------------+----------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                  ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                  ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                           ;
+------------------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component ;
+------------------------+------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                  ;
+------------------------+------------+-----------------------------------------------------------------------+
; LPM_WIDTH              ; 2          ; Untyped                                                               ;
; LPM_DECODES            ; 4          ; Untyped                                                               ;
; LPM_PIPELINE           ; 0          ; Untyped                                                               ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                               ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                               ;
; CBXI_PARAMETER         ; decode_n6f ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                        ;
+------------------------+------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                      ;
+------------------------+------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                   ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                   ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                            ;
+------------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                      ;
+------------------------+------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                   ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                   ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                            ;
+------------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                      ;
+------------------------+------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                   ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                   ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                            ;
+------------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                          ;
+------------------------+------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 8          ; Untyped                                                       ;
; LPM_SIZE               ; 4          ; Untyped                                                       ;
; LPM_WIDTHS             ; 2          ; Untyped                                                       ;
; LPM_PIPELINE           ; 0          ; Untyped                                                       ;
; CBXI_PARAMETER         ; mux_vmc    ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                       ;
+------------------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst11|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 8          ; Untyped                                          ;
; LPM_SIZE               ; 2          ; Untyped                                          ;
; LPM_WIDTHS             ; 1          ; Untyped                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_smc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM3:inst9 ;
+-----------------+-------+-------------------------------+
; Parameter Name  ; Value ; Type                          ;
+-----------------+-------+-------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                       ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                       ;
+-----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM3:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_gra1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom_256_16:inst2|lpm_rom0:inst ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                               ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                               ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; systemA.hex          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_9081      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux2:inst20|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 2          ; Untyped                                          ;
; LPM_SIZE               ; 2          ; Untyped                                          ;
; LPM_WIDTHS             ; 1          ; Untyped                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_mmc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst12|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 8          ; Untyped                                          ;
; LPM_SIZE               ; 2          ; Untyped                                          ;
; LPM_WIDTHS             ; 1          ; Untyped                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_smc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                  ;
; Entity Instance                           ; RAM3:inst9|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 16                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Oct 25 11:15:34 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off systemA -c systemA
Warning: Can't analyze file -- file E:/Studies/Junior/EDA/Simple CPU/systemB1/lpm_mux4.tdf is missing
Info: Found 1 design units, including 1 entities, in source file ../lpm_rom_256_16/lpm_rom0.tdf
    Info: Found entity 1: lpm_rom0
Info: Found 1 design units, including 1 entities, in source file ../lpm_ram_256_8/lpm_ram_dp0.tdf
    Info: Found entity 1: lpm_ram_dp0
Info: Found 1 design units, including 1 entities, in source file ../reg4_8/lpm_mux0.tdf
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file ../reg4_8/lpm_ff0.tdf
    Info: Found entity 1: lpm_ff0
Info: Found 1 design units, including 1 entities, in source file ../reg4_8/lpm_decode1.tdf
    Info: Found entity 1: lpm_decode1
Info: Found 1 design units, including 1 entities, in source file ../IO_PORT/lpm_bustri0.tdf
    Info: Found entity 1: lpm_bustri0
Info: Found 1 design units, including 1 entities, in source file ../IO_PORT/lpm_decode0.tdf
    Info: Found entity 1: lpm_decode0
Info: Found 1 design units, including 1 entities, in source file ../Flag/Flag.v
    Info: Found entity 1: Flag
Info: Found 1 design units, including 1 entities, in source file ../ALU/ALU.v
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file ../ctrlunit/ctrlunit.v
    Info: Found entity 1: ctrlunit
Info: Found 1 design units, including 1 entities, in source file ../instrconunit/instrconunit.v
    Info: Found entity 1: instrconunit
Info: Found 1 design units, including 1 entities, in source file ../IO_PORT/IO_PORT.bdf
    Info: Found entity 1: IO_PORT
Info: Found 1 design units, including 1 entities, in source file ../lpm_ram_256_8/lpm_ram_256_8.bdf
    Info: Found entity 1: lpm_ram_256_8
Info: Found 1 design units, including 1 entities, in source file ../lpm_rom_256_16/lpm_rom_256_16.bdf
    Info: Found entity 1: lpm_rom_256_16
Info: Found 1 design units, including 1 entities, in source file ../reg4_8/reg4_8.bdf
    Info: Found entity 1: reg4_8
Info: Found 1 design units, including 1 entities, in source file systemA.bdf
    Info: Found entity 1: systemA
Info: Elaborating entity "systemA" for the top level hierarchy
Info: Elaborating entity "ctrlunit" for hierarchy "ctrlunit:inst"
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "ALUC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "ALUSRCB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "WriteMem", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "WriteReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "MemToReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "RegDes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "WrFlag", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "WrFlag" at ctrlunit.v(27)
Info (10041): Inferred latch for "RegDes" at ctrlunit.v(27)
Info (10041): Inferred latch for "MemToReg" at ctrlunit.v(27)
Info (10041): Inferred latch for "WriteReg" at ctrlunit.v(27)
Info (10041): Inferred latch for "WriteMem" at ctrlunit.v(27)
Info (10041): Inferred latch for "ALUSRCB" at ctrlunit.v(27)
Info (10041): Inferred latch for "ALUC[0]" at ctrlunit.v(27)
Info (10041): Inferred latch for "ALUC[1]" at ctrlunit.v(27)
Info (10041): Inferred latch for "ALUC[2]" at ctrlunit.v(27)
Info (10041): Inferred latch for "branch" at ctrlunit.v(27)
Info (10041): Inferred latch for "jump" at ctrlunit.v(27)
Info: Elaborating entity "ALU" for hierarchy "ALU:inst4"
Warning (10230): Verilog HDL assignment warning at ALU.v(24): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ALU.v(28): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ALU.v(44): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable "S", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable "sum", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable "carry_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "carry_out" at ALU.v(17)
Info (10041): Inferred latch for "S[0]" at ALU.v(17)
Info (10041): Inferred latch for "S[1]" at ALU.v(17)
Info (10041): Inferred latch for "S[2]" at ALU.v(17)
Info (10041): Inferred latch for "S[3]" at ALU.v(17)
Info (10041): Inferred latch for "S[4]" at ALU.v(17)
Info (10041): Inferred latch for "S[5]" at ALU.v(17)
Info (10041): Inferred latch for "S[6]" at ALU.v(17)
Info (10041): Inferred latch for "S[7]" at ALU.v(17)
Info: Elaborating entity "Flag" for hierarchy "Flag:inst6"
Info: Elaborating entity "reg4_8" for hierarchy "reg4_8:inst3"
Warning: Using design file lpm_mux4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux4
Info: Elaborating entity "lpm_mux4" for hierarchy "reg4_8:inst3|lpm_mux4:inst13"
Info: Elaborating entity "lpm_mux" for hierarchy "reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
Info: Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf
    Info: Found entity 1: mux_vmc
Info: Elaborating entity "mux_vmc" for hierarchy "reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated"
Info: Elaborating entity "lpm_ff0" for hierarchy "reg4_8:inst3|lpm_ff0:inst"
Info: Elaborating entity "lpm_ff" for hierarchy "reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_FF"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_FFTYPE" = "DFF"
Info: Elaborating entity "lpm_decode1" for hierarchy "reg4_8:inst3|lpm_decode1:inst4"
Info: Elaborating entity "lpm_decode" for hierarchy "reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_DECODE"
    Info: Parameter "LPM_WIDTH" = "2"
    Info: Parameter "LPM_DECODES" = "4"
Info: Found 1 design units, including 1 entities, in source file db/decode_n6f.tdf
    Info: Found entity 1: decode_n6f
Info: Elaborating entity "decode_n6f" for hierarchy "reg4_8:inst3|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_n6f:auto_generated"
Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux1
Info: Elaborating entity "lpm_mux1" for hierarchy "lpm_mux1:inst11"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux1:inst11|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux1:inst11|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux1:inst11|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info: Found entity 1: mux_smc
Info: Elaborating entity "mux_smc" for hierarchy "lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated"
Warning: Using design file RAM3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RAM3
Info: Elaborating entity "RAM3" for hierarchy "RAM3:inst9"
Info: Elaborating entity "altsyncram" for hierarchy "RAM3:inst9|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RAM3:inst9|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RAM3:inst9|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf
    Info: Found entity 1: altsyncram_gra1
Info: Elaborating entity "altsyncram_gra1" for hierarchy "RAM3:inst9|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated"
Info: Elaborating entity "lpm_rom_256_16" for hierarchy "lpm_rom_256_16:inst2"
Info: Elaborating entity "lpm_rom0" for hierarchy "lpm_rom_256_16:inst2|lpm_rom0:inst"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "systemA.hex"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9081.tdf
    Info: Found entity 1: altsyncram_9081
Info: Elaborating entity "altsyncram_9081" for hierarchy "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_9081:auto_generated"
Info: Elaborating entity "instrconunit" for hierarchy "instrconunit:inst1"
Warning (10230): Verilog HDL assignment warning at instrconunit.v(16): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at instrconunit.v(23): truncated value with size 32 to match size of target (8)
Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_mux2
Info: Elaborating entity "lpm_mux2" for hierarchy "lpm_mux2:inst20"
Info: Elaborating entity "lpm_mux" for hierarchy "lpm_mux2:inst20|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux2:inst20|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux2:inst20|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "2"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_mmc.tdf
    Info: Found entity 1: mux_mmc
Info: Elaborating entity "mux_mmc" for hierarchy "lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~synth
    Warning: Found clock multiplexer lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~synth
Warning: Latch ALU:inst4|S[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[0]
Warning: Latch ALU:inst4|S[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[0]
Warning: Latch ALU:inst4|S[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[0]
Warning: Latch ALU:inst4|S[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[0]
Warning: Latch ALU:inst4|S[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[0]
Warning: Latch ALU:inst4|S[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[0]
Warning: Latch ALU:inst4|S[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[2]
Warning: Latch ALU:inst4|S[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[0]
Warning: Latch ALU:inst4|carry_out has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[2]
Warning: Latch ctrlunit:inst|branch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|q_a[15]
    Warning: Ports ENA and CLR on the latch are fed by the same signal lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_9081:auto_generated|q_a[12]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "flagout[7]" is stuck at GND
    Warning (13410): Pin "flagout[6]" is stuck at GND
    Warning (13410): Pin "flagout[5]" is stuck at GND
    Warning (13410): Pin "flagout[4]" is stuck at GND
    Warning (13410): Pin "flagout[3]" is stuck at GND
    Warning (13410): Pin "flagout[2]" is stuck at GND
    Warning (13410): Pin "ND[7]" is stuck at GND
    Warning (13410): Pin "ND[6]" is stuck at GND
    Warning (13410): Pin "ND[5]" is stuck at GND
    Warning (13410): Pin "ND[4]" is stuck at GND
    Warning (13410): Pin "ND[3]" is stuck at GND
    Warning (13410): Pin "ND[2]" is stuck at GND
Info: Generated suppressed messages file E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.map.smsg
Info: Implemented 364 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 93 output pins
    Info: Implemented 245 logic cells
    Info: Implemented 24 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Tue Oct 25 11:15:41 2011
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Studies/Junior/EDA/Simple CPU/systemA_new/systemA.map.smsg.


