// Seed: 1064335711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_6, id_7;
  assign id_3 = id_5;
  id_8(
      .id_0(1), .id_1(id_6), .id_2(id_4), .id_3(1), .id_4(id_7)
  );
  assign {1'b0, 1} = id_7;
  wire id_9;
  tri  id_10 = 1;
  wire id_11;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri  id_2,
    output tri  id_3,
    input  tri1 id_4,
    output tri1 id_5,
    input  wire id_6
);
  wire id_8;
  xor primCall (id_3, id_0, id_4, id_8, id_2);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_7 = 0;
endmodule
